[03/21 05:02:51      0] 
[03/21 05:02:51      0] Cadence Innovus(TM) Implementation System.
[03/21 05:02:51      0] Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/21 05:02:51      0] 
[03/21 05:02:51      0] Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
[03/21 05:02:51      0] Options:	
[03/21 05:02:51      0] Date:		Fri Mar 21 05:02:51 2025
[03/21 05:02:51      0] Host:		ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
[03/21 05:02:51      0] OS:		CentOS Linux release 7.9.2009 (Core)
[03/21 05:02:51      0] 
[03/21 05:02:51      0] License:
[03/21 05:02:51      0] 		invs	Innovus Implementation System	15.2	checkout succeeded
[03/21 05:02:51      0] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/21 05:02:52      0] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/21 05:02:52      0] 
[03/21 05:02:52      0] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/21 05:02:52      0] 
[03/21 05:02:52      0] **ERROR: (IMPOAX-142):	OA features will be disabled in this session.
[03/21 05:02:52      0] 
[03/21 05:03:00      8] @(#)CDS: Innovus v15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
[03/21 05:03:00      8] @(#)CDS: NanoRoute 15.23-s045_1 NR160414-1105/15_23-UB (database version 2.30, 317.6.1) {superthreading v1.26}
[03/21 05:03:00      8] @(#)CDS: AAE 15.23-s014 (64bit) 04/22/2016 (Linux 2.6.18-194.el5)
[03/21 05:03:00      8] @(#)CDS: CTE 15.23-s022_1 () Apr 22 2016 09:38:45 ( )
[03/21 05:03:00      8] @(#)CDS: SYNTECH 15.23-s008_1 () Apr 12 2016 21:52:59 ( )
[03/21 05:03:00      8] @(#)CDS: CPE v15.23-s045
[03/21 05:03:00      8] @(#)CDS: IQRC/TQRC 15.1.4-s213 (64bit) Tue Feb  9 17:31:28 PST 2016 (Linux 2.6.18-194.el5)
[03/21 05:03:00      8] @(#)CDS: OA 22.50-p036 Tue Nov  3 09:29:52 2015
[03/21 05:03:00      8] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[03/21 05:03:00      8] @(#)CDS: RCDB 11.7
[03/21 05:03:00      8] --- Running on ieng6-ece-04.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB) ---
[03/21 05:03:00      8] Create and set the environment variable TMPDIR to /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq.

[03/21 05:03:01      8] 
[03/21 05:03:01      8] **INFO:  MMMC transition support version v31-84 
[03/21 05:03:01      8] 
[03/21 05:03:01      8] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/21 05:03:01      8] <CMD> suppressMessage ENCEXT-2799
[03/21 05:03:01      8] <CMD> getDrawView
[03/21 05:03:01      8] <CMD> loadWorkspace -name Physical
[03/21 05:03:01      8] <CMD> win
[03/21 05:03:05      9] <CMD> set init_pwr_net VDD
[03/21 05:03:05      9] <CMD> set init_gnd_net VSS
[03/21 05:03:05      9] <CMD> set init_verilog ./netlist/core.out.v
[03/21 05:03:05      9] <CMD> set init_design_netlisttype Verilog
[03/21 05:03:05      9] <CMD> set init_design_settop 1
[03/21 05:03:05      9] <CMD> set init_top_cell core
[03/21 05:03:05      9] <CMD> set init_lef_file {/home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ./Sub_Module/sram_w16.lef ./Sub_Module/sram_w16_2.lef}
[03/21 05:03:05      9] <CMD> create_library_set -name WC_LIB -timing "$worst_timing_lib ./Sub_Module/sram_w16_WC.lib ./Sub_Module/sram_w16_2_WC.lib"
[03/21 05:03:05      9] <CMD> create_library_set -name BC_LIB -timing "$best_timing_lib ./Sub_Module/sram_w16_BC.lib ./Sub_Module/sram_w16_2_BC.lib"
[03/21 05:03:05      9] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/21 05:03:05      9] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/21 05:03:05      9] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/21 05:03:05      9] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/21 05:03:05      9] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/21 05:03:05      9] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/21 05:03:05      9] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/21 05:03:05      9] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/21 05:03:05      9] **ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.
[03/21 05:03:05      9] 
[03/21 05:03:05      9] **ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.
[03/21 05:03:05      9] 
[03/21 05:03:05      9] Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/21 05:03:05      9] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/21 05:03:05      9] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/21 05:03:05      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/21 05:03:05      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/21 05:03:05      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/21 05:03:05      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/21 05:03:05      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/21 05:03:05      9] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/21 05:03:05      9] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/21 05:03:05      9] The LEF parser will ignore this statement.
[03/21 05:03:05      9] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/21 05:03:05      9] Set DBUPerIGU to M2 pitch 400.
[03/21 05:03:05      9] 
[03/21 05:03:05      9] Loading LEF file ./Sub_Module/sram_w16.lef ...
[03/21 05:03:05      9] 
[03/21 05:03:05      9] Loading LEF file ./Sub_Module/sram_w16_2.lef ...
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'CLK' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[159]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[158]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[157]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[156]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[155]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[154]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[153]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[152]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[151]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[150]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[149]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[148]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[147]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[146]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[145]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[144]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[143]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[142]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-200):	Pin 'D[141]' in macro 'sram_w16_2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-200' for more detail.
[03/21 05:03:05      9] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[03/21 05:03:05      9] To increase the message display limit, refer to the product command reference manual.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[159]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[158]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[157]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[156]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[155]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[154]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[153]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[152]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[151]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[150]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[149]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[148]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[147]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[146]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[145]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[144]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[143]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[142]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[141]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (IMPLF-201):	Pin 'Q[140]' in macro 'sram_w16_2' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/21 05:03:05      9] Type 'man IMPLF-201' for more detail.
[03/21 05:03:05      9] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[03/21 05:03:05      9] To increase the message display limit, refer to the product command reference manual.
[03/21 05:03:05      9] 
[03/21 05:03:05      9] viaInitial starts at Fri Mar 21 05:03:05 2025
viaInitial ends at Fri Mar 21 05:03:05 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
[03/21 05:03:05      9] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
[03/21 05:03:05      9] Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
[03/21 05:03:06     10] Read 811 cells in library 'tcbn65gpluswc' 
[03/21 05:03:06     10] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/Sub_Module/sram_w16_WC.lib' ...
[03/21 05:03:06     10] Read 1 cells in library 'sram_w16' 
[03/21 05:03:06     10] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/Sub_Module/sram_w16_2_WC.lib' ...
[03/21 05:03:06     10] Read 1 cells in library 'sram_w16_2' 
[03/21 05:03:06     10] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/21 05:03:07     11] Read 811 cells in library 'tcbn65gplusbc' 
[03/21 05:03:07     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/Sub_Module/sram_w16_BC.lib' ...
[03/21 05:03:07     11] Read 1 cells in library 'sram_w16' 
[03/21 05:03:07     11] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0/Sub_Module/sram_w16_2_BC.lib' ...
[03/21 05:03:07     11] Read 1 cells in library 'sram_w16_2' 
[03/21 05:03:07     11] *** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.20min, fe_real=0.27min, fe_mem=466.6M) ***
[03/21 05:03:07     11] *** Begin netlist parsing (mem=466.6M) ***
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/21 05:03:07     11] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/21 05:03:07     11] To increase the message display limit, refer to the product command reference manual.
[03/21 05:03:07     12] Created 813 new cells from 6 timing libraries.
[03/21 05:03:07     12] Reading netlist ...
[03/21 05:03:07     12] Backslashed names will retain backslash and a trailing blank character.
[03/21 05:03:07     12] Reading verilog netlist './netlist/core.out.v'
[03/21 05:03:08     12] **WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 19703 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/21 05:03:08     12] Type 'man IMPVL-209' for more detail.
[03/21 05:03:08     12] **WARN: (IMPVL-360):	Number of nets (64) less than bus (D) pin number (128).  The extra upper bus bits will be floating.
[03/21 05:03:08     12] **WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 19703 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/21 05:03:08     12] Type 'man IMPVL-209' for more detail.
[03/21 05:03:08     12] **WARN: (IMPVL-360):	Number of nets (64) less than bus (Q) pin number (128).  The extra upper bus bits will be floating.
[03/21 05:03:08     12] **WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 19705 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/21 05:03:08     12] Type 'man IMPVL-209' for more detail.
[03/21 05:03:08     12] **WARN: (IMPVL-360):	Number of nets (64) less than bus (D) pin number (128).  The extra upper bus bits will be floating.
[03/21 05:03:08     12] **WARN: (IMPVL-209):	In Verilog file './netlist/core.out.v', check line 19705 near the text ) for the issue: 'width-mismatched port connection'.  Update the text accordingly.
[03/21 05:03:08     12] Type 'man IMPVL-209' for more detail.
[03/21 05:03:08     12] **WARN: (IMPVL-360):	Number of nets (64) less than bus (Q) pin number (128).  The extra upper bus bits will be floating.
[03/21 05:03:08     12] 
[03/21 05:03:08     12] *** Memory Usage v#1 (Current mem = 471.629M, initial mem = 152.258M) ***
[03/21 05:03:08     12] *** End netlist parsing (cpu=0:00:00.2, real=0:00:01.0, mem=471.6M) ***
[03/21 05:03:08     12] Set top cell to core.
[03/21 05:03:08     12] Hooked 1626 DB cells to tlib cells.
[03/21 05:03:08     12] Starting recursive module instantiation check.
[03/21 05:03:08     12] No recursion found.
[03/21 05:03:08     12] Building hierarchical netlist for Cell core ...
[03/21 05:03:08     12] *** Netlist is unique.
[03/21 05:03:08     12] ** info: there are 1752 modules.
[03/21 05:03:08     12] ** info: there are 16086 stdCell insts.
[03/21 05:03:08     12] ** info: there are 3 macros.
[03/21 05:03:08     12] 
[03/21 05:03:08     12] *** Memory Usage v#1 (Current mem = 538.711M, initial mem = 152.258M) ***
[03/21 05:03:08     12] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/21 05:03:08     12] Type 'man IMPFP-3961' for more detail.
[03/21 05:03:08     12] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/21 05:03:08     12] Type 'man IMPFP-3961' for more detail.
[03/21 05:03:08     12] Set Default Net Delay as 1000 ps.
[03/21 05:03:08     12] Set Default Net Load as 0.5 pF. 
[03/21 05:03:08     12] Set Default Input Pin Transition as 0.1 ps.
[03/21 05:03:08     12] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/21 05:03:08     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/21 05:03:08     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 05:03:08     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 05:03:08     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 05:03:08     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 05:03:08     12] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/21 05:03:08     12] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 05:03:08     12] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 05:03:08     12] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 05:03:08     12] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 05:03:08     12] Importing multi-corner RC tables ... 
[03/21 05:03:08     12] Summary of Active RC-Corners : 
[03/21 05:03:08     12]  
[03/21 05:03:08     12]  Analysis View: WC_VIEW
[03/21 05:03:08     12]     RC-Corner Name        : Cmax
[03/21 05:03:08     12]     RC-Corner Index       : 0
[03/21 05:03:08     12]     RC-Corner Temperature : 125 Celsius
[03/21 05:03:08     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/21 05:03:08     12]     RC-Corner PreRoute Res Factor         : 1
[03/21 05:03:08     12]     RC-Corner PreRoute Cap Factor         : 1
[03/21 05:03:08     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 05:03:08     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 05:03:08     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 05:03:08     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 05:03:08     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 05:03:08     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 05:03:08     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 05:03:08     12]  
[03/21 05:03:08     12]  Analysis View: BC_VIEW
[03/21 05:03:08     12]     RC-Corner Name        : Cmin
[03/21 05:03:08     12]     RC-Corner Index       : 1
[03/21 05:03:08     12]     RC-Corner Temperature : -40 Celsius
[03/21 05:03:08     12]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/21 05:03:08     12]     RC-Corner PreRoute Res Factor         : 1
[03/21 05:03:08     12]     RC-Corner PreRoute Cap Factor         : 1
[03/21 05:03:08     12]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 05:03:08     12]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 05:03:08     12]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 05:03:08     12]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 05:03:08     12]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 05:03:08     12]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 05:03:08     12]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 05:03:08     12] *Info: initialize multi-corner CTS.
[03/21 05:03:08     12] Reading timing constraints file './constraints/core.sdc' ...
[03/21 05:03:08     12] Current (total cpu=0:00:13.0, real=0:00:17.0, peak res=291.9M, current mem=659.3M)
[03/21 05:03:08     13] INFO (CTE): Constraints read successfully.
[03/21 05:03:08     13] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=307.1M, current mem=675.5M)
[03/21 05:03:08     13] Current (total cpu=0:00:13.1, real=0:00:17.0, peak res=307.1M, current mem=675.5M)
[03/21 05:03:09     13] Summary for sequential cells idenfication: 
[03/21 05:03:09     13] Identified SBFF number: 199
[03/21 05:03:09     13] Identified MBFF number: 0
[03/21 05:03:09     13] Not identified SBFF number: 0
[03/21 05:03:09     13] Not identified MBFF number: 0
[03/21 05:03:09     13] Number of sequential cells which are not FFs: 104
[03/21 05:03:09     13] 
[03/21 05:03:09     13] Total number of combinational cells: 492
[03/21 05:03:09     13] Total number of sequential cells: 303
[03/21 05:03:09     13] Total number of tristate cells: 11
[03/21 05:03:09     13] Total number of level shifter cells: 0
[03/21 05:03:09     13] Total number of power gating cells: 0
[03/21 05:03:09     13] Total number of isolation cells: 0
[03/21 05:03:09     13] Total number of power switch cells: 0
[03/21 05:03:09     13] Total number of pulse generator cells: 0
[03/21 05:03:09     13] Total number of always on buffers: 0
[03/21 05:03:09     13] Total number of retention cells: 0
[03/21 05:03:09     13] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/21 05:03:09     13] Total number of usable buffers: 18
[03/21 05:03:09     13] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/21 05:03:09     13] Total number of unusable buffers: 9
[03/21 05:03:09     13] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/21 05:03:09     13] Total number of usable inverters: 18
[03/21 05:03:09     13] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/21 05:03:09     13] Total number of unusable inverters: 9
[03/21 05:03:09     13] List of identified usable delay cells:
[03/21 05:03:09     13] Total number of identified usable delay cells: 0
[03/21 05:03:09     13] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/21 05:03:09     13] Total number of identified unusable delay cells: 9
[03/21 05:03:09     13] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/21 05:03:09     13] 
[03/21 05:03:09     13] *** Summary of all messages that are not suppressed in this session:
[03/21 05:03:09     13] Severity  ID               Count  Summary                                  
[03/21 05:03:09     13] WARNING   IMPLF-200          301  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/21 05:03:09     13] WARNING   IMPLF-201          288  Pin '%s' in macro '%s' has no ANTENNADIF...
[03/21 05:03:09     13] WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
[03/21 05:03:09     13] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/21 05:03:09     13] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/21 05:03:09     13] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/21 05:03:09     13] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/21 05:03:09     13] WARNING   IMPVL-209            4  In Verilog file '%s', check line %d near...
[03/21 05:03:09     13] WARNING   IMPVL-159         1626  Pin '%s' of cell '%s' is defined in LEF ...
[03/21 05:03:09     13] WARNING   IMPVL-360            4  Number of nets (%d) less than bus (%s) p...
[03/21 05:03:09     13] ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
[03/21 05:03:09     13] ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
[03/21 05:03:09     13] *** Message Summary: 2233 warning(s), 2 error(s)
[03/21 05:03:09     13] 
[03/21 05:03:09     13] <CMD> set_interactive_constraint_modes {CON}
[03/21 05:03:09     13] <CMD> setDesignMode -process 65
[03/21 05:03:09     13] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/21 05:03:09     13] 	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
[03/21 05:03:09     13] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/21 05:03:09     13] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/21 05:03:09     13] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/21 05:03:09     13] Updating process node dependent CCOpt properties for the 65nm process node.
[03/21 05:03:21     15] <CMD> floorPlan -site core -s 1800 900 25.0 25.0 25.0 25.0
[03/21 05:03:21     15] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/21 05:03:22     15] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/21 05:03:22     15] 16089 new pwr-pin connections were made to global net 'VDD'.
[03/21 05:03:22     15] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/21 05:03:22     15] 16089 new gnd-pin connections were made to global net 'VSS'.
[03/21 05:03:22     15] <CMD> addRing -spacing {top 3 bottom 3 left 3 right 3} -width {top 5 bottom 5 left 5 right 5} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
[03/21 05:03:22     15] 
[03/21 05:03:22     15] Ring generation is complete; vias are now being generated.
[03/21 05:03:22     15] The power planner created 8 wires.
[03/21 05:03:22     15] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 786.7M) ***
[03/21 05:03:22     15] <CMD> setObjFPlanBox Instance kmem_instance 150 550 900 700
[03/21 05:03:22     15] <CMD> setObjFPlanBox Instance qmem_instance 950 550 1700 700
[03/21 05:03:22     15] <CMD> setObjFPlanBox Instance psum_mem_instance 550 250 1300 400
[03/21 05:03:22     15] <CMD> addHaloToBlock {10 10 10 10} qmem_instance
[03/21 05:03:22     15] <CMD> addHaloToBlock {10 10 10 10} kmem_instance
[03/21 05:03:22     15] <CMD> addHaloToBlock {10 10 10 10} psum_mem_instance
[03/21 05:03:22     15] <CMD> flipOrRotateObject -rotate R90 -name qmem_instance
[03/21 05:03:22     15] <CMD> flipOrRotateObject -flip MY -name qmem_instance
[03/21 05:03:22     15] <CMD> flipOrRotateObject -rotate R90 -name kmem_instance
[03/21 05:03:22     15] <CMD> flipOrRotateObject -flip MY -name kmem_instance
[03/21 05:03:22     15] <CMD> flipOrRotateObject -rotate R90 -name qmem_instance
[03/21 05:03:22     15] <CMD> flipOrRotateObject -flip MY -name qmem_instance
[03/21 05:03:22     15] <CMD> flipOrRotateObject -rotate R90 -name kmem_instance
[03/21 05:03:22     15] <CMD> flipOrRotateObject -flip MY -name kmem_instance
[03/21 05:03:22     15] <CMD> flipOrRotateObject -flip MY -name psum_mem_instance
[03/21 05:03:22     15] <CMD> flipOrRotateObject -flip MX -name psum_mem_instance
[03/21 05:03:22     15] <CMD> timeDesign -preplace -prefix preplace
[03/21 05:03:22     15] **WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
[03/21 05:03:22     15] Set Using Default Delay Limit as 101.
[03/21 05:03:22     15] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/21 05:03:22     15] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/21 05:03:22     15] Set Default Net Delay as 0 ps.
[03/21 05:03:22     15] Set Default Net Load as 0 pF. 
[03/21 05:03:22     15] Effort level <high> specified for reg2reg path_group
[03/21 05:03:22     16] #################################################################################
[03/21 05:03:22     16] # Design Stage: PreRoute
[03/21 05:03:22     16] # Design Name: core
[03/21 05:03:22     16] # Design Mode: 65nm
[03/21 05:03:22     16] # Analysis Mode: MMMC Non-OCV 
[03/21 05:03:22     16] # Parasitics Mode: No SPEF/RCDB
[03/21 05:03:22     16] # Signoff Settings: SI Off 
[03/21 05:03:22     16] #################################################################################
[03/21 05:03:22     16] AAE_INFO: 1 threads acquired from CTE.
[03/21 05:03:22     16] Calculate delays in BcWc mode...
[03/21 05:03:22     16] Topological Sorting (CPU = 0:00:00.0, MEM = 814.0M, InitMEM = 810.6M)
[03/21 05:03:25     19] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 05:03:25     19] End delay calculation. (MEM=1007.53 CPU=0:00:01.9 REAL=0:00:02.0)
[03/21 05:03:25     19] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1007.5M) ***
[03/21 05:03:25     19] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:00:19.4 mem=1007.5M)
[03/21 05:03:26     19] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.696  | -0.696  | -0.063  |
|           TNS (ns):|-667.601 |-667.450 | -0.151  |
|    Violating Paths:|  1245   |  1241   |    4    |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/21 05:03:26     19] Resetting back High Fanout Nets as non-ideal
[03/21 05:03:26     19] Set Default Net Delay as 1000 ps.
[03/21 05:03:26     19] Set Default Net Load as 0.5 pF. 
[03/21 05:03:26     19] Reported timing to dir ./timingReports
[03/21 05:03:26     19] Total CPU time: 4.42 sec
[03/21 05:03:26     19] Total Real time: 4.0 sec
[03/21 05:03:26     19] Total Memory Usage: 925.785156 Mbytes
[03/21 05:03:26     19] <CMD> setAddStripeMode -break_at block_ring
[03/21 05:03:26     19] Stripe will break at block ring.
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 70.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 140.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 210.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 280.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 350.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 420.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 490.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 570.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 640.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 710.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 780.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addStripe -nets {VSS VDD} -spacing 2 -layer M5 -direction horizontal -width 2 -number_of_sets 1 -start_from bottom -start 830.0
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Starting stripe generation ...
[03/21 05:03:26     19] Non-Default setAddStripeOption Settings :
[03/21 05:03:26     19]   NONE
[03/21 05:03:26     19] Stripe generation is complete; vias are now being generated.
[03/21 05:03:26     19] The power planner created 2 wires.
[03/21 05:03:26     19] *** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     19] <CMD> addRing -nets {VDD VSS} -type block_rings -around each_block -layer {top M1 bottom M1 left M2 right M2} -width {top 2.5 bottom 2.5 left 2.5 right 2.5} -spacing {top 2.5 bottom 2.5 left 2.5 right 2.5}
[03/21 05:03:26     19] 
[03/21 05:03:26     19] Ring generation is complete; vias are now being generated.
[03/21 05:03:26     20] The power planner created 24 wires.
[03/21 05:03:26     20] *** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 925.8M) ***
[03/21 05:03:26     20] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst qmem_instance -verbose -override
[03/21 05:03:26     20] 0 new pwr-pin connection was made to global net 'VDD'.
[03/21 05:03:26     20] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst kmem_instance -verbose -override
[03/21 05:03:26     20] 0 new pwr-pin connection was made to global net 'VDD'.
[03/21 05:03:26     20] <CMD> globalNetConnect VDD -type pgpin -pin VDD -sinst psum_mem_instance -verbose -override
[03/21 05:03:26     20] 0 new pwr-pin connection was made to global net 'VDD'.
[03/21 05:03:26     20] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst qmem_instance -verbose -override
[03/21 05:03:26     20] 0 new gnd-pin connection was made to global net 'VSS'.
[03/21 05:03:26     20] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst kmem_instance -verbose -override
[03/21 05:03:26     20] 0 new gnd-pin connection was made to global net 'VSS'.
[03/21 05:03:26     20] <CMD> globalNetConnect VSS -type pgpin -pin VSS -sinst psum_mem_instance -verbose -override
[03/21 05:03:26     20] 0 new gnd-pin connection was made to global net 'VSS'.
[03/21 05:03:26     20] <CMD> sroute
[03/21 05:03:26     20] *** Begin SPECIAL ROUTE on Fri Mar 21 05:03:26 2025 ***
[03/21 05:03:26     20] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/nbaimeedi/Project/Local_Project/Core_PnR_Run_0
[03/21 05:03:26     20] SPECIAL ROUTE ran on machine: ieng6-ece-04.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)
[03/21 05:03:26     20] 
[03/21 05:03:26     20] Begin option processing ...
[03/21 05:03:26     20] srouteConnectPowerBump set to false
[03/21 05:03:26     20] routeSpecial set to true
[03/21 05:03:26     20] srouteConnectConverterPin set to false
[03/21 05:03:26     20] srouteFollowCorePinEnd set to 3
[03/21 05:03:26     20] srouteJogControl set to "preferWithChanges differentLayer"
[03/21 05:03:26     20] sroutePadPinAllPorts set to true
[03/21 05:03:26     20] sroutePreserveExistingRoutes set to true
[03/21 05:03:26     20] srouteRoutePowerBarPortOnBothDir set to true
[03/21 05:03:26     20] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1906.00 megs.
[03/21 05:03:26     20] 
[03/21 05:03:26     20] Reading DB technology information...
[03/21 05:03:26     20] Finished reading DB technology information.
[03/21 05:03:26     20] Reading floorplan and netlist information...
[03/21 05:03:26     20] Finished reading floorplan and netlist information.
[03/21 05:03:27     20] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/21 05:03:27     20] Read in 848 macros, 140 used
[03/21 05:03:27     20] Read in 141 components
[03/21 05:03:27     20]   138 core components: 138 unplaced, 0 placed, 0 fixed
[03/21 05:03:27     20]   3 block/ring components: 0 unplaced, 3 placed, 0 fixed
[03/21 05:03:27     20] Read in 267 logical pins
[03/21 05:03:27     20] Read in 4 blockages
[03/21 05:03:27     20] Read in 267 nets
[03/21 05:03:27     20] Read in 2 special nets, 2 routed
[03/21 05:03:27     20] Read in 282 terminals
[03/21 05:03:27     20] Begin power routing ...
[03/21 05:03:27     20] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/21 05:03:27     20] Type 'man IMPSR-1256' for more detail.
[03/21 05:03:27     20] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/21 05:03:27     20] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[03/21 05:03:27     20] Type 'man IMPSR-1256' for more detail.
[03/21 05:03:27     20] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/21 05:03:27     20] CPU time for FollowPin 0 seconds
[03/21 05:03:27     20] CPU time for FollowPin 0 seconds
[03/21 05:03:27     20]   Number of IO ports routed: 0
[03/21 05:03:27     20]   Number of Block ports routed: 6
[03/21 05:03:27     20]   Number of Stripe ports routed: 0
[03/21 05:03:27     20]   Number of Core ports routed: 1254
[03/21 05:03:27     20]   Number of Pad ports routed: 0
[03/21 05:03:27     20]   Number of Power Bump ports routed: 0
[03/21 05:03:27     20]   Number of Followpin connections: 627
[03/21 05:03:27     20] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1928.00 megs.
[03/21 05:03:27     20] 
[03/21 05:03:27     20] 
[03/21 05:03:27     20] 
[03/21 05:03:27     20]  Begin updating DB with routing results ...
[03/21 05:03:27     20]  Updating DB with 120 via definition ...Extracting standard cell pins and blockage ...... 
[03/21 05:03:27     20] Pin and blockage extraction finished
[03/21 05:03:27     20] 
[03/21 05:03:27     20] 
sroute post-processing starts at Fri Mar 21 05:03:27 2025
The viaGen is rebuilding shadow vias for net VSS.
[03/21 05:03:27     20] sroute post-processing ends at Fri Mar 21 05:03:27 2025

sroute post-processing starts at Fri Mar 21 05:03:27 2025
The viaGen is rebuilding shadow vias for net VDD.
[03/21 05:03:27     20] sroute post-processing ends at Fri Mar 21 05:03:27 2025
sroute: Total CPU time used = 0:0:0
[03/21 05:03:27     20] sroute: Total Real time used = 0:0:1
[03/21 05:03:27     20] sroute: Total Memory used = 18.39 megs
[03/21 05:03:27     20] sroute: Total Peak Memory used = 944.18 megs
[03/21 05:03:32     21] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/21 05:03:32     21] <CMD> setPinAssignMode -pinEditInBatch true
[03/21 05:03:32     21] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -fixedPin 1 -unit MICRON -spreadDirection clockwise -side Top -layer 6 -spreadType center -spacing 4.0 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/21 05:03:32     21] **WARN: (IMPPTN-1235):	Cannot find pin inst[17] on partition core
[03/21 05:03:32     21] **WARN: (IMPPTN-1235):	Cannot find pin inst[18] on partition core
[03/21 05:03:32     21] **WARN: (IMPPTN-1235):	Cannot find pin inst[19] on partition core
[03/21 05:03:32     21] Successfully spread [83] pins.
[03/21 05:03:32     21] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 967.6M).
[03/21 05:03:32     21] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -fixedPin 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 6 -spreadType center -spacing 4.0 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {out[96]} {out[97]} {out[98]} {out[99]} {out[100]} {out[101]} {out[102]} {out[103]} {out[104]} {out[105]} {out[106]} {out[107]} {out[108]} {out[109]} {out[110]} {out[111]} {out[112]} {out[113]} {out[114]} {out[115]} {out[116]} {out[117]} {out[118]} {out[119]} {out[120]} {out[121]} {out[122]} {out[123]} {out[124]} {out[125]} {out[126]} {out[127]} {out[128]} {out[129]} {out[130]} {out[131]} {out[132]} {out[133]} {out[134]} {out[135]} {out[136]} {out[137]} {out[138]} {out[139]} {out[140]} {out[141]} {out[142]} {out[143]} {out[144]} {out[145]} {out[146]} {out[147]} {out[148]} {out[149]} {out[150]} {out[151]} {out[152]} {out[153]} {out[154]} {out[155]} {out[156]} {out[157]} {out[158]} {out[159]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]} {sum_out[16]} {sum_out[17]} {sum_out[18]} {sum_out[19]} {sum_out[20]} {sum_out[21]} {sum_out[22]} {sum_out[23]}}
[03/21 05:03:32     21] Successfully spread [184] pins.
[03/21 05:03:32     21] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 967.6M).
[03/21 05:03:32     21] <CMD> checkPinAssignment
[03/21 05:03:32     21] **WARN: (IMPPTN-3034):	Only editPin command should be used with 'setPinAssignMode -pinEditInBatch true' setting. Current command will reset the persistent database. Subsequent editPin command will run slow. To speed up editPin command again, wrap all editPin commands within 'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[03/21 05:03:32     21] Checking pins of top cell core ... completed
[03/21 05:03:32     21] 
[03/21 05:03:32     21] ===========================================================================================================================
[03/21 05:03:32     21]                                                 checkPinAssignment Summary
[03/21 05:03:32     21] ===========================================================================================================================
[03/21 05:03:32     21] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/21 05:03:32     21] ===========================================================================================================================
[03/21 05:03:32     21] core        |     0 |    267 |    267 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/21 05:03:32     21] ===========================================================================================================================
[03/21 05:03:32     21] TOTAL       |     0 |    267 |    267 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/21 05:03:32     21] ===========================================================================================================================
[03/21 05:03:32     21] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 967.6M).
[03/21 05:03:41     23] <CMD> checkPinAssignment
[03/21 05:03:41     23] Checking pins of top cell core ... completed
[03/21 05:03:41     23] 
[03/21 05:03:41     23] ===========================================================================================================================
[03/21 05:03:41     23]                                                 checkPinAssignment Summary
[03/21 05:03:41     23] ===========================================================================================================================
[03/21 05:03:41     23] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/21 05:03:41     23] ===========================================================================================================================
[03/21 05:03:41     23] core        |     0 |    267 |    267 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/21 05:03:41     23] ===========================================================================================================================
[03/21 05:03:41     23] TOTAL       |     0 |    267 |    267 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/21 05:03:41     23] ===========================================================================================================================
[03/21 05:03:41     23] checkPinAssignment : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 967.6M).
[03/21 05:03:53     25] <CMD> saveDesign floorplan.enc
[03/21 05:03:53     25] Writing Netlist "floorplan.enc.dat.tmp/core.v.gz" ...
[03/21 05:03:53     25] Saving AAE Data ...
[03/21 05:03:53     25] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/21 05:03:53     25] Saving mode setting ...
[03/21 05:03:53     25] Saving global file ...
[03/21 05:03:53     25] Saving floorplan file ...
[03/21 05:03:53     25] Saving Drc markers ...
[03/21 05:03:53     25] ... No Drc file written since there is no markers found.
[03/21 05:03:53     25] Saving placement file ...
[03/21 05:03:53     25] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=967.7M) ***
[03/21 05:03:53     25] Saving route file ...
[03/21 05:03:54     25] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=967.7M) ***
[03/21 05:03:54     25] Saving DEF file ...
[03/21 05:03:54     25] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/21 05:03:54     25] 
[03/21 05:03:54     25] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/21 05:03:54     25] 
[03/21 05:03:54     25] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/21 05:03:55     26] Generated self-contained design floorplan.enc.dat.tmp
[03/21 05:03:55     26] 
[03/21 05:03:55     26] *** Summary of all messages that are not suppressed in this session:
[03/21 05:03:55     26] Severity  ID               Count  Summary                                  
[03/21 05:03:55     26] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/21 05:03:55     26] ERROR     IMPOAX-142           2  %s                                       
[03/21 05:03:55     26] *** Message Summary: 0 warning(s), 3 error(s)
[03/21 05:03:55     26] 
[03/21 05:03:55     26] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan true -placeIOPins false
[03/21 05:03:55     26] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/21 05:03:55     26] <CMD> place_opt_design
[03/21 05:03:55     26] *** Starting GigaPlace ***
[03/21 05:03:55     26] **INFO: user set placement options
[03/21 05:03:55     26] setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
[03/21 05:03:55     26] **INFO: user set opt options
[03/21 05:03:55     26] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/21 05:03:55     26] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/21 05:03:55     26] **INFO: Enable pre-place timing setting for timing analysis
[03/21 05:03:55     26] Set Using Default Delay Limit as 101.
[03/21 05:03:55     26] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/21 05:03:55     26] Set Default Net Delay as 0 ps.
[03/21 05:03:55     26] Set Default Net Load as 0 pF. 
[03/21 05:03:55     26] **INFO: Analyzing IO path groups for slack adjustment
[03/21 05:03:56     27] Effort level <high> specified for reg2reg_tmp.8748 path_group
[03/21 05:03:56     27] #################################################################################
[03/21 05:03:56     27] # Design Stage: PreRoute
[03/21 05:03:56     27] # Design Name: core
[03/21 05:03:56     27] # Design Mode: 65nm
[03/21 05:03:56     27] # Analysis Mode: MMMC Non-OCV 
[03/21 05:03:56     27] # Parasitics Mode: No SPEF/RCDB
[03/21 05:03:56     27] # Signoff Settings: SI Off 
[03/21 05:03:56     27] #################################################################################
[03/21 05:03:56     27] Calculate delays in BcWc mode...
[03/21 05:03:56     27] Topological Sorting (CPU = 0:00:00.0, MEM = 1002.1M, InitMEM = 999.6M)
[03/21 05:03:58     29] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 05:03:58     29] End delay calculation. (MEM=1075.66 CPU=0:00:02.0 REAL=0:00:02.0)
[03/21 05:03:58     29] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1075.7M) ***
[03/21 05:03:58     30] **INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:03.2) (Real : 0:00:03.0) (mem : 1075.7M)
[03/21 05:03:58     30] *** Start deleteBufferTree ***
[03/21 05:03:59     30] *info: Marking 0 level shifter instances dont touch
[03/21 05:03:59     30] *info: Marking 0 always on instances dont touch
[03/21 05:03:59     30] Info: Detect buffers to remove automatically.
[03/21 05:03:59     30] Analyzing netlist ...
[03/21 05:03:59     30] All-RC-Corners-Per-Net-In-Memory is turned ON...
[03/21 05:03:59     30] Updating netlist
[03/21 05:03:59     30] 
[03/21 05:03:59     30] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 495 instances (buffers/inverters) removed
[03/21 05:03:59     30] *       :      3 instances of type 'INVD4' removed
[03/21 05:03:59     30] *       :      1 instance  of type 'INVD3' removed
[03/21 05:03:59     30] *       :      8 instances of type 'INVD2' removed
[03/21 05:03:59     30] *       :     27 instances of type 'INVD1' removed
[03/21 05:03:59     30] *       :      5 instances of type 'INVD0' removed
[03/21 05:03:59     30] *       :      1 instance  of type 'CKND6' removed
[03/21 05:03:59     30] *       :      8 instances of type 'CKND4' removed
[03/21 05:03:59     30] *       :      3 instances of type 'CKND3' removed
[03/21 05:03:59     30] *       :     16 instances of type 'CKND2' removed
[03/21 05:03:59     30] *       :    253 instances of type 'CKBD4' removed
[03/21 05:03:59     30] *       :     12 instances of type 'CKBD2' removed
[03/21 05:03:59     30] *       :     30 instances of type 'CKBD1' removed
[03/21 05:03:59     30] *       :      3 instances of type 'BUFFD8' removed
[03/21 05:03:59     30] *       :     21 instances of type 'BUFFD6' removed
[03/21 05:03:59     30] *       :     20 instances of type 'BUFFD4' removed
[03/21 05:03:59     30] *       :      7 instances of type 'BUFFD3' removed
[03/21 05:03:59     30] *       :     68 instances of type 'BUFFD2' removed
[03/21 05:03:59     30] *       :      9 instances of type 'BUFFD1' removed
[03/21 05:03:59     30] *** Finish deleteBufferTree (0:00:00.7) ***
[03/21 05:03:59     30] **INFO: Disable pre-place timing setting for timing analysis
[03/21 05:03:59     30] Set Using Default Delay Limit as 1000.
[03/21 05:03:59     30] Set Default Net Delay as 1000 ps.
[03/21 05:03:59     30] Set Default Net Load as 0.5 pF. 
[03/21 05:03:59     30] Deleted 0 physical inst  (cell - / prefix -).
[03/21 05:03:59     30] Some Marcos are marked as preplaced.
[03/21 05:03:59     30] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/21 05:03:59     30] **WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
[03/21 05:03:59     30] Define the scan chains before using this option.
[03/21 05:03:59     30] Type 'man IMPSP-9042' for more detail.
[03/21 05:03:59     30] #spOpts: N=65 
[03/21 05:03:59     30] #std cell=15601 (0 fixed + 15601 movable) #block=3 (0 floating + 3 preplaced)
[03/21 05:03:59     30] #ioInst=0 #net=18096 #term=60370 #term/net=3.34, #fixedIo=0, #floatIo=0, #fixedPin=241, #floatPin=0
[03/21 05:03:59     30] stdCell: 15601 single + 0 double + 0 multi
[03/21 05:03:59     30] Total standard cell length = 41.4820 (mm), area = 0.0747 (mm^2)
[03/21 05:03:59     30] Core basic site is core
[03/21 05:03:59     30] Estimated cell power/ground rail width = 0.365 um
[03/21 05:03:59     30] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:04:00     31] Apply auto density screen in pre-place stage.
[03/21 05:04:00     31] Auto density screen increases utilization from 0.051 to 0.052
[03/21 05:04:00     31] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1061.3M
[03/21 05:04:00     31] Average module density = 0.052.
[03/21 05:04:00     31] Density for the design = 0.052.
[03/21 05:04:00     31]        = stdcell_area 207410 sites (74668 um^2) / alloc_area 3981559 sites (1433361 um^2).
[03/21 05:04:00     31] Pin Density = 0.01342.
[03/21 05:04:00     31]             = total # of pins 60370 / total area 4500000.
[03/21 05:04:00     31] Initial padding reaches pin density 0.469 for top
[03/21 05:04:00     31] Initial padding increases density from 0.052 to 0.059 for top
[03/21 05:04:00     31] === lastAutoLevel = 11 
[03/21 05:04:02     33] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 05:04:02     33] End delay calculation. (MEM=1103.52 CPU=0:00:01.9 REAL=0:00:02.0)
[03/21 05:04:03     34] Clock gating cells determined by native netlist tracing.
[03/21 05:04:04     34] Iteration  1: Total net bbox = 2.145e+05 (1.32e+05 8.29e+04)
[03/21 05:04:04     34]               Est.  stn bbox = 2.270e+05 (1.38e+05 8.87e+04)
[03/21 05:04:04     34]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1103.5M
[03/21 05:04:04     34] Iteration  2: Total net bbox = 2.145e+05 (1.32e+05 8.29e+04)
[03/21 05:04:04     34]               Est.  stn bbox = 2.270e+05 (1.38e+05 8.87e+04)
[03/21 05:04:04     34]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1103.5M
[03/21 05:04:05     35] Iteration  3: Total net bbox = 2.247e+05 (1.34e+05 9.03e+04)
[03/21 05:04:05     35]               Est.  stn bbox = 2.587e+05 (1.51e+05 1.08e+05)
[03/21 05:04:05     35]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 1103.5M
[03/21 05:04:05     35] Total number of setup views is 1.
[03/21 05:04:05     35] Total number of active setup views is 1.
[03/21 05:04:05     35] **WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
[03/21 05:04:11     41] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 05:04:11     41] End delay calculation. (MEM=1236.11 CPU=0:00:01.9 REAL=0:00:02.0)
[03/21 05:04:19     49] Iteration  4: Total net bbox = 1.987e+05 (1.21e+05 7.78e+04)
[03/21 05:04:19     49]               Est.  stn bbox = 2.261e+05 (1.35e+05 9.10e+04)
[03/21 05:04:19     49]               cpu = 0:00:14.4 real = 0:00:14.0 mem = 1259.5M
[03/21 05:04:19     49] Iteration  5: Total net bbox = 1.987e+05 (1.21e+05 7.78e+04)
[03/21 05:04:19     49]               Est.  stn bbox = 2.261e+05 (1.35e+05 9.10e+04)
[03/21 05:04:19     49]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1259.5M
[03/21 05:04:34     64] Iteration  6: Total net bbox = 2.023e+05 (1.20e+05 8.20e+04)
[03/21 05:04:34     64]               Est.  stn bbox = 2.324e+05 (1.38e+05 9.47e+04)
[03/21 05:04:34     64]               cpu = 0:00:14.8 real = 0:00:14.0 mem = 1260.5M
[03/21 05:04:34     64] Iteration  7: Total net bbox = 3.944e+05 (2.46e+05 1.49e+05)
[03/21 05:04:34     64]               Est.  stn bbox = 4.255e+05 (2.64e+05 1.62e+05)
[03/21 05:04:34     64]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.5M
[03/21 05:04:34     64] Iteration  8: Total net bbox = 3.944e+05 (2.46e+05 1.49e+05)
[03/21 05:04:34     64]               Est.  stn bbox = 4.255e+05 (2.64e+05 1.62e+05)
[03/21 05:04:34     64]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.5M
[03/21 05:04:49     80] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/21 05:04:49     80] enableMT= 3
[03/21 05:04:49     80] useHNameCompare= 3 (lazy mode)
[03/21 05:04:49     80] doMTMainInit= 1
[03/21 05:04:49     80] doMTFlushLazyWireDelete= 1
[03/21 05:04:49     80] useFastLRoute= 0
[03/21 05:04:49     80] useFastCRoute= 1
[03/21 05:04:49     80] doMTNetInitAdjWires= 1
[03/21 05:04:49     80] wireMPoolNoThreadCheck= 1
[03/21 05:04:49     80] allMPoolNoThreadCheck= 1
[03/21 05:04:49     80] doNotUseMPoolInCRoute= 1
[03/21 05:04:49     80] doMTSprFixZeroViaCodes= 1
[03/21 05:04:49     80] doMTDtrRoute1CleanupA= 1
[03/21 05:04:49     80] doMTDtrRoute1CleanupB= 1
[03/21 05:04:49     80] doMTWireLenCalc= 0
[03/21 05:04:49     80] doSkipQALenRecalc= 1
[03/21 05:04:49     80] doMTMainCleanup= 1
[03/21 05:04:49     80] doMTMoveCellTermsToMSLayer= 1
[03/21 05:04:49     80] doMTConvertWiresToNewViaCode= 1
[03/21 05:04:49     80] doMTRemoveAntenna= 1
[03/21 05:04:49     80] doMTCheckConnectivity= 1
[03/21 05:04:49     80] enableRuntimeLog= 0
[03/21 05:04:49     80] Congestion driven padding in post-place stage.
[03/21 05:04:50     80] Congestion driven padding increases utilization from 0.059 to 0.059
[03/21 05:04:50     80] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:01.0 mem = 1260.5M
[03/21 05:05:01     91] Iteration  9: Total net bbox = 4.873e+05 (2.73e+05 2.14e+05)
[03/21 05:05:01     91]               Est.  stn bbox = 5.354e+05 (2.97e+05 2.39e+05)
[03/21 05:05:01     91]               cpu = 0:00:26.4 real = 0:00:27.0 mem = 1260.5M
[03/21 05:05:01     91] Iteration 10: Total net bbox = 4.873e+05 (2.73e+05 2.14e+05)
[03/21 05:05:01     91]               Est.  stn bbox = 5.354e+05 (2.97e+05 2.39e+05)
[03/21 05:05:01     91]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1260.5M
[03/21 05:05:16    106] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/21 05:05:16    106] Congestion driven padding in post-place stage.
[03/21 05:05:16    107] Congestion driven padding increases utilization from 0.059 to 0.059
[03/21 05:05:16    107] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1260.5M
[03/21 05:05:19    110] Iteration 11: Total net bbox = 5.207e+05 (3.01e+05 2.19e+05)
[03/21 05:05:19    110]               Est.  stn bbox = 5.726e+05 (3.29e+05 2.43e+05)
[03/21 05:05:19    110]               cpu = 0:00:18.8 real = 0:00:18.0 mem = 1261.5M
[03/21 05:05:20    110] Iteration 12: Total net bbox = 5.207e+05 (3.01e+05 2.19e+05)
[03/21 05:05:20    110]               Est.  stn bbox = 5.726e+05 (3.29e+05 2.43e+05)
[03/21 05:05:20    110]               cpu = 0:00:00.0 real = 0:00:01.0 mem = 1261.5M
[03/21 05:05:37    128] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/21 05:05:38    128] Congestion driven padding in post-place stage.
[03/21 05:05:38    128] Congestion driven padding increases utilization from 0.059 to 0.059
[03/21 05:05:38    128] Congestion driven padding runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1280.5M
[03/21 05:05:43    133] Iteration 13: Total net bbox = 5.300e+05 (3.07e+05 2.23e+05)
[03/21 05:05:43    133]               Est.  stn bbox = 5.825e+05 (3.37e+05 2.46e+05)
[03/21 05:05:43    133]               cpu = 0:00:23.4 real = 0:00:23.0 mem = 1280.5M
[03/21 05:05:43    133] Iteration 14: Total net bbox = 5.300e+05 (3.07e+05 2.23e+05)
[03/21 05:05:43    133]               Est.  stn bbox = 5.825e+05 (3.37e+05 2.46e+05)
[03/21 05:05:43    133]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1280.5M
[03/21 05:05:57    147] Initialize trialRoute multiThread mode= 16383 (=0x3fff) and nrThread= 0.
[03/21 05:05:57    147] Congestion driven padding in post-place stage.
[03/21 05:05:57    147] Congestion driven padding increases utilization from 0.059 to 0.059
[03/21 05:05:57    147] Congestion driven padding runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1280.5M
[03/21 05:05:59    150] Iteration 15: Total net bbox = 5.341e+05 (3.09e+05 2.25e+05)
[03/21 05:05:59    150]               Est.  stn bbox = 5.862e+05 (3.39e+05 2.47e+05)
[03/21 05:05:59    150]               cpu = 0:00:16.4 real = 0:00:16.0 mem = 1288.5M
[03/21 05:05:59    150] Iteration 16: Total net bbox = 5.341e+05 (3.09e+05 2.25e+05)
[03/21 05:05:59    150]               Est.  stn bbox = 5.862e+05 (3.39e+05 2.47e+05)
[03/21 05:05:59    150]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1288.5M
[03/21 05:06:32    182] Iteration 17: Total net bbox = 5.337e+05 (3.11e+05 2.23e+05)
[03/21 05:06:32    182]               Est.  stn bbox = 5.848e+05 (3.41e+05 2.44e+05)
[03/21 05:06:32    182]               cpu = 0:00:32.6 real = 0:00:33.0 mem = 1310.7M
[03/21 05:06:32    182] Iteration 18: Total net bbox = 5.337e+05 (3.11e+05 2.23e+05)
[03/21 05:06:32    182]               Est.  stn bbox = 5.848e+05 (3.41e+05 2.44e+05)
[03/21 05:06:32    182]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1310.7M
[03/21 05:06:32    182] Finished Global Placement (cpu=0:02:29, real=0:02:29, mem=1310.7M)
[03/21 05:06:32    182] Info: 0 clock gating cells identified, 0 (on average) moved
[03/21 05:06:33    183] Core Placement runtime cpu: 0:02:27 real: 0:02:25
[03/21 05:06:33    183] #spOpts: N=65 mergeVia=F 
[03/21 05:06:33    183] Core basic site is core
[03/21 05:06:33    183] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:06:33    183] *** Starting refinePlace (0:03:04 mem=1143.8M) ***
[03/21 05:06:33    183] Total net bbox length = 5.337e+05 (3.109e+05 2.228e+05) (ext = 1.400e+05)
[03/21 05:06:33    183] Starting refinePlace ...
[03/21 05:06:33    183] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:06:33    183] default core: bins with density >  0.75 = 3.38 % ( 169 / 5000 )
[03/21 05:06:33    183] Density distribution unevenness ratio = 92.081%
[03/21 05:06:34    184]   Spread Effort: high, standalone mode, useDDP on.
[03/21 05:06:34    184] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:01.0, mem=1143.8MB) @(0:03:04 - 0:03:04).
[03/21 05:06:34    184] Move report: preRPlace moves 15601 insts, mean move: 0.57 um, max move: 4.32 um
[03/21 05:06:34    184] 	Max move on inst (U35): (1130.22, 612.65) --> (1131.80, 615.40)
[03/21 05:06:34    184] 	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
[03/21 05:06:34    184] 	Violation at original loc: Placement Blockage Violation
[03/21 05:06:34    184] wireLenOptFixPriorityInst 0 inst fixed
[03/21 05:06:34    184] Placement tweakage begins.
[03/21 05:06:34    184] wire length = 5.838e+05
[03/21 05:06:35    186] wire length = 5.578e+05
[03/21 05:06:35    186] Placement tweakage ends.
[03/21 05:06:35    186] Move report: tweak moves 2738 insts, mean move: 3.22 um, max move: 36.20 um
[03/21 05:06:35    186] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_): (919.80, 435.40) --> (925.40, 404.80)
[03/21 05:06:35    186] [CPU] RefinePlace/TweakPlacement (cpu=0:00:02.0, real=0:00:01.0, mem=1143.8MB) @(0:03:04 - 0:03:06).
[03/21 05:06:36    186] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:06:36    186] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1143.8MB) @(0:03:06 - 0:03:07).
[03/21 05:06:36    186] Move report: Detail placement moves 15601 insts, mean move: 1.07 um, max move: 36.09 um
[03/21 05:06:36    186] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_): (919.79, 435.29) --> (925.40, 404.80)
[03/21 05:06:36    186] 	Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1143.8MB
[03/21 05:06:36    186] Statistics of distance of Instance movement in refine placement:
[03/21 05:06:36    186]   maximum (X+Y) =        36.09 um
[03/21 05:06:36    186]   inst (mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_) with max move: (919.794, 435.286) -> (925.4, 404.8)
[03/21 05:06:36    186]   mean    (X+Y) =         1.07 um
[03/21 05:06:36    186] Total instances flipped for WireLenOpt: 739
[03/21 05:06:36    186] Summary Report:
[03/21 05:06:36    186] Instances move: 15601 (out of 15601 movable)
[03/21 05:06:36    186] Mean displacement: 1.07 um
[03/21 05:06:36    186] Max displacement: 36.09 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_) (919.794, 435.286) -> (925.4, 404.8)
[03/21 05:06:36    186] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFCNQD1
[03/21 05:06:36    186] Total instances moved : 15601
[03/21 05:06:36    186] Total net bbox length = 5.117e+05 (2.867e+05 2.250e+05) (ext = 1.400e+05)
[03/21 05:06:36    186] Runtime: CPU: 0:00:02.9 REAL: 0:00:03.0 MEM: 1143.8MB
[03/21 05:06:36    186] [CPU] RefinePlace/total (cpu=0:00:02.9, real=0:00:03.0, mem=1143.8MB) @(0:03:04 - 0:03:07).
[03/21 05:06:36    186] *** Finished refinePlace (0:03:07 mem=1143.8M) ***
[03/21 05:06:36    186] *** Finished Initial Placement (cpu=0:02:36, real=0:02:37, mem=1143.8M) ***
[03/21 05:06:36    186] #spOpts: N=65 mergeVia=F 
[03/21 05:06:36    186] Core basic site is core
[03/21 05:06:36    186] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:06:36    186] default core: bins with density >  0.75 =   13 % ( 649 / 5000 )
[03/21 05:06:36    186] Density distribution unevenness ratio = 81.112%
[03/21 05:06:36    186] [PSP] Started earlyGlobalRoute kernel
[03/21 05:06:36    186] [PSP] Initial Peak syMemory usage = 1143.8 MB
[03/21 05:06:36    186] (I)       Reading DB...
[03/21 05:06:36    186] (I)       congestionReportName   : 
[03/21 05:06:36    186] (I)       buildTerm2TermWires    : 1
[03/21 05:06:36    186] (I)       doTrackAssignment      : 1
[03/21 05:06:36    186] (I)       dumpBookshelfFiles     : 0
[03/21 05:06:36    186] (I)       numThreads             : 1
[03/21 05:06:36    186] [NR-eagl] honorMsvRouteConstraint: false
[03/21 05:06:36    186] (I)       honorPin               : false
[03/21 05:06:36    186] (I)       honorPinGuide          : true
[03/21 05:06:36    186] (I)       honorPartition         : false
[03/21 05:06:36    186] (I)       allowPartitionCrossover: false
[03/21 05:06:36    186] (I)       honorSingleEntry       : true
[03/21 05:06:36    186] (I)       honorSingleEntryStrong : true
[03/21 05:06:36    186] (I)       handleViaSpacingRule   : false
[03/21 05:06:36    186] (I)       PDConstraint           : none
[03/21 05:06:36    186] (I)       expBetterNDRHandling   : false
[03/21 05:06:36    186] [NR-eagl] honorClockSpecNDR      : 0
[03/21 05:06:36    186] (I)       routingEffortLevel     : 3
[03/21 05:06:36    186] [NR-eagl] minRouteLayer          : 2
[03/21 05:06:36    186] [NR-eagl] maxRouteLayer          : 2147483647
[03/21 05:06:36    186] (I)       numRowsPerGCell        : 1
[03/21 05:06:36    186] (I)       speedUpLargeDesign     : 0
[03/21 05:06:36    186] (I)       speedUpBlkViolationClean: 0
[03/21 05:06:36    186] (I)       multiThreadingTA       : 0
[03/21 05:06:36    186] (I)       blockedPinEscape       : 1
[03/21 05:06:36    186] (I)       blkAwareLayerSwitching : 0
[03/21 05:06:36    186] (I)       betterClockWireModeling: 1
[03/21 05:06:36    186] (I)       punchThroughDistance   : 500.00
[03/21 05:06:36    186] (I)       scenicBound            : 1.15
[03/21 05:06:36    186] (I)       maxScenicToAvoidBlk    : 100.00
[03/21 05:06:36    186] (I)       source-to-sink ratio   : 0.00
[03/21 05:06:36    186] (I)       targetCongestionRatioH : 1.00
[03/21 05:06:36    186] (I)       targetCongestionRatioV : 1.00
[03/21 05:06:36    186] (I)       layerCongestionRatio   : 0.70
[03/21 05:06:36    186] (I)       m1CongestionRatio      : 0.10
[03/21 05:06:36    186] (I)       m2m3CongestionRatio    : 0.70
[03/21 05:06:36    186] (I)       localRouteEffort       : 1.00
[03/21 05:06:36    186] (I)       numSitesBlockedByOneVia: 8.00
[03/21 05:06:36    186] (I)       supplyScaleFactorH     : 1.00
[03/21 05:06:36    186] (I)       supplyScaleFactorV     : 1.00
[03/21 05:06:36    186] (I)       highlight3DOverflowFactor: 0.00
[03/21 05:06:36    186] (I)       doubleCutViaModelingRatio: 0.00
[03/21 05:06:36    186] (I)       blockTrack             : 
[03/21 05:06:36    186] (I)       readTROption           : true
[03/21 05:06:36    186] (I)       extraSpacingBothSide   : false
[03/21 05:06:36    186] [NR-eagl] numTracksPerClockWire  : 0
[03/21 05:06:36    186] (I)       routeSelectedNetsOnly  : false
[03/21 05:06:36    186] (I)       before initializing RouteDB syMemory usage = 1143.8 MB
[03/21 05:06:36    186] (I)       starting read tracks
[03/21 05:06:36    186] (I)       build grid graph
[03/21 05:06:36    186] (I)       build grid graph start
[03/21 05:06:36    186] [NR-eagl] Layer1 has no routable track
[03/21 05:06:36    186] [NR-eagl] Layer2 has single uniform track structure
[03/21 05:06:36    186] [NR-eagl] Layer3 has single uniform track structure
[03/21 05:06:36    186] [NR-eagl] Layer4 has single uniform track structure
[03/21 05:06:36    186] [NR-eagl] Layer5 has single uniform track structure
[03/21 05:06:36    186] [NR-eagl] Layer6 has single uniform track structure
[03/21 05:06:36    186] [NR-eagl] Layer7 has single uniform track structure
[03/21 05:06:36    186] [NR-eagl] Layer8 has single uniform track structure
[03/21 05:06:36    186] (I)       build grid graph end
[03/21 05:06:36    186] (I)       Layer1   numNetMinLayer=18096
[03/21 05:06:36    186] (I)       Layer2   numNetMinLayer=0
[03/21 05:06:36    186] (I)       Layer3   numNetMinLayer=0
[03/21 05:06:36    186] (I)       Layer4   numNetMinLayer=0
[03/21 05:06:36    186] (I)       Layer5   numNetMinLayer=0
[03/21 05:06:36    186] (I)       Layer6   numNetMinLayer=0
[03/21 05:06:36    186] (I)       Layer7   numNetMinLayer=0
[03/21 05:06:36    186] (I)       Layer8   numNetMinLayer=0
[03/21 05:06:36    186] (I)       numViaLayers=7
[03/21 05:06:36    186] (I)       end build via table
[03/21 05:06:36    186] [NR-eagl] numRoutingBlks=0 numInstBlks=865 numPGBlocks=1649 numBumpBlks=0 numBoundaryFakeBlks=0
[03/21 05:06:36    186] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/21 05:06:36    186] (I)       readDataFromPlaceDB
[03/21 05:06:36    186] (I)       Read net information..
[03/21 05:06:36    186] [NR-eagl] Read numTotalNets=18096  numIgnoredNets=0
[03/21 05:06:36    186] (I)       Read testcase time = 0.000 seconds
[03/21 05:06:36    186] 
[03/21 05:06:36    187] (I)       totalPins=60370  totalGlobalPin=58770 (97.35%)
[03/21 05:06:36    187] (I)       Model blockage into capacity
[03/21 05:06:36    187] (I)       Read numBlocks=3628  numPreroutedWires=0  numCapScreens=0
[03/21 05:06:36    187] (I)       blocked area on Layer1 : 0  (0.00%)
[03/21 05:06:36    187] (I)       blocked area on Layer2 : 638702927600  (9.09%)
[03/21 05:06:36    187] (I)       blocked area on Layer3 : 504922881400  (7.18%)
[03/21 05:06:36    187] (I)       blocked area on Layer4 : 554583288000  (7.89%)
[03/21 05:06:36    187] (I)       blocked area on Layer5 : 548986272000  (7.81%)
[03/21 05:06:36    187] (I)       blocked area on Layer6 : 629202000  (0.01%)
[03/21 05:06:36    187] (I)       blocked area on Layer7 : 0  (0.00%)
[03/21 05:06:36    187] (I)       blocked area on Layer8 : 0  (0.00%)
[03/21 05:06:36    187] (I)       Modeling time = 0.280 seconds
[03/21 05:06:36    187] 
[03/21 05:06:36    187] (I)       Number of ignored nets = 0
[03/21 05:06:36    187] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/21 05:06:36    187] (I)       Number of clock nets = 1.  Ignored: No
[03/21 05:06:36    187] (I)       Number of analog nets = 0.  Ignored: Yes
[03/21 05:06:36    187] (I)       Number of special nets = 0.  Ignored: Yes
[03/21 05:06:36    187] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/21 05:06:36    187] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/21 05:06:36    187] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/21 05:06:36    187] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/21 05:06:36    187] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/21 05:06:36    187] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/21 05:06:36    187] (I)       Before initializing earlyGlobalRoute syMemory usage = 1168.0 MB
[03/21 05:06:36    187] (I)       Layer1  viaCost=300.00
[03/21 05:06:36    187] (I)       Layer2  viaCost=100.00
[03/21 05:06:36    187] (I)       Layer3  viaCost=100.00
[03/21 05:06:36    187] (I)       Layer4  viaCost=100.00
[03/21 05:06:36    187] (I)       Layer5  viaCost=100.00
[03/21 05:06:36    187] (I)       Layer6  viaCost=200.00
[03/21 05:06:36    187] (I)       Layer7  viaCost=100.00
[03/21 05:06:36    187] (I)       ---------------------Grid Graph Info--------------------
[03/21 05:06:36    187] (I)       routing area        :  (0, 0) - (3700000, 1900000)
[03/21 05:06:36    187] (I)       core area           :  (50000, 50000) - (3650000, 1850000)
[03/21 05:06:36    187] (I)       Site Width          :   400  (dbu)
[03/21 05:06:36    187] (I)       Row Height          :  3600  (dbu)
[03/21 05:06:36    187] (I)       GCell Width         :  3600  (dbu)
[03/21 05:06:36    187] (I)       GCell Height        :  3600  (dbu)
[03/21 05:06:36    187] (I)       grid                :  1027   527     8
[03/21 05:06:36    187] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/21 05:06:36    187] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/21 05:06:36    187] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/21 05:06:36    187] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/21 05:06:36    187] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/21 05:06:36    187] (I)       First Track Coord   :     0   200   400   200   400   200  2000  2200
[03/21 05:06:36    187] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/21 05:06:36    187] (I)       Total num of tracks :     0  9250  4749  9250  4749  9250  1187  2312
[03/21 05:06:36    187] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/21 05:06:36    187] (I)       --------------------------------------------------------
[03/21 05:06:36    187] 
[03/21 05:06:36    187] [NR-eagl] ============ Routing rule table ============
[03/21 05:06:36    187] [NR-eagl] Rule id 0. Nets 18096 
[03/21 05:06:36    187] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/21 05:06:36    187] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/21 05:06:36    187] [NR-eagl] ========================================
[03/21 05:06:36    187] [NR-eagl] 
[03/21 05:06:36    187] (I)       After initializing earlyGlobalRoute syMemory usage = 1202.1 MB
[03/21 05:06:36    187] (I)       Loading and dumping file time : 0.47 seconds
[03/21 05:06:36    187] (I)       ============= Initialization =============
[03/21 05:06:36    187] (I)       total 2D Cap : 25366205 = (10277715 H, 15088490 V)
[03/21 05:06:36    187] [NR-eagl] Layer group 1: route 18096 net(s) in layer range [2, 8]
[03/21 05:06:36    187] (I)       ============  Phase 1a Route ============
[03/21 05:06:37    187] (I)       Phase 1a runs 0.05 seconds
[03/21 05:06:37    187] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/21 05:06:37    187] (I)       Usage: 305657 = (168733 H, 136924 V) = (1.64% H, 0.91% V) = (3.037e+05um H, 2.465e+05um V)
[03/21 05:06:37    187] (I)       
[03/21 05:06:37    187] (I)       ============  Phase 1b Route ============
[03/21 05:06:37    187] (I)       Phase 1b runs 0.02 seconds
[03/21 05:06:37    187] (I)       Usage: 305657 = (168733 H, 136924 V) = (1.64% H, 0.91% V) = (3.037e+05um H, 2.465e+05um V)
[03/21 05:06:37    187] (I)       
[03/21 05:06:37    187] (I)       earlyGlobalRoute overflow of layer group 1: 1.48% H + 0.00% V. EstWL: 5.501826e+05um
[03/21 05:06:37    187] (I)       ============  Phase 1c Route ============
[03/21 05:06:37    187] (I)       Level2 Grid: 206 x 106
[03/21 05:06:37    187] (I)       Phase 1c runs 0.10 seconds
[03/21 05:06:37    187] (I)       Usage: 312488 = (175168 H, 137320 V) = (1.70% H, 0.91% V) = (3.153e+05um H, 2.472e+05um V)
[03/21 05:06:37    187] (I)       
[03/21 05:06:37    187] (I)       ============  Phase 1d Route ============
[03/21 05:06:37    187] (I)       Phase 1d runs 0.01 seconds
[03/21 05:06:37    187] (I)       Usage: 312488 = (175168 H, 137320 V) = (1.70% H, 0.91% V) = (3.153e+05um H, 2.472e+05um V)
[03/21 05:06:37    187] (I)       
[03/21 05:06:37    187] (I)       ============  Phase 1e Route ============
[03/21 05:06:37    187] (I)       Phase 1e runs 0.00 seconds
[03/21 05:06:37    187] (I)       Usage: 312488 = (175168 H, 137320 V) = (1.70% H, 0.91% V) = (3.153e+05um H, 2.472e+05um V)
[03/21 05:06:37    187] (I)       
[03/21 05:06:37    187] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.00% V. EstWL: 5.624784e+05um
[03/21 05:06:37    187] [NR-eagl] 
[03/21 05:06:37    187] (I)       ============  Phase 1l Route ============
[03/21 05:06:37    187] (I)       dpBasedLA: time=0.09  totalOF=3819  totalVia=114284  totalWL=312487  total(Via+WL)=426771 
[03/21 05:06:37    187] (I)       Total Global Routing Runtime: 0.46 seconds
[03/21 05:06:37    187] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[03/21 05:06:37    187] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[03/21 05:06:37    187] (I)       
[03/21 05:06:37    187] (I)       ============= track Assignment ============
[03/21 05:06:37    187] (I)       extract Global 3D Wires
[03/21 05:06:37    187] (I)       Extract Global WL : time=0.01
[03/21 05:06:37    188] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/21 05:06:37    188] (I)       Initialization real time=0.07 seconds
[03/21 05:06:37    188] (I)       Kernel real time=0.20 seconds
[03/21 05:06:37    188] (I)       End Greedy Track Assignment
[03/21 05:06:37    188] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 59535
[03/21 05:06:37    188] [NR-eagl] Layer2(M2)(V) length: 1.397539e+05um, number of vias: 82319
[03/21 05:06:37    188] [NR-eagl] Layer3(M3)(H) length: 2.043133e+05um, number of vias: 4768
[03/21 05:06:37    188] [NR-eagl] Layer4(M4)(V) length: 6.606863e+04um, number of vias: 1800
[03/21 05:06:37    188] [NR-eagl] Layer5(M5)(H) length: 9.728298e+04um, number of vias: 1076
[03/21 05:06:37    188] [NR-eagl] Layer6(M6)(V) length: 4.185099e+04um, number of vias: 90
[03/21 05:06:37    188] [NR-eagl] Layer7(M7)(H) length: 1.616140e+04um, number of vias: 125
[03/21 05:06:37    188] [NR-eagl] Layer8(M8)(V) length: 5.849000e+03um, number of vias: 0
[03/21 05:06:37    188] [NR-eagl] Total length: 5.712802e+05um, number of vias: 149713
[03/21 05:06:37    188] [NR-eagl] End Peak syMemory usage = 1158.6 MB
[03/21 05:06:37    188] [NR-eagl] Early Global Router Kernel+IO runtime : 1.47 seconds
[03/21 05:06:37    188] **placeDesign ... cpu = 0: 2:42, real = 0: 2:42, mem = 1155.6M **
[03/21 05:06:37    188] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/21 05:06:37    188] -clockNDRAwarePlaceOpt false               # bool, default=false, private
[03/21 05:06:37    188] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/21 05:06:37    188] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/21 05:06:37    188] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/21 05:06:37    188] -setupDynamicPowerViewAsDefaultView false
[03/21 05:06:37    188]                                            # bool, default=false, private
[03/21 05:06:37    188] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/21 05:06:37    188] #spOpts: N=65 
[03/21 05:06:37    188] Core basic site is core
[03/21 05:06:38    188] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:06:38    188] #spOpts: N=65 mergeVia=F 
[03/21 05:06:38    188] GigaOpt running with 1 threads.
[03/21 05:06:38    188] Info: 1 threads available for lower-level modules during optimization.
[03/21 05:06:38    188] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/21 05:06:38    188] 	Cell FILL1_LL, site bcore.
[03/21 05:06:38    188] 	Cell FILL_NW_HH, site bcore.
[03/21 05:06:38    188] 	Cell FILL_NW_LL, site bcore.
[03/21 05:06:38    188] 	Cell GFILL, site gacore.
[03/21 05:06:38    188] 	Cell GFILL10, site gacore.
[03/21 05:06:38    188] 	Cell GFILL2, site gacore.
[03/21 05:06:38    188] 	Cell GFILL3, site gacore.
[03/21 05:06:38    188] 	Cell GFILL4, site gacore.
[03/21 05:06:38    188] 	Cell LVLLHCD1, site bcore.
[03/21 05:06:38    188] 	Cell LVLLHCD2, site bcore.
[03/21 05:06:38    188] 	Cell LVLLHCD4, site bcore.
[03/21 05:06:38    188] 	Cell LVLLHCD8, site bcore.
[03/21 05:06:38    188] 	Cell LVLLHD1, site bcore.
[03/21 05:06:38    188] 	Cell LVLLHD2, site bcore.
[03/21 05:06:38    188] 	Cell LVLLHD4, site bcore.
[03/21 05:06:38    188] 	Cell LVLLHD8, site bcore.
[03/21 05:06:38    188] .
[03/21 05:06:38    188] Summary for sequential cells idenfication: 
[03/21 05:06:38    188] Identified SBFF number: 199
[03/21 05:06:38    188] Identified MBFF number: 0
[03/21 05:06:38    188] Not identified SBFF number: 0
[03/21 05:06:38    188] Not identified MBFF number: 0
[03/21 05:06:38    188] Number of sequential cells which are not FFs: 104
[03/21 05:06:38    188] 
[03/21 05:06:38    188] Updating RC grid for preRoute extraction ...
[03/21 05:06:38    188] Initializing multi-corner capacitance tables ... 
[03/21 05:06:38    188] Initializing multi-corner resistance tables ...
[03/21 05:06:40    190] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1165.6M, totSessionCpu=0:03:11 **
[03/21 05:06:40    190] Added -handlePreroute to trialRouteMode
[03/21 05:06:40    190] *** optDesign -preCTS ***
[03/21 05:06:40    190] DRC Margin: user margin 0.0; extra margin 0.2
[03/21 05:06:40    190] Setup Target Slack: user slack 0; extra slack 0.1
[03/21 05:06:40    190] Hold Target Slack: user slack 0
[03/21 05:06:40    190] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/21 05:06:40    190] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/21 05:06:40    190] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/21 05:06:40    190] -setupDynamicPowerViewAsDefaultView false
[03/21 05:06:40    190]                                            # bool, default=false, private
[03/21 05:06:40    190] Start to check current routing status for nets...
[03/21 05:06:40    190] Using hname+ instead name for net compare
[03/21 05:06:40    190] All nets are already routed correctly.
[03/21 05:06:40    190] End to check current routing status for nets (mem=1165.6M)
[03/21 05:06:40    190] Extraction called for design 'core' of instances=15604 and nets=18245 using extraction engine 'preRoute' .
[03/21 05:06:40    190] PreRoute RC Extraction called for design core.
[03/21 05:06:40    190] RC Extraction called in multi-corner(2) mode.
[03/21 05:06:40    190] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 05:06:40    190] RCMode: PreRoute
[03/21 05:06:40    190]       RC Corner Indexes            0       1   
[03/21 05:06:40    190] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 05:06:40    190] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 05:06:40    190] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 05:06:40    190] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 05:06:40    190] Shrink Factor                : 1.00000
[03/21 05:06:40    190] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 05:06:40    190] Using capacitance table file ...
[03/21 05:06:40    190] Updating RC grid for preRoute extraction ...
[03/21 05:06:40    190] Initializing multi-corner capacitance tables ... 
[03/21 05:06:40    190] Initializing multi-corner resistance tables ...
[03/21 05:06:40    191] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1165.570M)
[03/21 05:06:40    191] ** Profile ** Start :  cpu=0:00:00.0, mem=1165.6M
[03/21 05:06:41    191] ** Profile ** Other data :  cpu=0:00:00.2, mem=1165.6M
[03/21 05:06:41    191] #################################################################################
[03/21 05:06:41    191] # Design Stage: PreRoute
[03/21 05:06:41    191] # Design Name: core
[03/21 05:06:41    191] # Design Mode: 65nm
[03/21 05:06:41    191] # Analysis Mode: MMMC Non-OCV 
[03/21 05:06:41    191] # Parasitics Mode: No SPEF/RCDB
[03/21 05:06:41    191] # Signoff Settings: SI Off 
[03/21 05:06:41    191] #################################################################################
[03/21 05:06:41    192] AAE_INFO: 1 threads acquired from CTE.
[03/21 05:06:41    192] Calculate delays in BcWc mode...
[03/21 05:06:41    192] Topological Sorting (CPU = 0:00:00.0, MEM = 1178.8M, InitMEM = 1176.4M)
[03/21 05:06:44    194] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 05:06:44    194] End delay calculation. (MEM=1252.93 CPU=0:00:02.3 REAL=0:00:03.0)
[03/21 05:06:44    194] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1252.9M) ***
[03/21 05:06:44    194] *** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:03:15 mem=1252.9M)
[03/21 05:06:44    194] ** Profile ** Overall slacks :  cpu=0:00:03.4, mem=1252.9M
[03/21 05:06:44    195] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1252.9M
[03/21 05:06:44    195] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -3.435  |
|           TNS (ns):| -2261.2 |
|    Violating Paths:|  3687   |
|          All Paths:|  5735   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    209 (209)     |   -0.281   |    209 (209)     |
|   max_tran     |    214 (3305)    |   -4.486   |    214 (3305)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.139%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1252.9M
[03/21 05:06:44    195] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1197.7M, totSessionCpu=0:03:15 **
[03/21 05:06:44    195] ** INFO : this run is activating medium effort placeOptDesign flow
[03/21 05:06:44    195] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:06:44    195] #spOpts: N=65 mergeVia=F 
[03/21 05:06:44    195] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:06:44    195] #spOpts: N=65 mergeVia=F 
[03/21 05:06:44    195] *** Starting optimizing excluded clock nets MEM= 1197.7M) ***
[03/21 05:06:44    195] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1197.7M) ***
[03/21 05:06:44    195] 
[03/21 05:06:44    195] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/21 05:06:44    195] 
[03/21 05:06:44    195] Type 'man IMPOPT-3663' for more detail.
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Power view               = WC_VIEW
[03/21 05:06:45    195] Number of VT partitions  = 2
[03/21 05:06:45    195] Standard cells in design = 811
[03/21 05:06:45    195] Instances in design      = 15604
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Instance distribution across the VT partitions:
[03/21 05:06:45    195] 
[03/21 05:06:45    195]  LVT : inst = 6477 (41.5%), cells = 335 (41%)
[03/21 05:06:45    195]    Lib tcbn65gpluswc        : inst = 6477 (41.5%)
[03/21 05:06:45    195] 
[03/21 05:06:45    195]  HVT : inst = 9124 (58.5%), cells = 457 (56%)
[03/21 05:06:45    195]    Lib tcbn65gpluswc        : inst = 9124 (58.5%)
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Reporting took 0 sec
[03/21 05:06:45    195] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:06:45    195] optDesignOneStep: Leakage Power Flow
[03/21 05:06:45    195] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:06:45    195] Info: 1 clock net  excluded from IPO operation.
[03/21 05:06:45    195] Design State:
[03/21 05:06:45    195]     #signal nets       :  18122
[03/21 05:06:45    195]     #routed signal nets:  0
[03/21 05:06:45    195]     #clock nets        :  0
[03/21 05:06:45    195]     #routed clock nets :  0
[03/21 05:06:45    195] OptMgr: Begin leakage power optimization
[03/21 05:06:45    195] OptMgr: Number of active setup views: 1
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Power Net Detected:
[03/21 05:06:45    195]     Voltage	    Name
[03/21 05:06:45    195]     0.00V	    VSS
[03/21 05:06:45    195]     0.90V	    VDD
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Begin Power Analysis
[03/21 05:06:45    195] 
[03/21 05:06:45    195]     0.00V	    VSS
[03/21 05:06:45    195]     0.90V	    VDD
[03/21 05:06:45    195] Begin Processing Timing Library for Power Calculation
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Begin Processing Timing Library for Power Calculation
[03/21 05:06:45    195] 
[03/21 05:06:45    195] 
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Begin Processing Power Net/Grid for Power Calculation
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=931.93MB/931.93MB)
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Begin Processing Timing Window Data for Power Calculation
[03/21 05:06:45    195] 
[03/21 05:06:45    195] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=932.04MB/932.04MB)
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Begin Processing User Attributes
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=932.07MB/932.07MB)
[03/21 05:06:45    195] 
[03/21 05:06:45    195] Begin Processing Signal Activity
[03/21 05:06:45    195] 
[03/21 05:06:46    196] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.37MB/933.37MB)
[03/21 05:06:46    196] 
[03/21 05:06:46    196] Begin Power Computation
[03/21 05:06:46    196] 
[03/21 05:06:46    196]       ----------------------------------------------------------
[03/21 05:06:46    196]       # of cell(s) missing both power/leakage table: 0
[03/21 05:06:46    196]       # of cell(s) missing power table: 2
[03/21 05:06:46    196]       # of cell(s) missing leakage table: 2
[03/21 05:06:46    196]       # of MSMV cell(s) missing power_level: 0
[03/21 05:06:46    196]       ----------------------------------------------------------
[03/21 05:06:46    196] CellName                                  Missing Table(s)
[03/21 05:06:46    196] sram_w16                                  internal power, leakge power, 
[03/21 05:06:46    196] sram_w16_2                                internal power, leakge power, 
[03/21 05:06:46    196] 
[03/21 05:06:46    196] 
[03/21 05:06:46    196] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.53MB/933.53MB)
[03/21 05:06:46    196] 
[03/21 05:06:46    196] Begin Processing User Attributes
[03/21 05:06:46    196] 
[03/21 05:06:46    196] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.53MB/933.53MB)
[03/21 05:06:46    196] 
[03/21 05:06:46    196] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=933.56MB/933.56MB)
[03/21 05:06:46    196] 
[03/21 05:06:46    197] OptMgr: Optimization mode is pre-route
[03/21 05:06:46    197] OptMgr: current WNS: -3.536 ns
[03/21 05:06:46    197] OptMgr: Using aggressive mode for Force Mode
[03/21 05:06:46    197] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:06:46    197] #spOpts: N=65 mergeVia=F 
[03/21 05:06:47    197] 
[03/21 05:06:47    197] Design leakage power (state independent) = 0.712 mW
[03/21 05:06:47    197] Resizable instances =  15601 (100.0%), leakage = 0.712 mW (100.0%)
[03/21 05:06:47    197] Leakage power distribution among resizable instances:
[03/21 05:06:47    197]  Total LVT =   6477 (41.5%), lkg = 0.215 mW (30.2%)
[03/21 05:06:47    197]    -ve slk =   6450 (41.3%), lkg = 0.215 mW (30.1%)
[03/21 05:06:47    197]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/21 05:06:47    197]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/21 05:06:47    197]  Total HVT =   9124 (58.5%), lkg = 0.497 mW (69.8%)
[03/21 05:06:47    197]    -ve slk =   8914 (57.1%), lkg = 0.495 mW (69.5%)
[03/21 05:06:47    197] 
[03/21 05:06:47    197] OptMgr: Begin forced downsizing
[03/21 05:06:47    198] OptMgr: 6888 instances resized in force mode
[03/21 05:06:47    198] OptMgr: Updating timing
[03/21 05:06:47    198] #################################################################################
[03/21 05:06:47    198] # Design Stage: PreRoute
[03/21 05:06:47    198] # Design Name: core
[03/21 05:06:47    198] # Design Mode: 65nm
[03/21 05:06:47    198] # Analysis Mode: MMMC Non-OCV 
[03/21 05:06:47    198] # Parasitics Mode: No SPEF/RCDB
[03/21 05:06:47    198] # Signoff Settings: SI Off 
[03/21 05:06:47    198] #################################################################################
[03/21 05:06:48    199] AAE_INFO: 1 threads acquired from CTE.
[03/21 05:06:48    199] Calculate delays in BcWc mode...
[03/21 05:06:48    199] Topological Sorting (CPU = 0:00:00.0, MEM = 1181.4M, InitMEM = 1181.4M)
[03/21 05:06:50    201] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 05:06:50    201] End delay calculation. (MEM=1254.93 CPU=0:00:02.3 REAL=0:00:02.0)
[03/21 05:06:50    201] *** CDM Built up (cpu=0:00:03.1  real=0:00:03.0  mem= 1254.9M) ***
[03/21 05:06:51    201] OptMgr: Design WNS: -3.534 ns
[03/21 05:06:51    202] OptMgr: 2014 (29%) instances reverted to original cell
[03/21 05:06:51    202] OptMgr: Updating timing
[03/21 05:06:53    204] OptMgr: Design WNS: -3.535 ns
[03/21 05:06:53    204] 
[03/21 05:06:53    204] Design leakage power (state independent) = 0.653 mW
[03/21 05:06:53    204] Resizable instances =  15601 (100.0%), leakage = 0.653 mW (100.0%)
[03/21 05:06:53    204] Leakage power distribution among resizable instances:
[03/21 05:06:53    204]  Total LVT =   2628 (16.8%), lkg = 0.094 mW (14.4%)
[03/21 05:06:53    204]    -ve slk =   2626 (16.8%), lkg = 0.094 mW (14.4%)
[03/21 05:06:53    204]  Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/21 05:06:53    204]    -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
[03/21 05:06:53    204]  Total HVT =  12973 (83.1%), lkg = 0.559 mW (85.6%)
[03/21 05:06:53    204]    -ve slk =  12813 (82.1%), lkg = 0.557 mW (85.3%)
[03/21 05:06:53    204] 
[03/21 05:06:53    204] 
[03/21 05:06:53    204] Summary: cell sizing
[03/21 05:06:53    204] 
[03/21 05:06:53    204]  4874 instances changed cell type
[03/21 05:06:53    204] 
[03/21 05:06:53    204]                        UpSize    DownSize   SameSize   Total
[03/21 05:06:53    204]                        ------    --------   --------   -----
[03/21 05:06:53    204]     Sequential            0          0          0          0
[03/21 05:06:53    204]  Combinational            0          0       4874       4874
[03/21 05:06:53    204] 
[03/21 05:06:53    204]     2 instances changed cell type from        AN2D1   to    CKAN2D0
[03/21 05:06:53    204]    35 instances changed cell type from       AN2XD1   to    CKAN2D0
[03/21 05:06:53    204]   229 instances changed cell type from       AO21D1   to     AO21D0
[03/21 05:06:53    204]     3 instances changed cell type from      AOI21D1   to    AOI21D0
[03/21 05:06:53    204]     6 instances changed cell type from      CKAN2D1   to    CKAN2D0
[03/21 05:06:53    204]   139 instances changed cell type from     CKMUX2D1   to   CKMUX2D0
[03/21 05:06:53    204]   146 instances changed cell type from      CKND2D1   to    CKND2D0
[03/21 05:06:53    204]   216 instances changed cell type from     CKXOR2D1   to   CKXOR2D0
[03/21 05:06:53    204]   122 instances changed cell type from       IND2D1   to     IND2D0
[03/21 05:06:53    204]   152 instances changed cell type from       INR2D1   to     INR2D0
[03/21 05:06:53    204]    13 instances changed cell type from       INR2D2   to    INR2XD1
[03/21 05:06:53    204]    26 instances changed cell type from      INR2XD0   to     INR2D0
[03/21 05:06:53    204]   248 instances changed cell type from        INVD1   to      CKND0
[03/21 05:06:53    204]     5 instances changed cell type from      IOA21D1   to    IOA21D0
[03/21 05:06:53    204]    11 instances changed cell type from     MOAI22D1   to   MOAI22D0
[03/21 05:06:53    204]    13 instances changed cell type from        ND2D0   to    CKND2D0
[03/21 05:06:53    204]   123 instances changed cell type from        ND2D1   to    CKND2D0
[03/21 05:06:53    204]    61 instances changed cell type from        ND2D2   to    CKND2D2
[03/21 05:06:53    204]    21 instances changed cell type from        ND2D3   to    CKND2D3
[03/21 05:06:53    204]    37 instances changed cell type from        ND2D4   to    CKND2D4
[03/21 05:06:53    204]     5 instances changed cell type from        ND2D8   to    CKND2D8
[03/21 05:06:53    204]     1 instances changed cell type from        ND3D1   to      ND3D0
[03/21 05:06:53    204]    22 instances changed cell type from        NR2D1   to      NR2D0
[03/21 05:06:53    204]     5 instances changed cell type from        NR2D1   to     NR2XD0
[03/21 05:06:53    204]    53 instances changed cell type from        NR2D2   to     NR2XD1
[03/21 05:06:53    204]     1 instances changed cell type from        NR2D4   to     NR2XD2
[03/21 05:06:53    204]     1 instances changed cell type from        NR2D8   to     NR2XD4
[03/21 05:06:53    204]    34 instances changed cell type from       NR2XD0   to      NR2D0
[03/21 05:06:53    204]     4 instances changed cell type from       OA21D1   to     OA21D0
[03/21 05:06:53    204]    40 instances changed cell type from      OAI21D1   to    OAI21D0
[03/21 05:06:53    204]  1047 instances changed cell type from      OAI22D1   to    OAI22D0
[03/21 05:06:53    204]    25 instances changed cell type from        OR2D1   to      OR2D0
[03/21 05:06:53    204]     6 instances changed cell type from       OR2XD1   to      OR2D0
[03/21 05:06:53    204]     1 instances changed cell type from        OR4D1   to      OR4D0
[03/21 05:06:53    204]  1965 instances changed cell type from       XNR2D1   to     XNR2D0
[03/21 05:06:53    204]     3 instances changed cell type from       XNR3D1   to     XNR3D0
[03/21 05:06:53    204]    53 instances changed cell type from       XOR3D1   to     XOR3D0
[03/21 05:06:53    204]   checkSum: 4874
[03/21 05:06:53    204] 
[03/21 05:06:53    204] 
[03/21 05:06:54    204] 
[03/21 05:06:54    204] Begin Power Analysis
[03/21 05:06:54    204] 
[03/21 05:06:54    204]     0.00V	    VSS
[03/21 05:06:54    204]     0.90V	    VDD
[03/21 05:06:54    204] Begin Processing Timing Library for Power Calculation
[03/21 05:06:54    204] 
[03/21 05:06:54    204] Begin Processing Timing Library for Power Calculation
[03/21 05:06:54    204] 
[03/21 05:06:54    204] 
[03/21 05:06:54    204] 
[03/21 05:06:54    204] Begin Processing Power Net/Grid for Power Calculation
[03/21 05:06:54    204] 
[03/21 05:06:54    204] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.57MB/954.57MB)
[03/21 05:06:54    204] 
[03/21 05:06:54    204] Begin Processing Timing Window Data for Power Calculation
[03/21 05:06:54    204] 
[03/21 05:06:54    204] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.57MB/954.57MB)
[03/21 05:06:54    204] 
[03/21 05:06:54    204] Begin Processing User Attributes
[03/21 05:06:54    204] 
[03/21 05:06:54    204] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=954.57MB/954.57MB)
[03/21 05:06:54    204] 
[03/21 05:06:54    204] Begin Processing Signal Activity
[03/21 05:06:54    204] 
[03/21 05:06:54    205] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=955.40MB/955.40MB)
[03/21 05:06:54    205] 
[03/21 05:06:54    205] Begin Power Computation
[03/21 05:06:54    205] 
[03/21 05:06:54    205]       ----------------------------------------------------------
[03/21 05:06:54    205]       # of cell(s) missing both power/leakage table: 0
[03/21 05:06:54    205]       # of cell(s) missing power table: 2
[03/21 05:06:54    205]       # of cell(s) missing leakage table: 2
[03/21 05:06:54    205]       # of MSMV cell(s) missing power_level: 0
[03/21 05:06:54    205]       ----------------------------------------------------------
[03/21 05:06:54    205] CellName                                  Missing Table(s)
[03/21 05:06:54    205] sram_w16                                  internal power, leakge power, 
[03/21 05:06:54    205] sram_w16_2                                internal power, leakge power, 
[03/21 05:06:54    205] 
[03/21 05:06:54    205] 
[03/21 05:06:55    205] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=955.40MB/955.40MB)
[03/21 05:06:55    205] 
[03/21 05:06:55    205] Begin Processing User Attributes
[03/21 05:06:55    205] 
[03/21 05:06:55    205] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=955.40MB/955.40MB)
[03/21 05:06:55    205] 
[03/21 05:06:55    205] Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total)=955.40MB/955.40MB)
[03/21 05:06:55    205] 
[03/21 05:06:55    206] OptMgr: Leakage power optimization took: 10 seconds
[03/21 05:06:55    206] OptMgr: End leakage power optimization
[03/21 05:06:55    206] The useful skew maximum allowed delay is: 0.2
[03/21 05:06:55    206] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:06:55    206] optDesignOneStep: Leakage Power Flow
[03/21 05:06:55    206] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:06:55    206] Info: 1 clock net  excluded from IPO operation.
[03/21 05:06:56    207] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:06:56    207] #spOpts: N=65 
[03/21 05:06:57    207] *info: There are 18 candidate Buffer cells
[03/21 05:06:57    207] *info: There are 18 candidate Inverter cells
[03/21 05:06:58    209] 
[03/21 05:06:58    209] Netlist preparation processing... 
[03/21 05:06:58    209] 
[03/21 05:06:58    209] Constant propagation run...
[03/21 05:06:58    209] CPU of constant propagation run : 0:00:00.0 (mem :1371.3M)
[03/21 05:06:58    209] 
[03/21 05:06:58    209] Dangling output instance removal run...
[03/21 05:06:58    209] CPU of dangling output instance removal run : 0:00:00.0 (mem :1371.3M)
[03/21 05:06:58    209] 
[03/21 05:06:58    209] Dont care observability instance removal run...
[03/21 05:06:58    209] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1371.3M)
[03/21 05:06:58    209] 
[03/21 05:06:58    209] Removed instances... 
[03/21 05:06:58    209] 
[03/21 05:06:58    209] Replaced instances... 
[03/21 05:06:58    209] 
[03/21 05:06:58    209] Removed 0 instance
[03/21 05:06:58    209] 	CPU for removing db instances : 0:00:00.0 (mem :1371.3M)
[03/21 05:06:58    209] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1371.3M)
[03/21 05:06:58    209] CPU of: netlist preparation :0:00:00.0 (mem :1371.3M)
[03/21 05:06:58    209] 
[03/21 05:06:58    209] Mark undriven nets with IPOIgnored run...
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[23] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[22] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[21] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[20] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[19] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[18] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[17] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[16] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[15] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[14] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[13] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[12] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[11] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[10] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[9] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[8] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[7] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[6] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[5] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (IMPOPT-7098):	WARNING: sum_out[4] is an undriven net with 1 fanouts.
[03/21 05:06:58    209] **WARN: (EMS-27):	Message (IMPOPT-7098) has exceeded the current message display limit of 20.
[03/21 05:06:58    209] To increase the message display limit, refer to the product command reference manual.
[03/21 05:06:58    209] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1371.3M)
[03/21 05:06:58    209] *info: Marking 0 isolation instances dont touch
[03/21 05:06:58    209] *info: Marking 0 level shifter instances dont touch
[03/21 05:06:58    209] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:06:58    209] #spOpts: N=65 mergeVia=F 
[03/21 05:06:59    210] 
[03/21 05:06:59    210] Completed downsize cell map
[03/21 05:07:01    212] Forced downsizing resized 800 out of 15601 instances
[03/21 05:07:01    212]      #inst not ok to resize: 0
[03/21 05:07:01    212]      #inst with no smaller cells: 10526
[03/21 05:07:01    212] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:07:01    212] optDesignOneStep: Leakage Power Flow
[03/21 05:07:01    212] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:07:01    212] Info: 1 clock net  excluded from IPO operation.
[03/21 05:07:01    212] Begin: Area Reclaim Optimization
[03/21 05:07:02    213] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:07:02    213] #spOpts: N=65 mergeVia=F 
[03/21 05:07:03    214] Reclaim Optimization WNS Slack -3.641  TNS Slack -7441.288 Density 5.04
[03/21 05:07:03    214] +----------+---------+--------+---------+------------+--------+
[03/21 05:07:03    214] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/21 05:07:03    214] +----------+---------+--------+---------+------------+--------+
[03/21 05:07:03    214] |     5.04%|        -|  -3.641|-7441.288|   0:00:00.0| 1454.3M|
[03/21 05:07:04    214] |     5.04%|        0|  -3.641|-7441.288|   0:00:01.0| 1454.3M|
[03/21 05:07:04    215] |     5.04%|        1|  -3.641|-7441.264|   0:00:00.0| 1454.3M|
[03/21 05:07:08    219] |     4.99%|      577|  -3.641|-7384.588|   0:00:04.0| 1454.3M|
[03/21 05:07:08    219] |     4.99%|        6|  -3.641|-7384.560|   0:00:00.0| 1454.3M|
[03/21 05:07:08    219] |     4.99%|        1|  -3.641|-7384.492|   0:00:00.0| 1454.3M|
[03/21 05:07:08    219] |     4.99%|        0|  -3.641|-7384.492|   0:00:00.0| 1454.3M|
[03/21 05:07:08    219] +----------+---------+--------+---------+------------+--------+
[03/21 05:07:08    219] Reclaim Optimization End WNS Slack -3.641  TNS Slack -7384.492 Density 4.99
[03/21 05:07:08    219] 
[03/21 05:07:08    219] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 546 **
[03/21 05:07:08    219] --------------------------------------------------------------
[03/21 05:07:08    219] |                                   | Total     | Sequential |
[03/21 05:07:08    219] --------------------------------------------------------------
[03/21 05:07:08    219] | Num insts resized                 |     545  |       0    |
[03/21 05:07:08    219] | Num insts undone                  |      38  |       0    |
[03/21 05:07:08    219] | Num insts Downsized               |     545  |       0    |
[03/21 05:07:08    219] | Num insts Samesized               |       0  |       0    |
[03/21 05:07:08    219] | Num insts Upsized                 |       0  |       0    |
[03/21 05:07:08    219] | Num multiple commits+uncommits    |       1  |       -    |
[03/21 05:07:08    219] --------------------------------------------------------------
[03/21 05:07:08    219] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:07:08    219] 0 Ndr or Layer constraints added by optimization 
[03/21 05:07:08    219] **** End NDR-Layer Usage Statistics ****
[03/21 05:07:08    219] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.0) (real = 0:00:07.0) **
[03/21 05:07:08    219] Executing incremental physical updates
[03/21 05:07:08    219] Executing incremental physical updates
[03/21 05:07:08    219] *** Finished Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=1297.60M, totSessionCpu=0:03:40).
[03/21 05:07:09    219] Leakage Power Opt: re-selecting buf/inv list 
[03/21 05:07:09    219] Summary for sequential cells idenfication: 
[03/21 05:07:09    219] Identified SBFF number: 199
[03/21 05:07:09    219] Identified MBFF number: 0
[03/21 05:07:09    219] Not identified SBFF number: 0
[03/21 05:07:09    219] Not identified MBFF number: 0
[03/21 05:07:09    219] Number of sequential cells which are not FFs: 104
[03/21 05:07:09    219] 
[03/21 05:07:09    219] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:07:09    219] optDesignOneStep: Leakage Power Flow
[03/21 05:07:09    219] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:07:09    219] Begin: GigaOpt high fanout net optimization
[03/21 05:07:09    220] Info: 1 clock net  excluded from IPO operation.
[03/21 05:07:09    220] Summary for sequential cells idenfication: 
[03/21 05:07:09    220] Identified SBFF number: 199
[03/21 05:07:09    220] Identified MBFF number: 0
[03/21 05:07:09    220] Not identified SBFF number: 0
[03/21 05:07:09    220] Not identified MBFF number: 0
[03/21 05:07:09    220] Number of sequential cells which are not FFs: 104
[03/21 05:07:09    220] 
[03/21 05:07:09    220] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:07:09    220] #spOpts: N=65 
[03/21 05:07:12    223] DEBUG: @coeDRVCandCache::init.
[03/21 05:07:12    223] +----------+---------+--------+---------+------------+--------+
[03/21 05:07:12    223] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/21 05:07:12    223] +----------+---------+--------+---------+------------+--------+
[03/21 05:07:12    223] |     4.99%|        -|  -3.641|-7384.492|   0:00:00.0| 1431.1M|
[03/21 05:07:12    223] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:07:12    223] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:07:12    223] |     4.99%|        -|  -3.641|-7384.492|   0:00:00.0| 1431.1M|
[03/21 05:07:12    223] +----------+---------+--------+---------+------------+--------+
[03/21 05:07:12    223] 
[03/21 05:07:12    223] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1431.1M) ***
[03/21 05:07:12    223] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:07:12    223] 0 Ndr or Layer constraints added by optimization 
[03/21 05:07:12    223] **** End NDR-Layer Usage Statistics ****
[03/21 05:07:12    223] DEBUG: @coeDRVCandCache::cleanup.
[03/21 05:07:12    223] End: GigaOpt high fanout net optimization
[03/21 05:07:12    223] Begin: GigaOpt DRV Optimization
[03/21 05:07:12    223] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.980000, optModeMaxLocDen=0.98)
[03/21 05:07:12    223] Info: 1 clock net  excluded from IPO operation.
[03/21 05:07:12    223] PhyDesignGrid: maxLocalDensity 3.00
[03/21 05:07:12    223] #spOpts: N=65 mergeVia=F 
[03/21 05:07:14    225] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:07:14    225] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/21 05:07:14    225] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:07:14    225] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/21 05:07:14    225] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:07:14    225] DEBUG: @coeDRVCandCache::init.
[03/21 05:07:15    225] Info: violation cost 25896.154297 (cap = 269.261871, tran = 25626.884766, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:07:15    225] |   265   |  3856   |   246   |    246  |     0   |     0   |     0   |     0   | -3.64 |          0|          0|          0|   4.99  |            |           |
[03/21 05:07:17    228] Info: violation cost 0.027866 (cap = 0.000000, tran = 0.027866, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:07:17    228] |     1   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | -1.96 |        236|          0|         58|   5.03  |   0:00:02.0|    1448.4M|
[03/21 05:07:17    228] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:07:17    228] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.96 |          1|          0|          0|   5.03  |   0:00:00.0|    1448.4M|
[03/21 05:07:17    228] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:07:17    228] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:07:17    228] 0 Ndr or Layer constraints added by optimization 
[03/21 05:07:17    228] **** End NDR-Layer Usage Statistics ****
[03/21 05:07:17    228] 
[03/21 05:07:17    228] *** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1448.4M) ***
[03/21 05:07:17    228] 
[03/21 05:07:17    228] DEBUG: @coeDRVCandCache::cleanup.
[03/21 05:07:17    228] End: GigaOpt DRV Optimization
[03/21 05:07:17    228] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/21 05:07:17    228] Leakage Power Opt: resetting the buf/inv selection
[03/21 05:07:17    228] **optDesign ... cpu = 0:00:38, real = 0:00:37, mem = 1297.6M, totSessionCpu=0:03:49 **
[03/21 05:07:17    228] Leakage Power Opt: re-selecting buf/inv list 
[03/21 05:07:17    228] Summary for sequential cells idenfication: 
[03/21 05:07:17    228] Identified SBFF number: 199
[03/21 05:07:17    228] Identified MBFF number: 0
[03/21 05:07:17    228] Not identified SBFF number: 0
[03/21 05:07:17    228] Not identified MBFF number: 0
[03/21 05:07:17    228] Number of sequential cells which are not FFs: 104
[03/21 05:07:17    228] 
[03/21 05:07:17    228] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:07:17    228] optDesignOneStep: Leakage Power Flow
[03/21 05:07:17    228] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:07:17    228] Begin: GigaOpt Global Optimization
[03/21 05:07:17    228] *info: use new DP (enabled)
[03/21 05:07:17    228] Info: 1 clock net  excluded from IPO operation.
[03/21 05:07:17    228] PhyDesignGrid: maxLocalDensity 1.20
[03/21 05:07:17    228] #spOpts: N=65 mergeVia=F 
[03/21 05:07:18    229] Summary for sequential cells idenfication: 
[03/21 05:07:18    229] Identified SBFF number: 199
[03/21 05:07:18    229] Identified MBFF number: 0
[03/21 05:07:18    229] Not identified SBFF number: 0
[03/21 05:07:18    229] Not identified MBFF number: 0
[03/21 05:07:18    229] Number of sequential cells which are not FFs: 104
[03/21 05:07:18    229] 
[03/21 05:07:21    232] *info: 1 clock net excluded
[03/21 05:07:21    232] *info: 2 special nets excluded.
[03/21 05:07:21    232] *info: 147 no-driver nets excluded.
[03/21 05:07:24    235] ** GigaOpt Global Opt WNS Slack -1.958  TNS Slack -2159.740 
[03/21 05:07:24    235] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:07:24    235] |  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:07:24    235] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:07:24    235] |  -1.958|-2159.740|     5.03%|   0:00:00.0| 1444.1M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/21 05:07:33    244] |  -1.956|-2132.548|     5.05%|   0:00:09.0| 1498.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/21 05:07:37    248] |  -1.890|-1983.229|     5.06%|   0:00:04.0| 1501.3M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/21 05:07:39    249] |  -1.890|-1983.229|     5.06%|   0:00:02.0| 1501.3M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_18_/D   |
[03/21 05:08:01    272] |  -1.416|-1488.655|     5.13%|   0:00:22.0| 1501.3M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/21 05:08:08    279] |  -1.416|-1488.656|     5.13%|   0:00:07.0| 1505.8M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/21 05:08:10    281] |  -1.416|-1485.308|     5.13%|   0:00:02.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/21 05:08:11    282] |  -1.416|-1485.308|     5.13%|   0:00:01.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/21 05:08:21    292] |  -1.290|-1343.739|     5.17%|   0:00:10.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:08:27    298] |  -1.290|-1343.739|     5.17%|   0:00:06.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:08:28    299] |  -1.290|-1343.739|     5.17%|   0:00:01.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:08:29    300] |  -1.290|-1343.739|     5.17%|   0:00:01.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:08:34    305] |  -1.280|-1326.299|     5.21%|   0:00:05.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:08:39    310] |  -1.280|-1326.299|     5.21%|   0:00:05.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:08:40    311] |  -1.280|-1326.299|     5.21%|   0:00:01.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:08:41    312] |  -1.280|-1326.299|     5.21%|   0:00:01.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:08:44    315] |  -1.280|-1321.714|     5.22%|   0:00:03.0| 1509.6M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:08:49    320] |  -1.280|-1321.432|     5.22%|   0:00:05.0| 1512.3M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:08:49    320] +--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:08:49    320] 
[03/21 05:08:49    320] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:25 real=0:01:25 mem=1512.3M) ***
[03/21 05:08:49    320] 
[03/21 05:08:49    320] *** Finish pre-CTS Setup Fixing (cpu=0:01:25 real=0:01:25 mem=1512.3M) ***
[03/21 05:08:49    320] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:08:49    320] Layer 7 has 2 constrained nets 
[03/21 05:08:49    320] **** End NDR-Layer Usage Statistics ****
[03/21 05:08:49    320] ** GigaOpt Global Opt End WNS Slack -1.280  TNS Slack -1321.432 
[03/21 05:08:49    320] End: GigaOpt Global Optimization
[03/21 05:08:49    320] Leakage Power Opt: resetting the buf/inv selection
[03/21 05:08:49    320] 
[03/21 05:08:49    320] Active setup views:
[03/21 05:08:49    320]  WC_VIEW
[03/21 05:08:49    320]   Dominating endpoints: 0
[03/21 05:08:49    320]   Dominating TNS: -0.000
[03/21 05:08:49    320] 
[03/21 05:08:49    320] *** Timing NOT met, worst failing slack is -1.280
[03/21 05:08:49    320] *** Check timing (0:00:00.0)
[03/21 05:08:49    320] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:08:49    320] optDesignOneStep: Leakage Power Flow
[03/21 05:08:49    320] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:08:49    320] Info: 1 clock net  excluded from IPO operation.
[03/21 05:08:50    321] setup target slack: 0.1
[03/21 05:08:50    321] extra slack: 0.1
[03/21 05:08:50    321] std delay: 0.0142
[03/21 05:08:50    321] real setup target slack: 0.0142
[03/21 05:08:50    321] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:08:50    321] #spOpts: N=65 
[03/21 05:08:50    321] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/21 05:08:50    321] [NR-eagl] Started earlyGlobalRoute kernel
[03/21 05:08:50    321] [NR-eagl] Initial Peak syMemory usage = 1344.4 MB
[03/21 05:08:50    321] (I)       Reading DB...
[03/21 05:08:50    321] (I)       congestionReportName   : 
[03/21 05:08:50    321] (I)       buildTerm2TermWires    : 0
[03/21 05:08:50    321] (I)       doTrackAssignment      : 1
[03/21 05:08:50    321] (I)       dumpBookshelfFiles     : 0
[03/21 05:08:50    321] (I)       numThreads             : 1
[03/21 05:08:50    321] [NR-eagl] honorMsvRouteConstraint: false
[03/21 05:08:50    321] (I)       honorPin               : false
[03/21 05:08:50    321] (I)       honorPinGuide          : true
[03/21 05:08:50    321] (I)       honorPartition         : false
[03/21 05:08:50    321] (I)       allowPartitionCrossover: false
[03/21 05:08:50    321] (I)       honorSingleEntry       : true
[03/21 05:08:50    321] (I)       honorSingleEntryStrong : true
[03/21 05:08:50    321] (I)       handleViaSpacingRule   : false
[03/21 05:08:50    321] (I)       PDConstraint           : none
[03/21 05:08:50    321] (I)       expBetterNDRHandling   : false
[03/21 05:08:50    321] [NR-eagl] honorClockSpecNDR      : 0
[03/21 05:08:50    321] (I)       routingEffortLevel     : 3
[03/21 05:08:50    321] [NR-eagl] minRouteLayer          : 2
[03/21 05:08:50    321] [NR-eagl] maxRouteLayer          : 2147483647
[03/21 05:08:50    321] (I)       numRowsPerGCell        : 1
[03/21 05:08:50    321] (I)       speedUpLargeDesign     : 0
[03/21 05:08:50    321] (I)       speedUpBlkViolationClean: 0
[03/21 05:08:50    321] (I)       multiThreadingTA       : 0
[03/21 05:08:50    321] (I)       blockedPinEscape       : 1
[03/21 05:08:50    321] (I)       blkAwareLayerSwitching : 0
[03/21 05:08:50    321] (I)       betterClockWireModeling: 1
[03/21 05:08:50    321] (I)       punchThroughDistance   : 500.00
[03/21 05:08:50    321] (I)       scenicBound            : 1.15
[03/21 05:08:50    321] (I)       maxScenicToAvoidBlk    : 100.00
[03/21 05:08:50    321] (I)       source-to-sink ratio   : 0.00
[03/21 05:08:50    321] (I)       targetCongestionRatioH : 1.00
[03/21 05:08:50    321] (I)       targetCongestionRatioV : 1.00
[03/21 05:08:50    321] (I)       layerCongestionRatio   : 0.70
[03/21 05:08:50    321] (I)       m1CongestionRatio      : 0.10
[03/21 05:08:50    321] (I)       m2m3CongestionRatio    : 0.70
[03/21 05:08:50    321] (I)       localRouteEffort       : 1.00
[03/21 05:08:50    321] (I)       numSitesBlockedByOneVia: 8.00
[03/21 05:08:50    321] (I)       supplyScaleFactorH     : 1.00
[03/21 05:08:50    321] (I)       supplyScaleFactorV     : 1.00
[03/21 05:08:50    321] (I)       highlight3DOverflowFactor: 0.00
[03/21 05:08:50    321] (I)       doubleCutViaModelingRatio: 0.00
[03/21 05:08:50    321] (I)       blockTrack             : 
[03/21 05:08:50    321] (I)       readTROption           : true
[03/21 05:08:50    321] (I)       extraSpacingBothSide   : false
[03/21 05:08:50    321] [NR-eagl] numTracksPerClockWire  : 0
[03/21 05:08:50    321] (I)       routeSelectedNetsOnly  : false
[03/21 05:08:50    321] (I)       before initializing RouteDB syMemory usage = 1344.4 MB
[03/21 05:08:50    321] (I)       starting read tracks
[03/21 05:08:50    321] (I)       build grid graph
[03/21 05:08:50    321] (I)       build grid graph start
[03/21 05:08:50    321] [NR-eagl] Layer1 has no routable track
[03/21 05:08:50    321] [NR-eagl] Layer2 has single uniform track structure
[03/21 05:08:50    321] [NR-eagl] Layer3 has single uniform track structure
[03/21 05:08:50    321] [NR-eagl] Layer4 has single uniform track structure
[03/21 05:08:50    321] [NR-eagl] Layer5 has single uniform track structure
[03/21 05:08:50    321] [NR-eagl] Layer6 has single uniform track structure
[03/21 05:08:50    321] [NR-eagl] Layer7 has single uniform track structure
[03/21 05:08:50    321] [NR-eagl] Layer8 has single uniform track structure
[03/21 05:08:50    321] (I)       build grid graph end
[03/21 05:08:50    321] (I)       Layer1   numNetMinLayer=18511
[03/21 05:08:50    321] (I)       Layer2   numNetMinLayer=0
[03/21 05:08:50    321] (I)       Layer3   numNetMinLayer=0
[03/21 05:08:50    321] (I)       Layer4   numNetMinLayer=0
[03/21 05:08:50    321] (I)       Layer5   numNetMinLayer=0
[03/21 05:08:50    321] (I)       Layer6   numNetMinLayer=0
[03/21 05:08:50    321] (I)       Layer7   numNetMinLayer=2
[03/21 05:08:50    321] (I)       Layer8   numNetMinLayer=0
[03/21 05:08:50    321] (I)       numViaLayers=7
[03/21 05:08:50    321] (I)       end build via table
[03/21 05:08:50    321] [NR-eagl] numRoutingBlks=0 numInstBlks=865 numPGBlocks=1649 numBumpBlks=0 numBoundaryFakeBlks=0
[03/21 05:08:50    321] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/21 05:08:50    321] (I)       readDataFromPlaceDB
[03/21 05:08:50    321] (I)       Read net information..
[03/21 05:08:50    321] [NR-eagl] Read numTotalNets=18513  numIgnoredNets=0
[03/21 05:08:50    321] (I)       Read testcase time = 0.000 seconds
[03/21 05:08:50    321] 
[03/21 05:08:50    321] (I)       totalPins=61202  totalGlobalPin=59384 (97.03%)
[03/21 05:08:50    321] (I)       Model blockage into capacity
[03/21 05:08:50    321] (I)       Read numBlocks=3628  numPreroutedWires=0  numCapScreens=0
[03/21 05:08:50    321] (I)       blocked area on Layer1 : 0  (0.00%)
[03/21 05:08:50    321] (I)       blocked area on Layer2 : 638702927600  (9.09%)
[03/21 05:08:50    321] (I)       blocked area on Layer3 : 504922881400  (7.18%)
[03/21 05:08:50    321] (I)       blocked area on Layer4 : 554583288000  (7.89%)
[03/21 05:08:50    321] (I)       blocked area on Layer5 : 548986272000  (7.81%)
[03/21 05:08:50    321] (I)       blocked area on Layer6 : 629202000  (0.01%)
[03/21 05:08:50    321] (I)       blocked area on Layer7 : 0  (0.00%)
[03/21 05:08:50    321] (I)       blocked area on Layer8 : 0  (0.00%)
[03/21 05:08:50    321] (I)       Modeling time = 0.270 seconds
[03/21 05:08:50    321] 
[03/21 05:08:50    321] (I)       Number of ignored nets = 0
[03/21 05:08:50    321] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/21 05:08:50    321] (I)       Number of clock nets = 1.  Ignored: No
[03/21 05:08:50    321] (I)       Number of analog nets = 0.  Ignored: Yes
[03/21 05:08:50    321] (I)       Number of special nets = 0.  Ignored: Yes
[03/21 05:08:50    321] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/21 05:08:50    321] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/21 05:08:50    321] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/21 05:08:50    321] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/21 05:08:50    321] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/21 05:08:50    321] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/21 05:08:50    321] (I)       Before initializing earlyGlobalRoute syMemory usage = 1386.4 MB
[03/21 05:08:50    321] (I)       Layer1  viaCost=300.00
[03/21 05:08:50    321] (I)       Layer2  viaCost=100.00
[03/21 05:08:50    321] (I)       Layer3  viaCost=100.00
[03/21 05:08:50    321] (I)       Layer4  viaCost=100.00
[03/21 05:08:50    321] (I)       Layer5  viaCost=100.00
[03/21 05:08:50    321] (I)       Layer6  viaCost=200.00
[03/21 05:08:50    321] (I)       Layer7  viaCost=100.00
[03/21 05:08:50    321] (I)       ---------------------Grid Graph Info--------------------
[03/21 05:08:50    321] (I)       routing area        :  (0, 0) - (3700000, 1900000)
[03/21 05:08:50    321] (I)       core area           :  (50000, 50000) - (3650000, 1850000)
[03/21 05:08:50    321] (I)       Site Width          :   400  (dbu)
[03/21 05:08:50    321] (I)       Row Height          :  3600  (dbu)
[03/21 05:08:50    321] (I)       GCell Width         :  3600  (dbu)
[03/21 05:08:50    321] (I)       GCell Height        :  3600  (dbu)
[03/21 05:08:50    321] (I)       grid                :  1027   527     8
[03/21 05:08:50    321] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/21 05:08:50    321] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/21 05:08:50    321] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/21 05:08:50    321] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/21 05:08:50    321] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/21 05:08:50    321] (I)       First Track Coord   :     0   200   400   200   400   200  2000  2200
[03/21 05:08:50    321] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/21 05:08:50    321] (I)       Total num of tracks :     0  9250  4749  9250  4749  9250  1187  2312
[03/21 05:08:50    321] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/21 05:08:50    321] (I)       --------------------------------------------------------
[03/21 05:08:50    321] 
[03/21 05:08:50    321] [NR-eagl] ============ Routing rule table ============
[03/21 05:08:50    321] [NR-eagl] Rule id 0. Nets 18513 
[03/21 05:08:50    321] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/21 05:08:50    321] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/21 05:08:50    321] [NR-eagl] ========================================
[03/21 05:08:50    321] [NR-eagl] 
[03/21 05:08:50    321] (I)       After initializing earlyGlobalRoute syMemory usage = 1412.2 MB
[03/21 05:08:50    321] (I)       Loading and dumping file time : 0.50 seconds
[03/21 05:08:50    321] (I)       ============= Initialization =============
[03/21 05:08:51    321] (I)       total 2D Cap : 25366205 = (10277715 H, 15088490 V)
[03/21 05:08:51    321] [NR-eagl] Layer group 2: route 18513 net(s) in layer range [2, 8]
[03/21 05:08:51    321] (I)       ============  Phase 1a Route ============
[03/21 05:08:51    321] (I)       Phase 1a runs 0.05 seconds
[03/21 05:08:51    321] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/21 05:08:51    321] (I)       Usage: 309370 = (172446 H, 136924 V) = (1.68% H, 0.91% V) = (3.104e+05um H, 2.465e+05um V)
[03/21 05:08:51    321] (I)       
[03/21 05:08:51    322] (I)       ============  Phase 1b Route ============
[03/21 05:08:51    322] (I)       Phase 1b runs 0.01 seconds
[03/21 05:08:51    322] (I)       Usage: 309370 = (172446 H, 136924 V) = (1.68% H, 0.91% V) = (3.104e+05um H, 2.465e+05um V)
[03/21 05:08:51    322] (I)       
[03/21 05:08:51    322] (I)       earlyGlobalRoute overflow of layer group 2: 1.39% H + 0.00% V. EstWL: 5.568660e+05um
[03/21 05:08:51    322] (I)       ============  Phase 1c Route ============
[03/21 05:08:51    322] (I)       Level2 Grid: 206 x 106
[03/21 05:08:51    322] (I)       Phase 1c runs 0.09 seconds
[03/21 05:08:51    322] (I)       Usage: 316293 = (178849 H, 137444 V) = (1.74% H, 0.91% V) = (3.219e+05um H, 2.474e+05um V)
[03/21 05:08:51    322] (I)       
[03/21 05:08:51    322] (I)       ============  Phase 1d Route ============
[03/21 05:08:51    322] (I)       Phase 1d runs 0.01 seconds
[03/21 05:08:51    322] (I)       Usage: 316293 = (178849 H, 137444 V) = (1.74% H, 0.91% V) = (3.219e+05um H, 2.474e+05um V)
[03/21 05:08:51    322] (I)       
[03/21 05:08:51    322] (I)       ============  Phase 1e Route ============
[03/21 05:08:51    322] (I)       Phase 1e runs 0.00 seconds
[03/21 05:08:51    322] (I)       Usage: 316293 = (178849 H, 137444 V) = (1.74% H, 0.91% V) = (3.219e+05um H, 2.474e+05um V)
[03/21 05:08:51    322] (I)       
[03/21 05:08:51    322] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 5.693274e+05um
[03/21 05:08:51    322] [NR-eagl] 
[03/21 05:08:51    322] (I)       ============  Phase 1l Route ============
[03/21 05:08:51    322] (I)       dpBasedLA: time=0.12  totalOF=2874  totalVia=116787  totalWL=316292  total(Via+WL)=433079 
[03/21 05:08:51    322] (I)       Total Global Routing Runtime: 0.47 seconds
[03/21 05:08:51    322] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[03/21 05:08:51    322] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[03/21 05:08:51    322] (I)       
[03/21 05:08:51    322] [NR-eagl] End Peak syMemory usage = 1412.2 MB
[03/21 05:08:51    322] [NR-eagl] Early Global Router Kernel+IO runtime : 1.09 seconds
[03/21 05:08:51    322] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/21 05:08:51    322] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/21 05:08:51    322] 
[03/21 05:08:51    322] ** np local hotspot detection info verbose **
[03/21 05:08:51    322] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/21 05:08:51    322] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/21 05:08:51    322] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/21 05:08:51    322] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/21 05:08:51    322] 
[03/21 05:08:51    322] #spOpts: N=65 
[03/21 05:08:51    322] Apply auto density screen in post-place stage.
[03/21 05:08:51    322] Auto density screen increases utilization from 0.052 to 0.052
[03/21 05:08:51    322] Auto density screen runtime: cpu = 0:00:00.2 real = 0:00:00.0 mem = 1412.2M
[03/21 05:08:51    322] *** Starting refinePlace (0:05:23 mem=1412.2M) ***
[03/21 05:08:51    322] Total net bbox length = 5.198e+05 (2.938e+05 2.260e+05) (ext = 1.311e+05)
[03/21 05:08:51    322] default core: bins with density >  0.75 = 3.06 % ( 153 / 5000 )
[03/21 05:08:51    322] Density distribution unevenness ratio = 77.950%
[03/21 05:08:51    322] RPlace IncrNP: Rollback Lev = -5
[03/21 05:08:51    322] RPlace: Density =0.911111, incremental np is triggered.
[03/21 05:08:51    322] incr SKP is on..., with optDC mode
[03/21 05:08:51    322] tdgpInitIgnoreNetLoadFix on 
[03/21 05:08:53    324] Congestion driven padding in post-place stage.
[03/21 05:08:54    325] Congestion driven padding increases utilization from 0.064 to 0.064
[03/21 05:08:54    325] Congestion driven padding runtime: cpu = 0:00:01.2 real = 0:00:01.0 mem = 1429.4M
[03/21 05:09:33    364] default core: bins with density >  0.75 = 2.34 % ( 117 / 5000 )
[03/21 05:09:33    364] Density distribution unevenness ratio = 76.359%
[03/21 05:09:33    364] RPlace postIncrNP: Density = 0.911111 -> 0.853333.
[03/21 05:09:33    364] RPlace postIncrNP Info: Density distribution changes:
[03/21 05:09:33    364] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:09:33    364] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:09:33    364] [1.00 - 1.05] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:09:33    364] [0.95 - 1.00] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:09:33    364] [0.90 - 0.95] :	 3 (0.06%) -> 0 (0.00%)
[03/21 05:09:33    364] [0.85 - 0.90] :	 16 (0.32%) -> 1 (0.02%)
[03/21 05:09:33    364] [0.80 - 0.85] :	 63 (1.26%) -> 33 (0.66%)
[03/21 05:09:33    364] [CPU] RefinePlace/IncrNP (cpu=0:00:41.2, real=0:00:42.0, mem=1476.4MB) @(0:05:23 - 0:06:04).
[03/21 05:09:33    364] Move report: incrNP moves 15969 insts, mean move: 7.36 um, max move: 88.20 um
[03/21 05:09:33    364] 	Max move on inst (mac_array_instance/FE_OFC672_q_temp_166_): (1113.40, 390.40) --> (1077.40, 442.60)
[03/21 05:09:33    364] Move report: Timing Driven Placement moves 15969 insts, mean move: 7.36 um, max move: 88.20 um
[03/21 05:09:33    364] 	Max move on inst (mac_array_instance/FE_OFC672_q_temp_166_): (1113.40, 390.40) --> (1077.40, 442.60)
[03/21 05:09:33    364] 	Runtime: CPU: 0:00:41.2 REAL: 0:00:42.0 MEM: 1476.4MB
[03/21 05:09:33    364] Starting refinePlace ...
[03/21 05:09:33    364] default core: bins with density >  0.75 = 2.34 % ( 117 / 5000 )
[03/21 05:09:33    364] Density distribution unevenness ratio = 76.314%
[03/21 05:09:33    364]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:09:33    364] [CPU] RefinePlace/preRPlace (cpu=0:00:00.8, real=0:00:00.0, mem=1476.4MB) @(0:06:04 - 0:06:05).
[03/21 05:09:33    364] Move report: preRPlace moves 3430 insts, mean move: 0.45 um, max move: 3.80 um
[03/21 05:09:33    364] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U485): (1101.20, 403.00) --> (1103.20, 401.20)
[03/21 05:09:33    364] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/21 05:09:33    364] wireLenOptFixPriorityInst 0 inst fixed
[03/21 05:09:33    364] Placement tweakage begins.
[03/21 05:09:33    364] wire length = 5.933e+05
[03/21 05:09:35    366] wire length = 5.671e+05
[03/21 05:09:35    366] Placement tweakage ends.
[03/21 05:09:35    366] Move report: tweak moves 1895 insts, mean move: 2.30 um, max move: 17.80 um
[03/21 05:09:35    366] 	Max move on inst (mac_array_instance/FE_OFC625_q_temp_192_): (1019.40, 440.80) --> (1001.60, 440.80)
[03/21 05:09:35    366] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.4, real=0:00:02.0, mem=1476.4MB) @(0:06:05 - 0:06:06).
[03/21 05:09:35    366] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:09:35    366] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1476.4MB) @(0:06:06 - 0:06:06).
[03/21 05:09:35    366] Move report: Detail placement moves 4693 insts, mean move: 1.18 um, max move: 17.80 um
[03/21 05:09:35    366] 	Max move on inst (mac_array_instance/FE_OFC625_q_temp_192_): (1019.40, 440.80) --> (1001.60, 440.80)
[03/21 05:09:35    366] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1476.4MB
[03/21 05:09:35    366] Statistics of distance of Instance movement in refine placement:
[03/21 05:09:35    366]   maximum (X+Y) =        87.00 um
[03/21 05:09:35    366]   inst (mac_array_instance/FE_OFC672_q_temp_166_) with max move: (1113.4, 390.4) -> (1078.6, 442.6)
[03/21 05:09:35    366]   mean    (X+Y) =         7.39 um
[03/21 05:09:35    366] Total instances flipped for WireLenOpt: 836
[03/21 05:09:35    366] Total instances flipped, including legalization: 15
[03/21 05:09:35    366] Summary Report:
[03/21 05:09:35    366] Instances move: 15972 (out of 16018 movable)
[03/21 05:09:35    366] Mean displacement: 7.39 um
[03/21 05:09:35    366] Max displacement: 87.00 um (Instance: mac_array_instance/FE_OFC672_q_temp_166_) (1113.4, 390.4) -> (1078.6, 442.6)
[03/21 05:09:35    366] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKBD2
[03/21 05:09:35    366] Total instances moved : 15972
[03/21 05:09:35    366] Total net bbox length = 5.184e+05 (2.894e+05 2.290e+05) (ext = 1.287e+05)
[03/21 05:09:35    366] Runtime: CPU: 0:00:43.5 REAL: 0:00:44.0 MEM: 1476.4MB
[03/21 05:09:35    366] [CPU] RefinePlace/total (cpu=0:00:43.5, real=0:00:44.0, mem=1476.4MB) @(0:05:23 - 0:06:06).
[03/21 05:09:35    366] *** Finished refinePlace (0:06:06 mem=1476.4M) ***
[03/21 05:09:35    366] #spOpts: N=65 
[03/21 05:09:35    366] default core: bins with density >  0.75 = 12.1 % ( 604 / 5000 )
[03/21 05:09:35    366] Density distribution unevenness ratio = 80.505%
[03/21 05:09:35    366] Trial Route Overflow 0(H) 0(V)
[03/21 05:09:35    366] Starting congestion repair ...
[03/21 05:09:35    366] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/21 05:09:35    366] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/21 05:09:35    366] (I)       Reading DB...
[03/21 05:09:35    366] (I)       congestionReportName   : 
[03/21 05:09:35    366] (I)       buildTerm2TermWires    : 1
[03/21 05:09:35    366] (I)       doTrackAssignment      : 1
[03/21 05:09:35    366] (I)       dumpBookshelfFiles     : 0
[03/21 05:09:35    366] (I)       numThreads             : 1
[03/21 05:09:35    366] [NR-eagl] honorMsvRouteConstraint: false
[03/21 05:09:35    366] (I)       honorPin               : false
[03/21 05:09:35    366] (I)       honorPinGuide          : true
[03/21 05:09:35    366] (I)       honorPartition         : false
[03/21 05:09:35    366] (I)       allowPartitionCrossover: false
[03/21 05:09:35    366] (I)       honorSingleEntry       : true
[03/21 05:09:35    366] (I)       honorSingleEntryStrong : true
[03/21 05:09:35    366] (I)       handleViaSpacingRule   : false
[03/21 05:09:35    366] (I)       PDConstraint           : none
[03/21 05:09:35    366] (I)       expBetterNDRHandling   : false
[03/21 05:09:35    366] [NR-eagl] honorClockSpecNDR      : 0
[03/21 05:09:35    366] (I)       routingEffortLevel     : 3
[03/21 05:09:35    366] [NR-eagl] minRouteLayer          : 2
[03/21 05:09:35    366] [NR-eagl] maxRouteLayer          : 2147483647
[03/21 05:09:35    366] (I)       numRowsPerGCell        : 1
[03/21 05:09:35    366] (I)       speedUpLargeDesign     : 0
[03/21 05:09:35    366] (I)       speedUpBlkViolationClean: 0
[03/21 05:09:35    366] (I)       multiThreadingTA       : 0
[03/21 05:09:35    366] (I)       blockedPinEscape       : 1
[03/21 05:09:35    366] (I)       blkAwareLayerSwitching : 0
[03/21 05:09:35    366] (I)       betterClockWireModeling: 1
[03/21 05:09:35    366] (I)       punchThroughDistance   : 500.00
[03/21 05:09:35    366] (I)       scenicBound            : 1.15
[03/21 05:09:35    366] (I)       maxScenicToAvoidBlk    : 100.00
[03/21 05:09:35    366] (I)       source-to-sink ratio   : 0.00
[03/21 05:09:35    366] (I)       targetCongestionRatioH : 1.00
[03/21 05:09:35    366] (I)       targetCongestionRatioV : 1.00
[03/21 05:09:35    366] (I)       layerCongestionRatio   : 0.70
[03/21 05:09:35    366] (I)       m1CongestionRatio      : 0.10
[03/21 05:09:35    366] (I)       m2m3CongestionRatio    : 0.70
[03/21 05:09:35    366] (I)       localRouteEffort       : 1.00
[03/21 05:09:35    366] (I)       numSitesBlockedByOneVia: 8.00
[03/21 05:09:35    366] (I)       supplyScaleFactorH     : 1.00
[03/21 05:09:35    366] (I)       supplyScaleFactorV     : 1.00
[03/21 05:09:35    366] (I)       highlight3DOverflowFactor: 0.00
[03/21 05:09:35    366] (I)       doubleCutViaModelingRatio: 0.00
[03/21 05:09:35    366] (I)       blockTrack             : 
[03/21 05:09:35    366] (I)       readTROption           : true
[03/21 05:09:35    366] (I)       extraSpacingBothSide   : false
[03/21 05:09:35    366] [NR-eagl] numTracksPerClockWire  : 0
[03/21 05:09:35    366] (I)       routeSelectedNetsOnly  : false
[03/21 05:09:35    366] (I)       before initializing RouteDB syMemory usage = 1468.4 MB
[03/21 05:09:35    366] (I)       starting read tracks
[03/21 05:09:35    366] (I)       build grid graph
[03/21 05:09:35    366] (I)       build grid graph start
[03/21 05:09:35    366] [NR-eagl] Layer1 has no routable track
[03/21 05:09:35    366] [NR-eagl] Layer2 has single uniform track structure
[03/21 05:09:35    366] [NR-eagl] Layer3 has single uniform track structure
[03/21 05:09:35    366] [NR-eagl] Layer4 has single uniform track structure
[03/21 05:09:35    366] [NR-eagl] Layer5 has single uniform track structure
[03/21 05:09:35    366] [NR-eagl] Layer6 has single uniform track structure
[03/21 05:09:35    366] [NR-eagl] Layer7 has single uniform track structure
[03/21 05:09:35    366] [NR-eagl] Layer8 has single uniform track structure
[03/21 05:09:35    366] (I)       build grid graph end
[03/21 05:09:35    366] (I)       Layer1   numNetMinLayer=18511
[03/21 05:09:35    366] (I)       Layer2   numNetMinLayer=0
[03/21 05:09:35    366] (I)       Layer3   numNetMinLayer=0
[03/21 05:09:35    366] (I)       Layer4   numNetMinLayer=0
[03/21 05:09:35    366] (I)       Layer5   numNetMinLayer=0
[03/21 05:09:35    366] (I)       Layer6   numNetMinLayer=0
[03/21 05:09:35    366] (I)       Layer7   numNetMinLayer=2
[03/21 05:09:35    366] (I)       Layer8   numNetMinLayer=0
[03/21 05:09:35    366] (I)       numViaLayers=7
[03/21 05:09:35    366] (I)       end build via table
[03/21 05:09:35    366] [NR-eagl] numRoutingBlks=0 numInstBlks=865 numPGBlocks=1649 numBumpBlks=0 numBoundaryFakeBlks=0
[03/21 05:09:35    366] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/21 05:09:35    366] (I)       readDataFromPlaceDB
[03/21 05:09:35    366] (I)       Read net information..
[03/21 05:09:35    366] [NR-eagl] Read numTotalNets=18513  numIgnoredNets=0
[03/21 05:09:35    366] (I)       Read testcase time = 0.000 seconds
[03/21 05:09:35    366] 
[03/21 05:09:35    366] (I)       totalPins=61202  totalGlobalPin=59549 (97.30%)
[03/21 05:09:35    366] (I)       Model blockage into capacity
[03/21 05:09:35    366] (I)       Read numBlocks=3628  numPreroutedWires=0  numCapScreens=0
[03/21 05:09:36    367] (I)       blocked area on Layer1 : 0  (0.00%)
[03/21 05:09:36    367] (I)       blocked area on Layer2 : 638702927600  (9.09%)
[03/21 05:09:36    367] (I)       blocked area on Layer3 : 504922881400  (7.18%)
[03/21 05:09:36    367] (I)       blocked area on Layer4 : 554583288000  (7.89%)
[03/21 05:09:36    367] (I)       blocked area on Layer5 : 548986272000  (7.81%)
[03/21 05:09:36    367] (I)       blocked area on Layer6 : 629202000  (0.01%)
[03/21 05:09:36    367] (I)       blocked area on Layer7 : 0  (0.00%)
[03/21 05:09:36    367] (I)       blocked area on Layer8 : 0  (0.00%)
[03/21 05:09:36    367] (I)       Modeling time = 0.250 seconds
[03/21 05:09:36    367] 
[03/21 05:09:36    367] (I)       Number of ignored nets = 0
[03/21 05:09:36    367] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/21 05:09:36    367] (I)       Number of clock nets = 1.  Ignored: No
[03/21 05:09:36    367] (I)       Number of analog nets = 0.  Ignored: Yes
[03/21 05:09:36    367] (I)       Number of special nets = 0.  Ignored: Yes
[03/21 05:09:36    367] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/21 05:09:36    367] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/21 05:09:36    367] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/21 05:09:36    367] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/21 05:09:36    367] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/21 05:09:36    367] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/21 05:09:36    367] (I)       Before initializing earlyGlobalRoute syMemory usage = 1468.4 MB
[03/21 05:09:36    367] (I)       Layer1  viaCost=300.00
[03/21 05:09:36    367] (I)       Layer2  viaCost=100.00
[03/21 05:09:36    367] (I)       Layer3  viaCost=100.00
[03/21 05:09:36    367] (I)       Layer4  viaCost=100.00
[03/21 05:09:36    367] (I)       Layer5  viaCost=100.00
[03/21 05:09:36    367] (I)       Layer6  viaCost=200.00
[03/21 05:09:36    367] (I)       Layer7  viaCost=100.00
[03/21 05:09:36    367] (I)       ---------------------Grid Graph Info--------------------
[03/21 05:09:36    367] (I)       routing area        :  (0, 0) - (3700000, 1900000)
[03/21 05:09:36    367] (I)       core area           :  (50000, 50000) - (3650000, 1850000)
[03/21 05:09:36    367] (I)       Site Width          :   400  (dbu)
[03/21 05:09:36    367] (I)       Row Height          :  3600  (dbu)
[03/21 05:09:36    367] (I)       GCell Width         :  3600  (dbu)
[03/21 05:09:36    367] (I)       GCell Height        :  3600  (dbu)
[03/21 05:09:36    367] (I)       grid                :  1027   527     8
[03/21 05:09:36    367] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/21 05:09:36    367] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/21 05:09:36    367] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/21 05:09:36    367] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/21 05:09:36    367] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/21 05:09:36    367] (I)       First Track Coord   :     0   200   400   200   400   200  2000  2200
[03/21 05:09:36    367] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/21 05:09:36    367] (I)       Total num of tracks :     0  9250  4749  9250  4749  9250  1187  2312
[03/21 05:09:36    367] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/21 05:09:36    367] (I)       --------------------------------------------------------
[03/21 05:09:36    367] 
[03/21 05:09:36    367] [NR-eagl] ============ Routing rule table ============
[03/21 05:09:36    367] [NR-eagl] Rule id 0. Nets 18513 
[03/21 05:09:36    367] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/21 05:09:36    367] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/21 05:09:36    367] [NR-eagl] ========================================
[03/21 05:09:36    367] [NR-eagl] 
[03/21 05:09:36    367] (I)       After initializing earlyGlobalRoute syMemory usage = 1468.4 MB
[03/21 05:09:36    367] (I)       Loading and dumping file time : 0.44 seconds
[03/21 05:09:36    367] (I)       ============= Initialization =============
[03/21 05:09:36    367] (I)       total 2D Cap : 25366205 = (10277715 H, 15088490 V)
[03/21 05:09:36    367] [NR-eagl] Layer group 2: route 18513 net(s) in layer range [2, 8]
[03/21 05:09:36    367] (I)       ============  Phase 1a Route ============
[03/21 05:09:36    367] (I)       Phase 1a runs 0.06 seconds
[03/21 05:09:36    367] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/21 05:09:36    367] (I)       Usage: 310559 = (170633 H, 139926 V) = (1.66% H, 0.93% V) = (3.071e+05um H, 2.519e+05um V)
[03/21 05:09:36    367] (I)       
[03/21 05:09:36    367] (I)       ============  Phase 1b Route ============
[03/21 05:09:36    367] (I)       Phase 1b runs 0.02 seconds
[03/21 05:09:36    367] (I)       Usage: 310559 = (170633 H, 139926 V) = (1.66% H, 0.93% V) = (3.071e+05um H, 2.519e+05um V)
[03/21 05:09:36    367] (I)       
[03/21 05:09:36    367] (I)       earlyGlobalRoute overflow of layer group 2: 0.56% H + 0.00% V. EstWL: 5.590062e+05um
[03/21 05:09:36    367] (I)       ============  Phase 1c Route ============
[03/21 05:09:36    367] (I)       Level2 Grid: 206 x 106
[03/21 05:09:36    367] (I)       Phase 1c runs 0.06 seconds
[03/21 05:09:36    367] (I)       Usage: 317344 = (177036 H, 140308 V) = (1.72% H, 0.93% V) = (3.187e+05um H, 2.526e+05um V)
[03/21 05:09:36    367] (I)       
[03/21 05:09:36    367] (I)       ============  Phase 1d Route ============
[03/21 05:09:36    367] (I)       Phase 1d runs 0.01 seconds
[03/21 05:09:36    367] (I)       Usage: 317344 = (177036 H, 140308 V) = (1.72% H, 0.93% V) = (3.187e+05um H, 2.526e+05um V)
[03/21 05:09:36    367] (I)       
[03/21 05:09:36    367] (I)       ============  Phase 1e Route ============
[03/21 05:09:36    367] (I)       Phase 1e runs 0.00 seconds
[03/21 05:09:36    367] (I)       Usage: 317344 = (177036 H, 140308 V) = (1.72% H, 0.93% V) = (3.187e+05um H, 2.526e+05um V)
[03/21 05:09:36    367] (I)       
[03/21 05:09:36    367] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 5.712192e+05um
[03/21 05:09:36    367] [NR-eagl] 
[03/21 05:09:36    367] (I)       ============  Phase 1l Route ============
[03/21 05:09:36    367] (I)       dpBasedLA: time=0.10  totalOF=2321  totalVia=116612  totalWL=317343  total(Via+WL)=433955 
[03/21 05:09:36    367] (I)       Total Global Routing Runtime: 0.41 seconds
[03/21 05:09:36    367] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[03/21 05:09:36    367] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[03/21 05:09:36    367] (I)       
[03/21 05:09:36    367] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/21 05:09:36    367] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/21 05:09:36    367] 
[03/21 05:09:36    367] ** np local hotspot detection info verbose **
[03/21 05:09:36    367] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/21 05:09:36    367] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/21 05:09:36    367] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/21 05:09:36    367] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/21 05:09:36    367] 
[03/21 05:09:36    367] describeCongestion: hCong = 0.00 vCong = 0.00
[03/21 05:09:36    367] Skipped repairing congestion.
[03/21 05:09:36    367] (I)       ============= track Assignment ============
[03/21 05:09:36    367] (I)       extract Global 3D Wires
[03/21 05:09:36    367] (I)       Extract Global WL : time=0.01
[03/21 05:09:36    367] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/21 05:09:36    367] (I)       Initialization real time=0.07 seconds
[03/21 05:09:36    367] (I)       Kernel real time=0.21 seconds
[03/21 05:09:36    367] (I)       End Greedy Track Assignment
[03/21 05:09:36    368] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 60367
[03/21 05:09:36    368] [NR-eagl] Layer2(M2)(V) length: 1.402103e+05um, number of vias: 82918
[03/21 05:09:36    368] [NR-eagl] Layer3(M3)(H) length: 2.156885e+05um, number of vias: 5098
[03/21 05:09:36    368] [NR-eagl] Layer4(M4)(V) length: 6.435860e+04um, number of vias: 1775
[03/21 05:09:36    368] [NR-eagl] Layer5(M5)(H) length: 8.773508e+04um, number of vias: 988
[03/21 05:09:36    368] [NR-eagl] Layer6(M6)(V) length: 4.661039e+04um, number of vias: 114
[03/21 05:09:36    368] [NR-eagl] Layer7(M7)(H) length: 1.745490e+04um, number of vias: 114
[03/21 05:09:36    368] [NR-eagl] Layer8(M8)(V) length: 7.591999e+03um, number of vias: 0
[03/21 05:09:36    368] [NR-eagl] Total length: 5.796498e+05um, number of vias: 151374
[03/21 05:09:37    368] End of congRepair (cpu=0:00:01.5, real=0:00:02.0)
[03/21 05:09:37    368] Start to check current routing status for nets...
[03/21 05:09:37    368] Using hname+ instead name for net compare
[03/21 05:09:37    368] All nets are already routed correctly.
[03/21 05:09:37    368] End to check current routing status for nets (mem=1340.1M)
[03/21 05:09:37    368] Extraction called for design 'core' of instances=16021 and nets=18662 using extraction engine 'preRoute' .
[03/21 05:09:37    368] PreRoute RC Extraction called for design core.
[03/21 05:09:37    368] RC Extraction called in multi-corner(2) mode.
[03/21 05:09:37    368] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 05:09:37    368] RCMode: PreRoute
[03/21 05:09:37    368]       RC Corner Indexes            0       1   
[03/21 05:09:37    368] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 05:09:37    368] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 05:09:37    368] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 05:09:37    368] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 05:09:37    368] Shrink Factor                : 1.00000
[03/21 05:09:37    368] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 05:09:37    368] Using capacitance table file ...
[03/21 05:09:37    368] Updating RC grid for preRoute extraction ...
[03/21 05:09:37    368] Initializing multi-corner capacitance tables ... 
[03/21 05:09:37    368] Initializing multi-corner resistance tables ...
[03/21 05:09:37    368] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 1340.129M)
[03/21 05:09:38    369] Compute RC Scale Done ...
[03/21 05:09:38    369] **optDesign ... cpu = 0:02:59, real = 0:02:58, mem = 1337.1M, totSessionCpu=0:06:09 **
[03/21 05:09:38    369] #################################################################################
[03/21 05:09:38    369] # Design Stage: PreRoute
[03/21 05:09:38    369] # Design Name: core
[03/21 05:09:38    369] # Design Mode: 65nm
[03/21 05:09:38    369] # Analysis Mode: MMMC Non-OCV 
[03/21 05:09:38    369] # Parasitics Mode: No SPEF/RCDB
[03/21 05:09:38    369] # Signoff Settings: SI Off 
[03/21 05:09:38    369] #################################################################################
[03/21 05:09:38    369] AAE_INFO: 1 threads acquired from CTE.
[03/21 05:09:38    369] Calculate delays in BcWc mode...
[03/21 05:09:38    369] Topological Sorting (CPU = 0:00:00.0, MEM = 1343.3M, InitMEM = 1340.9M)
[03/21 05:09:41    372] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 05:09:41    372] End delay calculation. (MEM=1418.89 CPU=0:00:02.7 REAL=0:00:03.0)
[03/21 05:09:41    372] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 1418.9M) ***
[03/21 05:09:41    373] *** Timing NOT met, worst failing slack is -1.285
[03/21 05:09:41    373] *** Check timing (0:00:03.8)
[03/21 05:09:41    373] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:09:41    373] optDesignOneStep: Leakage Power Flow
[03/21 05:09:41    373] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:09:41    373] Begin: GigaOpt Optimization in TNS mode
[03/21 05:09:42    373] Effort level <high> specified for reg2reg path_group
[03/21 05:09:43    374] Info: 1 clock net  excluded from IPO operation.
[03/21 05:09:43    374] PhyDesignGrid: maxLocalDensity 0.95
[03/21 05:09:43    374] #spOpts: N=65 
[03/21 05:09:43    374] Core basic site is core
[03/21 05:09:43    374] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:09:46    377] *info: 1 clock net excluded
[03/21 05:09:46    377] *info: 2 special nets excluded.
[03/21 05:09:46    377] *info: 147 no-driver nets excluded.
[03/21 05:09:47    378] ** GigaOpt Optimizer WNS Slack -1.285 TNS Slack -1340.859 Density 5.22
[03/21 05:09:47    378] Optimizer TNS Opt
[03/21 05:09:47    378] Active Path Group: reg2reg  
[03/21 05:09:47    378] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:09:47    378] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:09:47    378] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:09:47    378] |  -1.285|   -1.285|-1338.871|-1340.859|     5.22%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/21 05:09:48    379] |  -1.275|   -1.275|-1324.719|-1326.707|     5.22%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_17_/D   |
[03/21 05:09:48    379] |  -1.249|   -1.249|-1313.070|-1315.059|     5.22%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_14_/D   |
[03/21 05:09:49    380] |  -1.223|   -1.223|-1281.831|-1283.820|     5.22%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_18_/D   |
[03/21 05:09:49    380] |  -1.217|   -1.217|-1275.226|-1277.215|     5.22%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:09:49    380] |  -1.208|   -1.208|-1273.086|-1275.074|     5.22%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/21 05:09:49    380] |  -1.203|   -1.203|-1268.627|-1270.616|     5.23%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:09:50    381] |  -1.197|   -1.197|-1257.634|-1259.623|     5.23%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:09:50    381] |  -1.188|   -1.188|-1253.724|-1255.713|     5.23%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/21 05:09:50    381] |  -1.179|   -1.179|-1249.314|-1251.302|     5.23%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/21 05:09:50    381] |  -1.171|   -1.171|-1243.299|-1245.288|     5.23%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:09:51    382] |  -1.160|   -1.160|-1235.921|-1237.910|     5.23%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:09:51    383] |  -1.158|   -1.158|-1220.713|-1222.702|     5.23%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:09:52    383] |  -1.153|   -1.153|-1219.034|-1221.023|     5.23%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:09:52    383] |  -1.142|   -1.142|-1216.797|-1218.786|     5.23%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/21 05:09:53    384] |  -1.137|   -1.137|-1205.480|-1207.469|     5.23%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/21 05:09:53    384] |  -1.133|   -1.133|-1197.447|-1199.436|     5.24%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/21 05:09:54    385] |  -1.128|   -1.128|-1192.850|-1194.839|     5.24%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/21 05:09:54    385] |  -1.123|   -1.123|-1189.898|-1191.887|     5.24%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/21 05:09:55    386] |  -1.117|   -1.117|-1186.553|-1188.542|     5.24%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/21 05:09:55    386] |  -1.111|   -1.111|-1180.628|-1182.616|     5.24%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_16_/D   |
[03/21 05:09:55    387] |  -1.106|   -1.106|-1176.989|-1178.977|     5.24%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:09:56    387] |  -1.102|   -1.102|-1170.533|-1172.522|     5.24%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:09:56    388] |  -1.096|   -1.096|-1166.608|-1168.596|     5.24%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/21 05:09:57    388] |  -1.094|   -1.094|-1161.619|-1163.608|     5.24%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:09:58    389] |  -1.090|   -1.090|-1159.295|-1161.283|     5.25%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/21 05:09:58    389] |  -1.086|   -1.086|-1157.906|-1159.895|     5.25%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:09:59    390] |  -1.085|   -1.085|-1155.911|-1157.900|     5.25%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/21 05:09:59    390] |  -1.085|   -1.085|-1155.790|-1157.779|     5.25%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/21 05:09:59    390] |  -1.085|   -1.085|-1153.759|-1155.748|     5.25%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/21 05:10:00    391] |  -1.081|   -1.081|-1152.318|-1154.307|     5.25%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/21 05:10:00    391] |  -1.079|   -1.079|-1150.606|-1152.595|     5.25%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/21 05:10:01    392] |  -1.076|   -1.076|-1148.628|-1150.616|     5.25%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:01    392] |  -1.076|   -1.076|-1147.642|-1149.630|     5.26%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:01    392] |  -1.076|   -1.076|-1147.616|-1149.605|     5.26%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:02    393] |  -1.075|   -1.075|-1145.974|-1147.963|     5.26%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:03    394] |  -1.069|   -1.069|-1143.898|-1145.887|     5.26%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:03    394] |  -1.069|   -1.069|-1140.529|-1142.517|     5.26%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:03    394] |  -1.069|   -1.069|-1140.455|-1142.444|     5.26%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:04    395] |  -1.062|   -1.062|-1137.439|-1139.428|     5.27%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:05    396] |  -1.062|   -1.062|-1135.415|-1137.404|     5.27%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:05    396] |  -1.062|   -1.062|-1135.394|-1137.383|     5.27%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:05    396] |  -1.059|   -1.059|-1133.655|-1135.644|     5.27%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/21 05:10:05    396] |  -1.059|   -1.059|-1132.749|-1134.738|     5.27%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_19_/D   |
[03/21 05:10:06    397] |  -1.055|   -1.055|-1131.366|-1133.355|     5.27%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:06    397] |  -1.054|   -1.054|-1128.579|-1130.568|     5.28%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:07    398] |  -1.054|   -1.054|-1127.642|-1129.631|     5.28%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:07    398] |  -1.052|   -1.052|-1127.207|-1129.196|     5.28%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:07    398] |  -1.052|   -1.052|-1127.027|-1129.016|     5.28%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:07    398] |  -1.050|   -1.050|-1126.531|-1128.520|     5.28%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:08    399] |  -1.050|   -1.050|-1125.941|-1127.930|     5.28%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:08    399] |  -1.050|   -1.050|-1125.897|-1127.886|     5.28%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:10:08    399] |  -1.049|   -1.049|-1125.383|-1127.372|     5.28%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:08    399] |  -1.048|   -1.048|-1123.785|-1125.774|     5.28%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:08    399] |  -1.044|   -1.044|-1123.129|-1125.118|     5.28%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
[03/21 05:10:09    400] |  -1.044|   -1.044|-1121.341|-1123.330|     5.29%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
[03/21 05:10:09    400] |  -1.044|   -1.044|-1121.152|-1123.141|     5.29%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D    |
[03/21 05:10:10    401] |  -1.040|   -1.040|-1118.260|-1120.249|     5.29%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:11    402] |  -1.037|   -1.037|-1112.337|-1114.326|     5.29%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/21 05:10:11    402] |  -1.034|   -1.034|-1109.899|-1111.888|     5.30%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_17_/D   |
[03/21 05:10:12    403] |  -1.029|   -1.029|-1107.203|-1109.192|     5.30%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/21 05:10:13    404] |  -1.027|   -1.027|-1103.599|-1105.587|     5.30%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:14    405] |  -1.025|   -1.025|-1101.584|-1103.573|     5.30%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/21 05:10:15    406] |  -1.025|   -1.025|-1096.128|-1098.117|     5.31%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/21 05:10:15    406] |  -1.025|   -1.025|-1094.204|-1096.193|     5.31%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/21 05:10:16    407] |  -1.020|   -1.020|-1090.340|-1092.329|     5.31%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/21 05:10:16    407] |  -1.014|   -1.014|-1088.330|-1090.319|     5.32%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/21 05:10:17    408] |  -1.014|   -1.014|-1084.521|-1086.510|     5.32%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/21 05:10:17    408] |  -1.014|   -1.014|-1083.385|-1085.374|     5.32%|   0:00:00.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_18_/D   |
[03/21 05:10:18    409] |  -1.008|   -1.008|-1081.022|-1083.011|     5.33%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D   |
[03/21 05:10:19    410] |  -1.005|   -1.005|-1078.577|-1080.565|     5.33%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D   |
[03/21 05:10:20    411] |  -1.005|   -1.005|-1076.726|-1078.715|     5.33%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D   |
[03/21 05:10:21    412] |  -0.999|   -0.999|-1073.863|-1075.852|     5.34%|   0:00:01.0| 1514.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_18_/D   |
[03/21 05:10:23    414] |  -0.999|   -0.999|-1069.054|-1071.043|     5.35%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:23    414] |  -0.999|   -0.999|-1068.192|-1070.181|     5.35%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:24    415] |  -0.995|   -0.995|-1065.647|-1067.636|     5.36%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:25    416] |  -0.993|   -0.993|-1063.930|-1065.918|     5.36%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:26    417] |  -0.993|   -0.993|-1063.016|-1065.004|     5.36%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:26    417] |  -0.985|   -0.985|-1062.690|-1064.679|     5.36%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:27    418] |  -0.982|   -0.982|-1058.900|-1060.889|     5.37%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/21 05:10:28    419] |  -0.982|   -0.982|-1055.951|-1057.940|     5.37%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/21 05:10:28    419] |  -0.982|   -0.982|-1053.824|-1055.813|     5.37%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/21 05:10:29    420] |  -0.978|   -0.978|-1050.927|-1052.916|     5.38%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/21 05:10:30    421] |  -0.978|   -0.978|-1046.673|-1048.662|     5.39%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/21 05:10:31    422] |  -0.978|   -0.978|-1045.927|-1047.916|     5.39%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/21 05:10:32    423] |  -0.978|   -0.978|-1041.274|-1043.263|     5.40%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/21 05:10:32    423] |  -0.978|   -0.978|-1040.993|-1042.982|     5.40%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/21 05:10:32    423] |  -0.973|   -0.973|-1037.525|-1039.514|     5.40%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/21 05:10:33    425] |  -0.969|   -0.969|-1032.722|-1034.711|     5.41%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/21 05:10:34    425] |  -0.969|   -0.969|-1029.535|-1031.524|     5.41%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/21 05:10:34    425] |  -0.963|   -0.963|-1028.807|-1030.796|     5.42%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/21 05:10:35    426] |  -0.963|   -0.963|-1025.950|-1027.938|     5.42%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:35    426] |  -0.963|   -0.963|-1024.668|-1026.657|     5.42%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:36    427] |  -0.963|   -0.963|-1023.121|-1025.109|     5.42%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:36    427] |  -0.963|   -0.963|-1023.010|-1024.999|     5.42%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:37    428] |  -0.959|   -0.959|-1018.839|-1020.828|     5.43%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:37    429] |  -0.956|   -0.956|-1015.601|-1017.590|     5.44%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:38    429] |  -0.953|   -0.953|-1013.926|-1015.915|     5.44%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:39    430] |  -0.953|   -0.953|-1012.680|-1014.669|     5.45%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:40    431] |  -0.950|   -0.950|-1011.109|-1013.098|     5.45%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/21 05:10:41    432] |  -0.950|   -0.950|-1007.126|-1009.115|     5.46%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/21 05:10:41    432] |  -0.950|   -0.950|-1006.827|-1008.816|     5.46%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/21 05:10:42    433] |  -0.947|   -0.947|-1003.862|-1005.851|     5.46%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:10:42    433] |  -0.947|   -0.947|-1002.018|-1004.006|     5.47%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:10:43    434] |  -0.946|   -0.946|-1000.847|-1002.836|     5.47%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/21 05:10:43    434] |  -0.946|   -0.946| -999.994|-1001.983|     5.47%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_15_/D   |
[03/21 05:10:44    435] |  -0.943|   -0.943| -999.202|-1001.191|     5.48%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:44    435] |  -0.943|   -0.943| -998.320|-1000.308|     5.48%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:45    436] |  -0.942|   -0.942| -997.485| -999.474|     5.48%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:45    436] |  -0.942|   -0.942| -996.009| -997.998|     5.48%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:45    436] |  -0.942|   -0.942| -995.919| -997.908|     5.48%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/21 05:10:46    437] |  -0.938|   -0.938| -995.740| -997.728|     5.49%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:46    437] |  -0.938|   -0.938| -995.669| -997.658|     5.49%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:46    437] |  -0.938|   -0.938| -995.493| -997.482|     5.49%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:47    438] |  -0.934|   -0.934| -994.002| -995.990|     5.50%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/21 05:10:48    439] |  -0.934|   -0.934| -992.705| -994.693|     5.50%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/21 05:10:48    439] |  -0.933|   -0.933| -992.057| -994.046|     5.50%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/21 05:10:48    440] |  -0.933|   -0.933| -991.420| -993.409|     5.50%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/21 05:10:49    440] |  -0.932|   -0.932| -990.768| -992.757|     5.50%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:49    440] |  -0.932|   -0.932| -990.167| -992.155|     5.51%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:49    441] |  -0.932|   -0.932| -989.803| -991.792|     5.51%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:50    441] |  -0.931|   -0.931| -988.021| -990.010|     5.51%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
[03/21 05:10:50    441] |  -0.931|   -0.931| -987.724| -989.712|     5.51%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
[03/21 05:10:50    441] |  -0.931|   -0.931| -987.683| -989.671|     5.51%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_16_/D   |
[03/21 05:10:51    442] |  -0.927|   -0.927| -986.917| -988.906|     5.52%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 05:10:52    443] |  -0.927|   -0.927| -984.687| -986.675|     5.52%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:53    444] |  -0.927|   -0.927| -984.293| -986.282|     5.52%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:54    445] |  -0.923|   -0.923| -982.203| -984.192|     5.53%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:10:55    446] |  -0.922|   -0.922| -981.272| -983.261|     5.54%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
[03/21 05:10:56    447] |  -0.922|   -0.922| -980.227| -982.215|     5.54%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
[03/21 05:10:57    448] |  -0.922|   -0.922| -979.207| -981.196|     5.54%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 05:10:57    448] |  -0.920|   -0.920| -978.599| -980.588|     5.55%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 05:10:59    450] |  -0.918|   -0.918| -976.782| -978.770|     5.55%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:11:00    451] |  -0.918|   -0.918| -975.517| -977.506|     5.55%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
[03/21 05:11:01    452] |  -0.918|   -0.918| -975.275| -977.264|     5.55%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_16_/D   |
[03/21 05:11:01    452] |  -0.917|   -0.917| -974.467| -976.456|     5.56%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:11:03    454] |  -0.917|   -0.917| -973.078| -975.067|     5.56%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:11:03    454] |  -0.917|   -0.917| -973.069| -975.057|     5.56%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:11:03    454] |  -0.915|   -0.915| -972.690| -974.679|     5.57%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:11:04    455] |  -0.915|   -0.915| -971.846| -973.835|     5.57%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 05:11:04    455] |  -0.915|   -0.915| -971.792| -973.781|     5.57%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 05:11:04    455] |  -0.915|   -0.915| -971.666| -973.654|     5.57%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 05:11:05    456] |  -0.915|   -0.915| -971.215| -973.204|     5.58%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 05:11:05    456] |  -0.915|   -0.915| -971.190| -973.179|     5.58%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 05:11:05    457] |  -0.915|   -0.915| -971.186| -973.175|     5.58%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 05:11:06    457] |  -0.915|   -0.915| -970.033| -972.022|     5.58%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:11:07    458] |  -0.915|   -0.915| -969.112| -971.101|     5.58%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:11:08    459] |  -0.915|   -0.915| -968.145| -970.134|     5.59%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:11:09    460] |  -0.915|   -0.915| -967.573| -969.561|     5.60%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:11:09    460] |  -0.915|   -0.915| -967.558| -969.547|     5.60%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:11:09    460] |  -0.915|   -0.915| -967.451| -969.439|     5.60%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_17_/D   |
[03/21 05:11:11    463] |  -0.915|   -0.915| -965.720| -967.709|     5.60%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/21 05:11:12    463] |  -0.915|   -0.915| -965.447| -967.436|     5.60%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/21 05:11:12    464] |  -0.915|   -0.915| -965.356| -967.345|     5.61%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/21 05:11:13    464] |  -0.915|   -0.915| -965.226| -967.215|     5.61%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/21 05:11:13    464] |  -0.915|   -0.915| -965.213| -967.201|     5.61%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_11_/D   |
[03/21 05:11:14    465] |  -0.915|   -0.915| -962.554| -964.543|     5.61%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/21 05:11:16    467] |  -0.915|   -0.915| -962.240| -964.229|     5.62%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/21 05:11:16    467] |  -0.915|   -0.915| -962.151| -964.139|     5.62%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_17_/D   |
[03/21 05:11:16    467] |  -0.915|   -0.915| -961.993| -963.982|     5.62%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/21 05:11:18    469] |  -0.915|   -0.915| -961.131| -963.120|     5.62%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/21 05:11:18    469] |  -0.915|   -0.915| -961.110| -963.098|     5.62%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/21 05:11:19    470] |  -0.915|   -0.915| -960.170| -962.158|     5.63%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/21 05:11:19    470] |  -0.915|   -0.915| -959.983| -961.972|     5.63%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/21 05:11:21    472] |  -0.915|   -0.915| -959.081| -961.070|     5.63%|   0:00:02.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/21 05:11:21    472] |  -0.915|   -0.915| -959.038| -961.027|     5.63%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/21 05:11:22    473] |  -0.915|   -0.915| -958.785| -960.774|     5.65%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/21 05:11:22    473] |  -0.915|   -0.915| -958.542| -960.531|     5.65%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_11_/D   |
[03/21 05:11:23    474] |  -0.915|   -0.915| -957.856| -959.845|     5.65%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D    |
[03/21 05:11:24    475] |  -0.915|   -0.915| -957.572| -959.561|     5.65%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/21 05:11:24    475] |  -0.915|   -0.915| -957.526| -959.515|     5.65%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/21 05:11:24    475] |  -0.915|   -0.915| -957.467| -959.456|     5.65%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/21 05:11:25    476] |  -0.915|   -0.915| -957.229| -959.218|     5.65%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/21 05:11:26    477] |  -0.915|   -0.915| -956.220| -958.208|     5.66%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/21 05:11:26    477] |  -0.915|   -0.915| -956.216| -958.205|     5.66%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/21 05:11:26    477] |  -0.915|   -0.915| -955.639| -957.628|     5.66%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/21 05:11:26    477] |  -0.915|   -0.915| -955.509| -957.497|     5.66%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/21 05:11:27    478] |  -0.915|   -0.915| -955.206| -957.194|     5.66%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/21 05:11:28    479] |  -0.915|   -0.915| -955.200| -957.189|     5.66%|   0:00:01.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/21 05:11:28    479] |  -0.915|   -0.915| -955.175| -957.164|     5.67%|   0:00:00.0| 1505.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D   |
[03/21 05:11:29    480] |  -0.915|   -0.915| -953.502| -955.491|     5.67%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
[03/21 05:11:29    480] |  -0.915|   -0.915| -953.182| -955.171|     5.67%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
[03/21 05:11:29    481] |  -0.915|   -0.915| -952.827| -954.815|     5.67%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
[03/21 05:11:30    481] |  -0.915|   -0.915| -952.632| -954.621|     5.67%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
[03/21 05:11:30    481] |  -0.915|   -0.915| -952.627| -954.616|     5.67%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
[03/21 05:11:30    481] |  -0.915|   -0.915| -952.487| -954.476|     5.67%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_/D   |
[03/21 05:11:31    482] |  -0.915|   -0.915| -951.698| -953.687|     5.67%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/21 05:11:31    482] |  -0.915|   -0.915| -951.375| -953.364|     5.68%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/21 05:11:31    482] |  -0.915|   -0.915| -951.100| -953.089|     5.68%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/21 05:11:31    483] |  -0.915|   -0.915| -951.080| -953.069|     5.68%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/21 05:11:32    483] |  -0.915|   -0.915| -950.986| -952.975|     5.68%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D   |
[03/21 05:11:32    484] |  -0.915|   -0.915| -950.461| -952.450|     5.68%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/21 05:11:33    484] |  -0.915|   -0.915| -950.353| -952.342|     5.68%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/21 05:11:33    484] |  -0.915|   -0.915| -949.899| -951.888|     5.69%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/21 05:11:33    484] |  -0.915|   -0.915| -949.841| -951.829|     5.69%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/21 05:11:33    484] |  -0.915|   -0.915| -949.823| -951.812|     5.69%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/21 05:11:35    486] |  -0.915|   -0.915| -948.354| -950.343|     5.69%|   0:00:02.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
[03/21 05:11:35    486] |  -0.915|   -0.915| -948.258| -950.247|     5.69%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
[03/21 05:11:35    486] |  -0.915|   -0.915| -948.018| -950.007|     5.69%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/21 05:11:35    487] |  -0.915|   -0.915| -947.778| -949.766|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/21 05:11:36    487] |  -0.915|   -0.915| -947.752| -949.741|     5.70%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/21 05:11:36    487] |  -0.915|   -0.915| -947.539| -949.528|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/21 05:11:36    487] |  -0.915|   -0.915| -947.509| -949.497|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/21 05:11:36    487] |  -0.915|   -0.915| -947.507| -949.496|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/21 05:11:36    487] |  -0.915|   -0.915| -947.434| -949.423|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/21 05:11:37    488] |  -0.915|   -0.915| -947.123| -949.112|     5.70%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/21 05:11:37    488] |  -0.915|   -0.915| -947.012| -949.000|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/21 05:11:37    488] |  -0.915|   -0.915| -946.758| -948.747|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/21 05:11:37    488] |  -0.915|   -0.915| -946.754| -948.743|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/21 05:11:38    489] |  -0.915|   -0.915| -946.658| -948.647|     5.70%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/21 05:11:38    489] |  -0.915|   -0.915| -946.588| -948.577|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/21 05:11:38    489] |  -0.915|   -0.915| -946.588| -948.577|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_6_/D    |
[03/21 05:11:38    489] |  -0.915|   -0.915| -945.677| -947.666|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/21 05:11:38    490] |  -0.915|   -0.915| -945.662| -947.650|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/21 05:11:39    490] |  -0.915|   -0.915| -945.658| -947.647|     5.70%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/21 05:11:39    490] |  -0.915|   -0.915| -944.480| -946.469|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
[03/21 05:11:39    491] |  -0.915|   -0.915| -944.140| -946.129|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
[03/21 05:11:40    491] |  -0.915|   -0.915| -944.123| -946.112|     5.70%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
[03/21 05:11:40    491] |  -0.915|   -0.915| -943.989| -945.978|     5.70%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
[03/21 05:11:40    491] |  -0.915|   -0.915| -943.896| -945.885|     5.71%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/D    |
[03/21 05:11:41    492] |  -0.915|   -0.915| -943.857| -945.845|     5.71%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_5_/D    |
[03/21 05:11:41    492] |  -0.915|   -0.915| -943.798| -945.787|     5.71%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/D    |
[03/21 05:11:42    493] |  -0.915|   -0.915| -943.701| -945.689|     5.71%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/21 05:11:42    493] |  -0.915|   -0.915| -943.565| -945.553|     5.71%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D    |
[03/21 05:11:42    493] |  -0.915|   -0.915| -943.140| -945.129|     5.71%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/21 05:11:42    493] |  -0.915|   -0.915| -943.118| -945.107|     5.71%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/21 05:11:43    494] |  -0.915|   -0.915| -942.921| -944.910|     5.71%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:11:43    494] |  -0.915|   -0.915| -942.726| -944.715|     5.71%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:11:43    494] |  -0.915|   -0.915| -942.702| -944.691|     5.71%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:11:43    494] |  -0.915|   -0.915| -942.592| -944.581|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/21 05:11:44    495] |  -0.915|   -0.915| -942.404| -944.393|     5.72%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/21 05:11:44    495] |  -0.915|   -0.915| -942.335| -944.324|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/21 05:11:44    495] |  -0.915|   -0.915| -942.210| -944.199|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
[03/21 05:11:44    495] |  -0.915|   -0.915| -942.201| -944.190|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
[03/21 05:11:44    496] |  -0.915|   -0.915| -942.184| -944.173|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
[03/21 05:11:45    496] |  -0.915|   -0.915| -942.128| -944.117|     5.72%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_6_/D    |
[03/21 05:11:45    496] |  -0.915|   -0.915| -942.020| -944.009|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/21 05:11:45    496] |  -0.915|   -0.915| -941.835| -943.824|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/21 05:11:45    496] |  -0.915|   -0.915| -941.802| -943.791|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/21 05:11:46    497] |  -0.915|   -0.915| -940.898| -942.887|     5.72%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
[03/21 05:11:46    497] |  -0.915|   -0.915| -940.879| -942.868|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_6_/D    |
[03/21 05:11:46    497] |  -0.915|   -0.915| -940.879| -942.867|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/21 05:11:46    497] |  -0.915|   -0.915| -940.719| -942.708|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/21 05:11:46    497] |  -0.915|   -0.915| -940.670| -942.659|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/21 05:11:47    498] |  -0.915|   -0.915| -940.651| -942.640|     5.72%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/21 05:11:47    498] |  -0.915|   -0.915| -940.599| -942.588|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/21 05:11:47    498] |  -0.915|   -0.915| -940.129| -942.118|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_5_/D    |
[03/21 05:11:47    498] |  -0.915|   -0.915| -939.401| -941.390|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
[03/21 05:11:47    498] |  -0.915|   -0.915| -939.247| -941.235|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
[03/21 05:11:47    498] |  -0.915|   -0.915| -939.224| -941.213|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
[03/21 05:11:48    499] |  -0.915|   -0.915| -938.933| -940.922|     5.72%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/21 05:11:48    499] |  -0.915|   -0.915| -938.839| -940.828|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/21 05:11:48    499] |  -0.915|   -0.915| -938.611| -940.599|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/21 05:11:48    499] |  -0.915|   -0.915| -937.694| -939.683|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/21 05:11:48    500] |  -0.915|   -0.915| -937.393| -939.382|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/21 05:11:49    500] |  -0.915|   -0.915| -937.361| -939.350|     5.72%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/21 05:11:49    500] |  -0.915|   -0.915| -937.339| -939.328|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/21 05:11:49    500] |  -0.915|   -0.915| -936.955| -938.943|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D    |
[03/21 05:11:49    500] |  -0.915|   -0.915| -936.823| -938.812|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/21 05:11:49    500] |  -0.915|   -0.915| -936.646| -938.635|     5.72%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/21 05:11:49    500] |  -0.915|   -0.915| -936.602| -938.590|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/21 05:11:49    500] |  -0.915|   -0.915| -936.502| -938.491|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_3_/D    |
[03/21 05:11:50    501] |  -0.915|   -0.915| -936.328| -938.317|     5.73%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
[03/21 05:11:50    501] |  -0.915|   -0.915| -936.248| -938.237|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
[03/21 05:11:50    501] |  -0.915|   -0.915| -936.187| -938.176|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/21 05:11:50    501] |  -0.915|   -0.915| -936.134| -938.122|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/21 05:11:50    501] |  -0.915|   -0.915| -935.362| -937.351|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/21 05:11:50    501] |  -0.915|   -0.915| -935.070| -937.059|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/21 05:11:50    501] |  -0.915|   -0.915| -934.952| -936.941|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/21 05:11:50    501] |  -0.915|   -0.915| -934.786| -936.775|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/21 05:11:51    502] |  -0.915|   -0.915| -934.370| -936.359|     5.73%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/21 05:11:51    502] |  -0.915|   -0.915| -934.283| -936.272|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
[03/21 05:11:51    502] |  -0.915|   -0.915| -934.188| -936.177|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_2_/D    |
[03/21 05:11:51    502] |  -0.915|   -0.915| -934.168| -936.157|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/21 05:11:51    502] |  -0.915|   -0.915| -934.155| -936.144|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/21 05:11:51    502] |  -0.915|   -0.915| -934.026| -936.015|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:11:51    502] |  -0.915|   -0.915| -933.925| -935.914|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:11:51    502] |  -0.915|   -0.915| -933.814| -935.803|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/21 05:11:51    503] |  -0.915|   -0.915| -933.804| -935.793|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/21 05:11:52    503] |  -0.915|   -0.915| -933.761| -935.750|     5.73%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/21 05:11:52    503] |  -0.915|   -0.915| -933.607| -935.596|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/21 05:11:52    503] |  -0.915|   -0.915| -933.565| -935.554|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/21 05:11:52    503] |  -0.915|   -0.915| -933.543| -935.532|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/21 05:11:52    503] |  -0.915|   -0.915| -933.480| -935.469|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_1_/D    |
[03/21 05:11:52    503] |  -0.915|   -0.915| -933.249| -935.238|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_1_/D    |
[03/21 05:11:52    503] |  -0.915|   -0.915| -932.722| -934.711|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_1_/D    |
[03/21 05:11:52    504] |  -0.915|   -0.915| -932.686| -934.675|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D    |
[03/21 05:11:53    504] |  -0.915|   -0.915| -932.491| -934.479|     5.73%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D    |
[03/21 05:11:53    504] |  -0.915|   -0.915| -932.408| -934.397|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_/D    |
[03/21 05:11:53    504] |  -0.915|   -0.915| -932.386| -934.375|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
[03/21 05:11:53    504] |  -0.915|   -0.915| -931.567| -933.555|     5.73%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/21 05:11:53    504] |        |         |         |         |          |            |        |          |         | _reg_53_/D                                         |
[03/21 05:11:53    505] |  -0.915|   -0.915| -931.242| -933.231|     5.74%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[120]                           |
[03/21 05:11:53    505] |  -0.915|   -0.915| -931.233| -933.222|     5.74%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[120]                           |
[03/21 05:11:53    505] |  -0.915|   -0.915| -931.223| -933.212|     5.74%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[56]                            |
[03/21 05:11:54    505] |  -0.915|   -0.915| -931.214| -933.203|     5.74%|   0:00:01.0| 1506.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[52]                            |
[03/21 05:11:54    505] |  -0.915|   -0.915| -931.212| -933.201|     5.74%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| psum_mem_instance/D[52]                            |
[03/21 05:11:54    505] |  -0.915|   -0.915| -931.209| -933.198|     5.74%|   0:00:00.0| 1506.8M|        NA|       NA| NA                                                 |
[03/21 05:11:54    505] |  -0.915|   -0.915| -931.209| -933.198|     5.74%|   0:00:00.0| 1506.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 05:11:54    505] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:11:54    505] 
[03/21 05:11:54    505] *** Finish Core Optimize Step (cpu=0:02:06 real=0:02:07 mem=1506.8M) ***
[03/21 05:11:54    505] 
[03/21 05:11:54    505] *** Finished Optimize Step Cumulative (cpu=0:02:07 real=0:02:07 mem=1506.8M) ***
[03/21 05:11:54    505] ** GigaOpt Optimizer WNS Slack -0.915 TNS Slack -933.198 Density 5.74
[03/21 05:11:54    505] Placement Snapshot: Density distribution:
[03/21 05:11:54    505] [1.00 -  +++]: 4001 (86.83%)
[03/21 05:11:54    505] [0.95 - 1.00]: 14 (0.30%)
[03/21 05:11:54    505] [0.90 - 0.95]: 48 (1.04%)
[03/21 05:11:54    505] [0.85 - 0.90]: 9 (0.20%)
[03/21 05:11:54    505] [0.80 - 0.85]: 8 (0.17%)
[03/21 05:11:54    505] [0.75 - 0.80]: 6 (0.13%)
[03/21 05:11:54    505] [0.70 - 0.75]: 4 (0.09%)
[03/21 05:11:54    505] [0.65 - 0.70]: 7 (0.15%)
[03/21 05:11:54    505] [0.60 - 0.65]: 84 (1.82%)
[03/21 05:11:54    505] [0.55 - 0.60]: 10 (0.22%)
[03/21 05:11:54    505] [0.50 - 0.55]: 12 (0.26%)
[03/21 05:11:54    505] [0.45 - 0.50]: 14 (0.30%)
[03/21 05:11:54    505] [0.40 - 0.45]: 27 (0.59%)
[03/21 05:11:54    505] [0.35 - 0.40]: 44 (0.95%)
[03/21 05:11:54    505] [0.30 - 0.35]: 47 (1.02%)
[03/21 05:11:54    505] [0.25 - 0.30]: 44 (0.95%)
[03/21 05:11:54    505] [0.20 - 0.25]: 127 (2.76%)
[03/21 05:11:54    505] [0.15 - 0.20]: 51 (1.11%)
[03/21 05:11:54    505] [0.10 - 0.15]: 33 (0.72%)
[03/21 05:11:54    505] [0.05 - 0.10]: 12 (0.26%)
[03/21 05:11:54    505] [0.00 - 0.05]: 6 (0.13%)
[03/21 05:11:54    505] Begin: Area Reclaim Optimization
[03/21 05:11:54    505] Reclaim Optimization WNS Slack -0.915  TNS Slack -933.198 Density 5.74
[03/21 05:11:54    505] +----------+---------+--------+--------+------------+--------+
[03/21 05:11:54    505] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/21 05:11:54    505] +----------+---------+--------+--------+------------+--------+
[03/21 05:11:54    505] |     5.74%|        -|  -0.915|-933.198|   0:00:00.0| 1506.8M|
[03/21 05:11:56    507] |     5.72%|       83|  -0.915|-933.339|   0:00:02.0| 1506.8M|
[03/21 05:12:01    512] |     5.68%|      579|  -0.910|-934.599|   0:00:05.0| 1506.8M|
[03/21 05:12:01    512] |     5.68%|       21|  -0.910|-934.577|   0:00:00.0| 1506.8M|
[03/21 05:12:01    512] |     5.68%|        1|  -0.910|-934.577|   0:00:00.0| 1506.8M|
[03/21 05:12:01    512] |     5.68%|        0|  -0.910|-934.577|   0:00:00.0| 1506.8M|
[03/21 05:12:01    512] +----------+---------+--------+--------+------------+--------+
[03/21 05:12:01    512] Reclaim Optimization End WNS Slack -0.910  TNS Slack -934.577 Density 5.68
[03/21 05:12:01    512] 
[03/21 05:12:01    512] ** Summary: Restruct = 0 Buffer Deletion = 38 Declone = 51 Resize = 516 **
[03/21 05:12:01    512] --------------------------------------------------------------
[03/21 05:12:01    512] |                                   | Total     | Sequential |
[03/21 05:12:01    512] --------------------------------------------------------------
[03/21 05:12:01    512] | Num insts resized                 |     495  |       0    |
[03/21 05:12:01    512] | Num insts undone                  |      84  |       0    |
[03/21 05:12:01    512] | Num insts Downsized               |     495  |       0    |
[03/21 05:12:01    512] | Num insts Samesized               |       0  |       0    |
[03/21 05:12:01    512] | Num insts Upsized                 |       0  |       0    |
[03/21 05:12:01    512] | Num multiple commits+uncommits    |      23  |       -    |
[03/21 05:12:01    512] --------------------------------------------------------------
[03/21 05:12:01    512] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:12:01    512] Layer 7 has 2 constrained nets 
[03/21 05:12:01    512] **** End NDR-Layer Usage Statistics ****
[03/21 05:12:01    512] ** Finished Core Area Reclaim Optimization (cpu = 0:00:07.7) (real = 0:00:07.0) **
[03/21 05:12:01    512] *** Finished Area Reclaim Optimization (cpu=0:00:08, real=0:00:07, mem=1506.80M, totSessionCpu=0:08:33).
[03/21 05:12:01    512] Placement Snapshot: Density distribution:
[03/21 05:12:01    512] [1.00 -  +++]: 4001 (86.83%)
[03/21 05:12:01    512] [0.95 - 1.00]: 14 (0.30%)
[03/21 05:12:01    512] [0.90 - 0.95]: 48 (1.04%)
[03/21 05:12:01    512] [0.85 - 0.90]: 9 (0.20%)
[03/21 05:12:01    512] [0.80 - 0.85]: 8 (0.17%)
[03/21 05:12:01    512] [0.75 - 0.80]: 6 (0.13%)
[03/21 05:12:01    512] [0.70 - 0.75]: 5 (0.11%)
[03/21 05:12:01    512] [0.65 - 0.70]: 7 (0.15%)
[03/21 05:12:01    512] [0.60 - 0.65]: 83 (1.80%)
[03/21 05:12:01    512] [0.55 - 0.60]: 10 (0.22%)
[03/21 05:12:01    512] [0.50 - 0.55]: 12 (0.26%)
[03/21 05:12:01    512] [0.45 - 0.50]: 14 (0.30%)
[03/21 05:12:01    512] [0.40 - 0.45]: 27 (0.59%)
[03/21 05:12:01    512] [0.35 - 0.40]: 46 (1.00%)
[03/21 05:12:01    512] [0.30 - 0.35]: 46 (1.00%)
[03/21 05:12:01    512] [0.25 - 0.30]: 49 (1.06%)
[03/21 05:12:01    512] [0.20 - 0.25]: 126 (2.73%)
[03/21 05:12:01    512] [0.15 - 0.20]: 56 (1.22%)
[03/21 05:12:01    512] [0.10 - 0.15]: 30 (0.65%)
[03/21 05:12:01    512] [0.05 - 0.10]: 9 (0.20%)
[03/21 05:12:01    512] [0.00 - 0.05]: 2 (0.04%)
[03/21 05:12:01    512] ** GigaOpt Optimizer WNS Slack -0.910 TNS Slack -934.577 Density 5.68
[03/21 05:12:01    512] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:12:01    512] Layer 7 has 2 constrained nets 
[03/21 05:12:01    512] **** End NDR-Layer Usage Statistics ****
[03/21 05:12:01    512] 
[03/21 05:12:01    512] *** Finish pre-CTS Setup Fixing (cpu=0:02:15 real=0:02:14 mem=1506.8M) ***
[03/21 05:12:01    512] 
[03/21 05:12:01    513] End: GigaOpt Optimization in TNS mode
[03/21 05:12:02    513] setup target slack: 0.1
[03/21 05:12:02    513] extra slack: 0.1
[03/21 05:12:02    513] std delay: 0.0142
[03/21 05:12:02    513] real setup target slack: 0.0142
[03/21 05:12:02    513] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:12:02    513] #spOpts: N=65 
[03/21 05:12:02    513] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/21 05:12:02    513] [NR-eagl] Started earlyGlobalRoute kernel
[03/21 05:12:02    513] [NR-eagl] Initial Peak syMemory usage = 1371.3 MB
[03/21 05:12:02    513] (I)       Reading DB...
[03/21 05:12:02    513] (I)       congestionReportName   : 
[03/21 05:12:02    513] (I)       buildTerm2TermWires    : 0
[03/21 05:12:02    513] (I)       doTrackAssignment      : 1
[03/21 05:12:02    513] (I)       dumpBookshelfFiles     : 0
[03/21 05:12:02    513] (I)       numThreads             : 1
[03/21 05:12:02    513] [NR-eagl] honorMsvRouteConstraint: false
[03/21 05:12:02    513] (I)       honorPin               : false
[03/21 05:12:02    513] (I)       honorPinGuide          : true
[03/21 05:12:02    513] (I)       honorPartition         : false
[03/21 05:12:02    513] (I)       allowPartitionCrossover: false
[03/21 05:12:02    513] (I)       honorSingleEntry       : true
[03/21 05:12:02    513] (I)       honorSingleEntryStrong : true
[03/21 05:12:02    513] (I)       handleViaSpacingRule   : false
[03/21 05:12:02    513] (I)       PDConstraint           : none
[03/21 05:12:02    513] (I)       expBetterNDRHandling   : false
[03/21 05:12:02    513] [NR-eagl] honorClockSpecNDR      : 0
[03/21 05:12:02    513] (I)       routingEffortLevel     : 3
[03/21 05:12:02    513] [NR-eagl] minRouteLayer          : 2
[03/21 05:12:02    513] [NR-eagl] maxRouteLayer          : 2147483647
[03/21 05:12:02    513] (I)       numRowsPerGCell        : 1
[03/21 05:12:02    513] (I)       speedUpLargeDesign     : 0
[03/21 05:12:02    513] (I)       speedUpBlkViolationClean: 0
[03/21 05:12:02    513] (I)       multiThreadingTA       : 0
[03/21 05:12:02    513] (I)       blockedPinEscape       : 1
[03/21 05:12:02    513] (I)       blkAwareLayerSwitching : 0
[03/21 05:12:02    513] (I)       betterClockWireModeling: 1
[03/21 05:12:02    513] (I)       punchThroughDistance   : 500.00
[03/21 05:12:02    513] (I)       scenicBound            : 1.15
[03/21 05:12:02    513] (I)       maxScenicToAvoidBlk    : 100.00
[03/21 05:12:02    513] (I)       source-to-sink ratio   : 0.00
[03/21 05:12:02    513] (I)       targetCongestionRatioH : 1.00
[03/21 05:12:02    513] (I)       targetCongestionRatioV : 1.00
[03/21 05:12:02    513] (I)       layerCongestionRatio   : 0.70
[03/21 05:12:02    513] (I)       m1CongestionRatio      : 0.10
[03/21 05:12:02    513] (I)       m2m3CongestionRatio    : 0.70
[03/21 05:12:02    513] (I)       localRouteEffort       : 1.00
[03/21 05:12:02    513] (I)       numSitesBlockedByOneVia: 8.00
[03/21 05:12:02    513] (I)       supplyScaleFactorH     : 1.00
[03/21 05:12:02    513] (I)       supplyScaleFactorV     : 1.00
[03/21 05:12:02    513] (I)       highlight3DOverflowFactor: 0.00
[03/21 05:12:02    513] (I)       doubleCutViaModelingRatio: 0.00
[03/21 05:12:02    513] (I)       blockTrack             : 
[03/21 05:12:02    513] (I)       readTROption           : true
[03/21 05:12:02    513] (I)       extraSpacingBothSide   : false
[03/21 05:12:02    513] [NR-eagl] numTracksPerClockWire  : 0
[03/21 05:12:02    513] (I)       routeSelectedNetsOnly  : false
[03/21 05:12:02    513] (I)       before initializing RouteDB syMemory usage = 1375.0 MB
[03/21 05:12:02    513] (I)       starting read tracks
[03/21 05:12:02    513] (I)       build grid graph
[03/21 05:12:02    513] (I)       build grid graph start
[03/21 05:12:02    513] [NR-eagl] Layer1 has no routable track
[03/21 05:12:02    513] [NR-eagl] Layer2 has single uniform track structure
[03/21 05:12:02    513] [NR-eagl] Layer3 has single uniform track structure
[03/21 05:12:02    513] [NR-eagl] Layer4 has single uniform track structure
[03/21 05:12:02    513] [NR-eagl] Layer5 has single uniform track structure
[03/21 05:12:02    513] [NR-eagl] Layer6 has single uniform track structure
[03/21 05:12:02    513] [NR-eagl] Layer7 has single uniform track structure
[03/21 05:12:02    513] [NR-eagl] Layer8 has single uniform track structure
[03/21 05:12:02    513] (I)       build grid graph end
[03/21 05:12:02    513] (I)       Layer1   numNetMinLayer=20220
[03/21 05:12:02    513] (I)       Layer2   numNetMinLayer=0
[03/21 05:12:02    513] (I)       Layer3   numNetMinLayer=0
[03/21 05:12:02    513] (I)       Layer4   numNetMinLayer=0
[03/21 05:12:02    513] (I)       Layer5   numNetMinLayer=0
[03/21 05:12:02    513] (I)       Layer6   numNetMinLayer=0
[03/21 05:12:02    513] (I)       Layer7   numNetMinLayer=2
[03/21 05:12:02    513] (I)       Layer8   numNetMinLayer=0
[03/21 05:12:02    513] (I)       numViaLayers=7
[03/21 05:12:02    513] (I)       end build via table
[03/21 05:12:02    513] [NR-eagl] numRoutingBlks=0 numInstBlks=865 numPGBlocks=1649 numBumpBlks=0 numBoundaryFakeBlks=0
[03/21 05:12:02    513] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/21 05:12:02    513] (I)       readDataFromPlaceDB
[03/21 05:12:02    513] (I)       Read net information..
[03/21 05:12:02    513] [NR-eagl] Read numTotalNets=20222  numIgnoredNets=2
[03/21 05:12:02    513] (I)       Read testcase time = 0.000 seconds
[03/21 05:12:02    513] 
[03/21 05:12:02    513] (I)       totalPins=65307  totalGlobalPin=61047 (93.48%)
[03/21 05:12:02    513] (I)       Model blockage into capacity
[03/21 05:12:02    513] (I)       Read numBlocks=3628  numPreroutedWires=0  numCapScreens=0
[03/21 05:12:02    514] (I)       blocked area on Layer1 : 0  (0.00%)
[03/21 05:12:02    514] (I)       blocked area on Layer2 : 638702927600  (9.09%)
[03/21 05:12:02    514] (I)       blocked area on Layer3 : 504922881400  (7.18%)
[03/21 05:12:02    514] (I)       blocked area on Layer4 : 554583288000  (7.89%)
[03/21 05:12:02    514] (I)       blocked area on Layer5 : 548986272000  (7.81%)
[03/21 05:12:02    514] (I)       blocked area on Layer6 : 629202000  (0.01%)
[03/21 05:12:02    514] (I)       blocked area on Layer7 : 0  (0.00%)
[03/21 05:12:02    514] (I)       blocked area on Layer8 : 0  (0.00%)
[03/21 05:12:02    514] (I)       Modeling time = 0.290 seconds
[03/21 05:12:02    514] 
[03/21 05:12:02    514] (I)       Number of ignored nets = 2
[03/21 05:12:02    514] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/21 05:12:02    514] (I)       Number of clock nets = 1.  Ignored: No
[03/21 05:12:02    514] (I)       Number of analog nets = 0.  Ignored: Yes
[03/21 05:12:02    514] (I)       Number of special nets = 0.  Ignored: Yes
[03/21 05:12:02    514] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/21 05:12:02    514] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/21 05:12:02    514] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/21 05:12:02    514] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/21 05:12:02    514] (I)       Number of two pin nets which has pins at the same location = 2.  Ignored: Yes
[03/21 05:12:02    514] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/21 05:12:02    514] (I)       Before initializing earlyGlobalRoute syMemory usage = 1420.4 MB
[03/21 05:12:02    514] (I)       Layer1  viaCost=300.00
[03/21 05:12:02    514] (I)       Layer2  viaCost=100.00
[03/21 05:12:02    514] (I)       Layer3  viaCost=100.00
[03/21 05:12:02    514] (I)       Layer4  viaCost=100.00
[03/21 05:12:02    514] (I)       Layer5  viaCost=100.00
[03/21 05:12:02    514] (I)       Layer6  viaCost=200.00
[03/21 05:12:02    514] (I)       Layer7  viaCost=100.00
[03/21 05:12:03    514] (I)       ---------------------Grid Graph Info--------------------
[03/21 05:12:03    514] (I)       routing area        :  (0, 0) - (3700000, 1900000)
[03/21 05:12:03    514] (I)       core area           :  (50000, 50000) - (3650000, 1850000)
[03/21 05:12:03    514] (I)       Site Width          :   400  (dbu)
[03/21 05:12:03    514] (I)       Row Height          :  3600  (dbu)
[03/21 05:12:03    514] (I)       GCell Width         :  3600  (dbu)
[03/21 05:12:03    514] (I)       GCell Height        :  3600  (dbu)
[03/21 05:12:03    514] (I)       grid                :  1027   527     8
[03/21 05:12:03    514] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/21 05:12:03    514] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/21 05:12:03    514] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/21 05:12:03    514] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/21 05:12:03    514] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/21 05:12:03    514] (I)       First Track Coord   :     0   200   400   200   400   200  2000  2200
[03/21 05:12:03    514] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/21 05:12:03    514] (I)       Total num of tracks :     0  9250  4749  9250  4749  9250  1187  2312
[03/21 05:12:03    514] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/21 05:12:03    514] (I)       --------------------------------------------------------
[03/21 05:12:03    514] 
[03/21 05:12:03    514] [NR-eagl] ============ Routing rule table ============
[03/21 05:12:03    514] [NR-eagl] Rule id 0. Nets 20219 
[03/21 05:12:03    514] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/21 05:12:03    514] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/21 05:12:03    514] [NR-eagl] ========================================
[03/21 05:12:03    514] [NR-eagl] 
[03/21 05:12:03    514] (I)       After initializing earlyGlobalRoute syMemory usage = 1446.2 MB
[03/21 05:12:03    514] (I)       Loading and dumping file time : 0.52 seconds
[03/21 05:12:03    514] (I)       ============= Initialization =============
[03/21 05:12:03    514] (I)       total 2D Cap : 25366205 = (10277715 H, 15088490 V)
[03/21 05:12:03    514] [NR-eagl] Layer group 2: route 20219 net(s) in layer range [2, 8]
[03/21 05:12:03    514] (I)       ============  Phase 1a Route ============
[03/21 05:12:03    514] (I)       Phase 1a runs 0.06 seconds
[03/21 05:12:03    514] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/21 05:12:03    514] (I)       Usage: 315259 = (174197 H, 141062 V) = (1.69% H, 0.93% V) = (3.136e+05um H, 2.539e+05um V)
[03/21 05:12:03    514] (I)       
[03/21 05:12:03    514] (I)       ============  Phase 1b Route ============
[03/21 05:12:03    514] (I)       Phase 1b runs 0.01 seconds
[03/21 05:12:03    514] (I)       Usage: 315259 = (174197 H, 141062 V) = (1.69% H, 0.93% V) = (3.136e+05um H, 2.539e+05um V)
[03/21 05:12:03    514] (I)       
[03/21 05:12:03    514] (I)       earlyGlobalRoute overflow of layer group 2: 0.56% H + 0.00% V. EstWL: 5.674662e+05um
[03/21 05:12:03    514] (I)       ============  Phase 1c Route ============
[03/21 05:12:03    514] (I)       Level2 Grid: 206 x 106
[03/21 05:12:03    514] (I)       Phase 1c runs 0.05 seconds
[03/21 05:12:03    514] (I)       Usage: 322044 = (180600 H, 141444 V) = (1.76% H, 0.94% V) = (3.251e+05um H, 2.546e+05um V)
[03/21 05:12:03    514] (I)       
[03/21 05:12:03    514] (I)       ============  Phase 1d Route ============
[03/21 05:12:03    514] (I)       Phase 1d runs 0.01 seconds
[03/21 05:12:03    514] (I)       Usage: 322044 = (180600 H, 141444 V) = (1.76% H, 0.94% V) = (3.251e+05um H, 2.546e+05um V)
[03/21 05:12:03    514] (I)       
[03/21 05:12:03    514] (I)       ============  Phase 1e Route ============
[03/21 05:12:03    514] (I)       Phase 1e runs 0.00 seconds
[03/21 05:12:03    514] (I)       Usage: 322044 = (180600 H, 141444 V) = (1.76% H, 0.94% V) = (3.251e+05um H, 2.546e+05um V)
[03/21 05:12:03    514] (I)       
[03/21 05:12:03    514] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 5.796792e+05um
[03/21 05:12:03    514] [NR-eagl] 
[03/21 05:12:03    514] (I)       ============  Phase 1l Route ============
[03/21 05:12:03    514] (I)       dpBasedLA: time=0.09  totalOF=3328  totalVia=121316  totalWL=322042  total(Via+WL)=443358 
[03/21 05:12:03    514] (I)       Total Global Routing Runtime: 0.40 seconds
[03/21 05:12:03    514] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[03/21 05:12:03    514] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[03/21 05:12:03    514] (I)       
[03/21 05:12:03    514] [NR-eagl] End Peak syMemory usage = 1446.2 MB
[03/21 05:12:03    514] [NR-eagl] Early Global Router Kernel+IO runtime : 1.05 seconds
[03/21 05:12:03    514] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/21 05:12:03    514] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/21 05:12:03    514] 
[03/21 05:12:03    514] ** np local hotspot detection info verbose **
[03/21 05:12:03    514] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/21 05:12:03    514] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/21 05:12:03    514] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/21 05:12:03    514] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/21 05:12:03    514] 
[03/21 05:12:03    514] #spOpts: N=65 
[03/21 05:12:03    514] Apply auto density screen in post-place stage.
[03/21 05:12:03    515] Auto density screen increases utilization from 0.057 to 0.057
[03/21 05:12:03    515] Auto density screen runtime: cpu = 0:00:00.3 real = 0:00:00.0 mem = 1446.2M
[03/21 05:12:03    515] *** Starting refinePlace (0:08:35 mem=1446.2M) ***
[03/21 05:12:03    515] Total net bbox length = 5.304e+05 (2.968e+05 2.335e+05) (ext = 1.312e+05)
[03/21 05:12:03    515] default core: bins with density >  0.75 = 3.44 % ( 172 / 5000 )
[03/21 05:12:03    515] Density distribution unevenness ratio = 77.696%
[03/21 05:12:03    515] RPlace IncrNP: Rollback Lev = -5
[03/21 05:12:03    515] RPlace: Density =1.076667, incremental np is triggered.
[03/21 05:12:03    515] incr SKP is on..., with optDC mode
[03/21 05:12:03    515] tdgpInitIgnoreNetLoadFix on 
[03/21 05:12:06    517] Congestion driven padding in post-place stage.
[03/21 05:12:07    518] Congestion driven padding increases utilization from 0.071 to 0.071
[03/21 05:12:07    518] Congestion driven padding runtime: cpu = 0:00:01.3 real = 0:00:01.0 mem = 1463.4M
[03/21 05:12:54    565] default core: bins with density >  0.75 = 2.98 % ( 149 / 5000 )
[03/21 05:12:54    565] Density distribution unevenness ratio = 75.688%
[03/21 05:12:54    565] RPlace postIncrNP: Density = 1.076667 -> 0.855556.
[03/21 05:12:54    565] RPlace postIncrNP Info: Density distribution changes:
[03/21 05:12:54    565] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:12:54    565] [1.05 - 1.10] :	 1 (0.02%) -> 0 (0.00%)
[03/21 05:12:54    565] [1.00 - 1.05] :	 2 (0.04%) -> 0 (0.00%)
[03/21 05:12:54    565] [0.95 - 1.00] :	 12 (0.24%) -> 0 (0.00%)
[03/21 05:12:54    565] [0.90 - 0.95] :	 25 (0.50%) -> 0 (0.00%)
[03/21 05:12:54    565] [0.85 - 0.90] :	 52 (1.04%) -> 1 (0.02%)
[03/21 05:12:54    565] [0.80 - 0.85] :	 53 (1.06%) -> 47 (0.94%)
[03/21 05:12:54    565] [CPU] RefinePlace/IncrNP (cpu=0:00:50.5, real=0:00:51.0, mem=1512.9MB) @(0:08:35 - 0:09:26).
[03/21 05:12:54    565] Move report: incrNP moves 17709 insts, mean move: 10.43 um, max move: 80.20 um
[03/21 05:12:54    565] 	Max move on inst (mac_array_instance/FE_OCPC1704_q_temp_467_): (727.60, 449.80) --> (661.80, 464.20)
[03/21 05:12:54    565] Move report: Timing Driven Placement moves 17709 insts, mean move: 10.43 um, max move: 80.20 um
[03/21 05:12:54    565] 	Max move on inst (mac_array_instance/FE_OCPC1704_q_temp_467_): (727.60, 449.80) --> (661.80, 464.20)
[03/21 05:12:54    565] 	Runtime: CPU: 0:00:50.6 REAL: 0:00:51.0 MEM: 1512.9MB
[03/21 05:12:54    565] Starting refinePlace ...
[03/21 05:12:54    565] default core: bins with density >  0.75 = 2.98 % ( 149 / 5000 )
[03/21 05:12:54    565] Density distribution unevenness ratio = 75.669%
[03/21 05:12:55    566]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:12:55    566] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1512.9MB) @(0:09:26 - 0:09:27).
[03/21 05:12:55    566] Move report: preRPlace moves 3411 insts, mean move: 0.46 um, max move: 3.60 um
[03/21 05:12:55    566] 	Max move on inst (mac_array_instance/FE_OCPC894_q_temp_89_): (1125.80, 473.20) --> (1124.00, 475.00)
[03/21 05:12:55    566] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[03/21 05:12:55    566] wireLenOptFixPriorityInst 0 inst fixed
[03/21 05:12:55    566] Placement tweakage begins.
[03/21 05:12:55    566] wire length = 6.140e+05
[03/21 05:12:56    568] wire length = 5.851e+05
[03/21 05:12:56    568] Placement tweakage ends.
[03/21 05:12:56    568] Move report: tweak moves 2281 insts, mean move: 2.55 um, max move: 27.80 um
[03/21 05:12:56    568] 	Max move on inst (mac_array_instance/FE_OCPC982_q_temp_269_): (951.00, 482.20) --> (923.20, 482.20)
[03/21 05:12:56    568] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:01.0, mem=1512.9MB) @(0:09:27 - 0:09:28).
[03/21 05:12:56    568] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:12:56    568] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1512.9MB) @(0:09:28 - 0:09:28).
[03/21 05:12:56    568] Move report: Detail placement moves 4951 insts, mean move: 1.41 um, max move: 28.60 um
[03/21 05:12:56    568] 	Max move on inst (mac_array_instance/FE_OCPC982_q_temp_269_): (951.80, 482.20) --> (923.20, 482.20)
[03/21 05:12:56    568] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1512.9MB
[03/21 05:12:56    568] Statistics of distance of Instance movement in refine placement:
[03/21 05:12:56    568]   maximum (X+Y) =        80.20 um
[03/21 05:12:56    568]   inst (mac_array_instance/FE_OCPC1704_q_temp_467_) with max move: (727.6, 449.8) -> (661.8, 464.2)
[03/21 05:12:56    568]   mean    (X+Y) =        10.46 um
[03/21 05:12:56    568] Total instances flipped for WireLenOpt: 838
[03/21 05:12:56    568] Total instances flipped, including legalization: 9
[03/21 05:12:56    568] Summary Report:
[03/21 05:12:56    568] Instances move: 17710 (out of 17775 movable)
[03/21 05:12:56    568] Mean displacement: 10.46 um
[03/21 05:12:56    568] Max displacement: 80.20 um (Instance: mac_array_instance/FE_OCPC1704_q_temp_467_) (727.6, 449.8) -> (661.8, 464.2)
[03/21 05:12:56    568] 	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
[03/21 05:12:56    568] Total instances moved : 17710
[03/21 05:12:56    568] Total net bbox length = 5.360e+05 (2.962e+05 2.398e+05) (ext = 1.306e+05)
[03/21 05:12:56    568] Runtime: CPU: 0:00:53.1 REAL: 0:00:53.0 MEM: 1512.9MB
[03/21 05:12:56    568] [CPU] RefinePlace/total (cpu=0:00:53.1, real=0:00:53.0, mem=1512.9MB) @(0:08:35 - 0:09:28).
[03/21 05:12:56    568] *** Finished refinePlace (0:09:28 mem=1512.9M) ***
[03/21 05:12:56    568] #spOpts: N=65 
[03/21 05:12:57    568] default core: bins with density >  0.75 = 12.7 % ( 634 / 5000 )
[03/21 05:12:57    568] Density distribution unevenness ratio = 79.950%
[03/21 05:12:57    568] Trial Route Overflow 0(H) 0(V)
[03/21 05:12:57    568] Starting congestion repair ...
[03/21 05:12:57    568] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 4.
[03/21 05:12:57    568] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/21 05:12:57    568] (I)       Reading DB...
[03/21 05:12:57    568] (I)       congestionReportName   : 
[03/21 05:12:57    568] (I)       buildTerm2TermWires    : 1
[03/21 05:12:57    568] (I)       doTrackAssignment      : 1
[03/21 05:12:57    568] (I)       dumpBookshelfFiles     : 0
[03/21 05:12:57    568] (I)       numThreads             : 1
[03/21 05:12:57    568] [NR-eagl] honorMsvRouteConstraint: false
[03/21 05:12:57    568] (I)       honorPin               : false
[03/21 05:12:57    568] (I)       honorPinGuide          : true
[03/21 05:12:57    568] (I)       honorPartition         : false
[03/21 05:12:57    568] (I)       allowPartitionCrossover: false
[03/21 05:12:57    568] (I)       honorSingleEntry       : true
[03/21 05:12:57    568] (I)       honorSingleEntryStrong : true
[03/21 05:12:57    568] (I)       handleViaSpacingRule   : false
[03/21 05:12:57    568] (I)       PDConstraint           : none
[03/21 05:12:57    568] (I)       expBetterNDRHandling   : false
[03/21 05:12:57    568] [NR-eagl] honorClockSpecNDR      : 0
[03/21 05:12:57    568] (I)       routingEffortLevel     : 3
[03/21 05:12:57    568] [NR-eagl] minRouteLayer          : 2
[03/21 05:12:57    568] [NR-eagl] maxRouteLayer          : 2147483647
[03/21 05:12:57    568] (I)       numRowsPerGCell        : 1
[03/21 05:12:57    568] (I)       speedUpLargeDesign     : 0
[03/21 05:12:57    568] (I)       speedUpBlkViolationClean: 0
[03/21 05:12:57    568] (I)       multiThreadingTA       : 0
[03/21 05:12:57    568] (I)       blockedPinEscape       : 1
[03/21 05:12:57    568] (I)       blkAwareLayerSwitching : 0
[03/21 05:12:57    568] (I)       betterClockWireModeling: 1
[03/21 05:12:57    568] (I)       punchThroughDistance   : 500.00
[03/21 05:12:57    568] (I)       scenicBound            : 1.15
[03/21 05:12:57    568] (I)       maxScenicToAvoidBlk    : 100.00
[03/21 05:12:57    568] (I)       source-to-sink ratio   : 0.00
[03/21 05:12:57    568] (I)       targetCongestionRatioH : 1.00
[03/21 05:12:57    568] (I)       targetCongestionRatioV : 1.00
[03/21 05:12:57    568] (I)       layerCongestionRatio   : 0.70
[03/21 05:12:57    568] (I)       m1CongestionRatio      : 0.10
[03/21 05:12:57    568] (I)       m2m3CongestionRatio    : 0.70
[03/21 05:12:57    568] (I)       localRouteEffort       : 1.00
[03/21 05:12:57    568] (I)       numSitesBlockedByOneVia: 8.00
[03/21 05:12:57    568] (I)       supplyScaleFactorH     : 1.00
[03/21 05:12:57    568] (I)       supplyScaleFactorV     : 1.00
[03/21 05:12:57    568] (I)       highlight3DOverflowFactor: 0.00
[03/21 05:12:57    568] (I)       doubleCutViaModelingRatio: 0.00
[03/21 05:12:57    568] (I)       blockTrack             : 
[03/21 05:12:57    568] (I)       readTROption           : true
[03/21 05:12:57    568] (I)       extraSpacingBothSide   : false
[03/21 05:12:57    568] [NR-eagl] numTracksPerClockWire  : 0
[03/21 05:12:57    568] (I)       routeSelectedNetsOnly  : false
[03/21 05:12:57    568] (I)       before initializing RouteDB syMemory usage = 1512.9 MB
[03/21 05:12:57    568] (I)       starting read tracks
[03/21 05:12:57    568] (I)       build grid graph
[03/21 05:12:57    568] (I)       build grid graph start
[03/21 05:12:57    568] [NR-eagl] Layer1 has no routable track
[03/21 05:12:57    568] [NR-eagl] Layer2 has single uniform track structure
[03/21 05:12:57    568] [NR-eagl] Layer3 has single uniform track structure
[03/21 05:12:57    568] [NR-eagl] Layer4 has single uniform track structure
[03/21 05:12:57    568] [NR-eagl] Layer5 has single uniform track structure
[03/21 05:12:57    568] [NR-eagl] Layer6 has single uniform track structure
[03/21 05:12:57    568] [NR-eagl] Layer7 has single uniform track structure
[03/21 05:12:57    568] [NR-eagl] Layer8 has single uniform track structure
[03/21 05:12:57    568] (I)       build grid graph end
[03/21 05:12:57    568] (I)       Layer1   numNetMinLayer=20220
[03/21 05:12:57    568] (I)       Layer2   numNetMinLayer=0
[03/21 05:12:57    568] (I)       Layer3   numNetMinLayer=0
[03/21 05:12:57    568] (I)       Layer4   numNetMinLayer=0
[03/21 05:12:57    568] (I)       Layer5   numNetMinLayer=0
[03/21 05:12:57    568] (I)       Layer6   numNetMinLayer=0
[03/21 05:12:57    568] (I)       Layer7   numNetMinLayer=2
[03/21 05:12:57    568] (I)       Layer8   numNetMinLayer=0
[03/21 05:12:57    568] (I)       numViaLayers=7
[03/21 05:12:57    568] (I)       end build via table
[03/21 05:12:57    568] [NR-eagl] numRoutingBlks=0 numInstBlks=865 numPGBlocks=1649 numBumpBlks=0 numBoundaryFakeBlks=0
[03/21 05:12:57    568] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/21 05:12:57    568] (I)       readDataFromPlaceDB
[03/21 05:12:57    568] (I)       Read net information..
[03/21 05:12:57    568] [NR-eagl] Read numTotalNets=20222  numIgnoredNets=0
[03/21 05:12:57    568] (I)       Read testcase time = 0.010 seconds
[03/21 05:12:57    568] 
[03/21 05:12:57    568] (I)       totalPins=65314  totalGlobalPin=63541 (97.29%)
[03/21 05:12:57    568] (I)       Model blockage into capacity
[03/21 05:12:57    568] (I)       Read numBlocks=3628  numPreroutedWires=0  numCapScreens=0
[03/21 05:12:57    568] (I)       blocked area on Layer1 : 0  (0.00%)
[03/21 05:12:57    568] (I)       blocked area on Layer2 : 638702927600  (9.09%)
[03/21 05:12:57    568] (I)       blocked area on Layer3 : 504922881400  (7.18%)
[03/21 05:12:57    568] (I)       blocked area on Layer4 : 554583288000  (7.89%)
[03/21 05:12:57    568] (I)       blocked area on Layer5 : 548986272000  (7.81%)
[03/21 05:12:57    568] (I)       blocked area on Layer6 : 629202000  (0.01%)
[03/21 05:12:57    568] (I)       blocked area on Layer7 : 0  (0.00%)
[03/21 05:12:57    568] (I)       blocked area on Layer8 : 0  (0.00%)
[03/21 05:12:57    568] (I)       Modeling time = 0.270 seconds
[03/21 05:12:57    568] 
[03/21 05:12:57    568] (I)       Number of ignored nets = 0
[03/21 05:12:57    568] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/21 05:12:57    568] (I)       Number of clock nets = 1.  Ignored: No
[03/21 05:12:57    568] (I)       Number of analog nets = 0.  Ignored: Yes
[03/21 05:12:57    568] (I)       Number of special nets = 0.  Ignored: Yes
[03/21 05:12:57    568] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/21 05:12:57    568] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/21 05:12:57    568] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/21 05:12:57    568] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/21 05:12:57    568] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/21 05:12:57    568] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/21 05:12:57    568] (I)       Before initializing earlyGlobalRoute syMemory usage = 1512.9 MB
[03/21 05:12:57    568] (I)       Layer1  viaCost=300.00
[03/21 05:12:57    568] (I)       Layer2  viaCost=100.00
[03/21 05:12:57    568] (I)       Layer3  viaCost=100.00
[03/21 05:12:57    568] (I)       Layer4  viaCost=100.00
[03/21 05:12:57    568] (I)       Layer5  viaCost=100.00
[03/21 05:12:57    568] (I)       Layer6  viaCost=200.00
[03/21 05:12:57    568] (I)       Layer7  viaCost=100.00
[03/21 05:12:57    568] (I)       ---------------------Grid Graph Info--------------------
[03/21 05:12:57    568] (I)       routing area        :  (0, 0) - (3700000, 1900000)
[03/21 05:12:57    568] (I)       core area           :  (50000, 50000) - (3650000, 1850000)
[03/21 05:12:57    568] (I)       Site Width          :   400  (dbu)
[03/21 05:12:57    568] (I)       Row Height          :  3600  (dbu)
[03/21 05:12:57    568] (I)       GCell Width         :  3600  (dbu)
[03/21 05:12:57    568] (I)       GCell Height        :  3600  (dbu)
[03/21 05:12:57    568] (I)       grid                :  1027   527     8
[03/21 05:12:57    568] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/21 05:12:57    568] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/21 05:12:57    568] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/21 05:12:57    568] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/21 05:12:57    568] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/21 05:12:57    568] (I)       First Track Coord   :     0   200   400   200   400   200  2000  2200
[03/21 05:12:57    568] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/21 05:12:57    568] (I)       Total num of tracks :     0  9250  4749  9250  4749  9250  1187  2312
[03/21 05:12:57    568] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/21 05:12:57    568] (I)       --------------------------------------------------------
[03/21 05:12:57    568] 
[03/21 05:12:57    568] [NR-eagl] ============ Routing rule table ============
[03/21 05:12:57    568] [NR-eagl] Rule id 0. Nets 20222 
[03/21 05:12:57    568] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/21 05:12:57    568] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/21 05:12:57    568] [NR-eagl] ========================================
[03/21 05:12:57    568] [NR-eagl] 
[03/21 05:12:57    568] (I)       After initializing earlyGlobalRoute syMemory usage = 1512.9 MB
[03/21 05:12:57    568] (I)       Loading and dumping file time : 0.48 seconds
[03/21 05:12:57    569] (I)       ============= Initialization =============
[03/21 05:12:57    569] (I)       total 2D Cap : 25366205 = (10277715 H, 15088490 V)
[03/21 05:12:57    569] [NR-eagl] Layer group 2: route 20222 net(s) in layer range [2, 8]
[03/21 05:12:57    569] (I)       ============  Phase 1a Route ============
[03/21 05:12:57    569] (I)       Phase 1a runs 0.05 seconds
[03/21 05:12:57    569] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/21 05:12:57    569] (I)       Usage: 320237 = (174843 H, 145394 V) = (1.70% H, 0.96% V) = (3.147e+05um H, 2.617e+05um V)
[03/21 05:12:57    569] (I)       
[03/21 05:12:57    569] (I)       ============  Phase 1b Route ============
[03/21 05:12:57    569] (I)       Phase 1b runs 0.02 seconds
[03/21 05:12:57    569] (I)       Usage: 320237 = (174843 H, 145394 V) = (1.70% H, 0.96% V) = (3.147e+05um H, 2.617e+05um V)
[03/21 05:12:57    569] (I)       
[03/21 05:12:57    569] (I)       earlyGlobalRoute overflow of layer group 2: 0.56% H + 0.00% V. EstWL: 5.764266e+05um
[03/21 05:12:57    569] (I)       ============  Phase 1c Route ============
[03/21 05:12:57    569] (I)       Level2 Grid: 206 x 106
[03/21 05:12:57    569] (I)       Phase 1c runs 0.06 seconds
[03/21 05:12:57    569] (I)       Usage: 327022 = (181246 H, 145776 V) = (1.76% H, 0.97% V) = (3.262e+05um H, 2.624e+05um V)
[03/21 05:12:57    569] (I)       
[03/21 05:12:57    569] (I)       ============  Phase 1d Route ============
[03/21 05:12:57    569] (I)       Phase 1d runs 0.01 seconds
[03/21 05:12:57    569] (I)       Usage: 327022 = (181246 H, 145776 V) = (1.76% H, 0.97% V) = (3.262e+05um H, 2.624e+05um V)
[03/21 05:12:57    569] (I)       
[03/21 05:12:57    569] (I)       ============  Phase 1e Route ============
[03/21 05:12:57    569] (I)       Phase 1e runs 0.00 seconds
[03/21 05:12:57    569] (I)       Usage: 327022 = (181246 H, 145776 V) = (1.76% H, 0.97% V) = (3.262e+05um H, 2.624e+05um V)
[03/21 05:12:57    569] (I)       
[03/21 05:12:57    569] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 5.886396e+05um
[03/21 05:12:57    569] [NR-eagl] 
[03/21 05:12:57    569] (I)       ============  Phase 1l Route ============
[03/21 05:12:58    569] (I)       dpBasedLA: time=0.09  totalOF=2615  totalVia=123246  totalWL=327020  total(Via+WL)=450266 
[03/21 05:12:58    569] (I)       Total Global Routing Runtime: 0.40 seconds
[03/21 05:12:58    569] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[03/21 05:12:58    569] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[03/21 05:12:58    569] (I)       
[03/21 05:12:58    569] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/21 05:12:58    569] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/21 05:12:58    569] 
[03/21 05:12:58    569] ** np local hotspot detection info verbose **
[03/21 05:12:58    569] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/21 05:12:58    569] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/21 05:12:58    569] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/21 05:12:58    569] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/21 05:12:58    569] 
[03/21 05:12:58    569] describeCongestion: hCong = 0.00 vCong = 0.00
[03/21 05:12:58    569] Skipped repairing congestion.
[03/21 05:12:58    569] (I)       ============= track Assignment ============
[03/21 05:12:58    569] (I)       extract Global 3D Wires
[03/21 05:12:58    569] (I)       Extract Global WL : time=0.01
[03/21 05:12:58    569] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/21 05:12:58    569] (I)       Initialization real time=0.07 seconds
[03/21 05:12:58    569] (I)       Kernel real time=0.21 seconds
[03/21 05:12:58    569] (I)       End Greedy Track Assignment
[03/21 05:12:58    569] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 64479
[03/21 05:12:58    569] [NR-eagl] Layer2(M2)(V) length: 1.501194e+05um, number of vias: 88447
[03/21 05:12:58    569] [NR-eagl] Layer3(M3)(H) length: 2.263290e+05um, number of vias: 4891
[03/21 05:12:58    569] [NR-eagl] Layer4(M4)(V) length: 6.511003e+04um, number of vias: 1686
[03/21 05:12:58    569] [NR-eagl] Layer5(M5)(H) length: 8.766198e+04um, number of vias: 976
[03/21 05:12:58    569] [NR-eagl] Layer6(M6)(V) length: 4.655430e+04um, number of vias: 89
[03/21 05:12:58    569] [NR-eagl] Layer7(M7)(H) length: 1.458170e+04um, number of vias: 97
[03/21 05:12:58    569] [NR-eagl] Layer8(M8)(V) length: 6.836000e+03um, number of vias: 0
[03/21 05:12:58    569] [NR-eagl] Total length: 5.971924e+05um, number of vias: 160665
[03/21 05:12:58    570] End of congRepair (cpu=0:00:01.6, real=0:00:01.0)
[03/21 05:12:58    570] Start to check current routing status for nets...
[03/21 05:12:58    570] Using hname+ instead name for net compare
[03/21 05:12:58    570] All nets are already routed correctly.
[03/21 05:12:58    570] End to check current routing status for nets (mem=1373.4M)
[03/21 05:12:58    570] Extraction called for design 'core' of instances=17778 and nets=20372 using extraction engine 'preRoute' .
[03/21 05:12:58    570] PreRoute RC Extraction called for design core.
[03/21 05:12:58    570] RC Extraction called in multi-corner(2) mode.
[03/21 05:12:58    570] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 05:12:58    570] RCMode: PreRoute
[03/21 05:12:58    570]       RC Corner Indexes            0       1   
[03/21 05:12:58    570] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 05:12:58    570] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 05:12:58    570] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 05:12:58    570] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 05:12:58    570] Shrink Factor                : 1.00000
[03/21 05:12:58    570] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 05:12:58    570] Using capacitance table file ...
[03/21 05:12:58    570] Updating RC grid for preRoute extraction ...
[03/21 05:12:58    570] Initializing multi-corner capacitance tables ... 
[03/21 05:12:58    570] Initializing multi-corner resistance tables ...
[03/21 05:12:59    570] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 1373.441M)
[03/21 05:12:59    571] Compute RC Scale Done ...
[03/21 05:12:59    571] **optDesign ... cpu = 0:06:21, real = 0:06:19, mem = 1370.1M, totSessionCpu=0:09:31 **
[03/21 05:13:00    571] Include MVT Delays for Hold Opt
[03/21 05:13:00    571] #################################################################################
[03/21 05:13:00    571] # Design Stage: PreRoute
[03/21 05:13:00    571] # Design Name: core
[03/21 05:13:00    571] # Design Mode: 65nm
[03/21 05:13:00    571] # Analysis Mode: MMMC Non-OCV 
[03/21 05:13:00    571] # Parasitics Mode: No SPEF/RCDB
[03/21 05:13:00    571] # Signoff Settings: SI Off 
[03/21 05:13:00    571] #################################################################################
[03/21 05:13:00    572] AAE_INFO: 1 threads acquired from CTE.
[03/21 05:13:00    572] Calculate delays in BcWc mode...
[03/21 05:13:00    572] Topological Sorting (CPU = 0:00:00.0, MEM = 1370.8M, InitMEM = 1368.1M)
[03/21 05:13:03    574] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 05:13:03    574] End delay calculation. (MEM=1442.4 CPU=0:00:02.4 REAL=0:00:02.0)
[03/21 05:13:03    574] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1442.4M) ***
[03/21 05:13:04    575] Leakage Power Opt: re-selecting buf/inv list 
[03/21 05:13:04    575] Summary for sequential cells idenfication: 
[03/21 05:13:04    575] Identified SBFF number: 199
[03/21 05:13:04    575] Identified MBFF number: 0
[03/21 05:13:04    575] Not identified SBFF number: 0
[03/21 05:13:04    575] Not identified MBFF number: 0
[03/21 05:13:04    575] Number of sequential cells which are not FFs: 104
[03/21 05:13:04    575] 
[03/21 05:13:04    575] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:13:04    575] optDesignOneStep: Leakage Power Flow
[03/21 05:13:04    575] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:13:04    575] Begin: GigaOpt DRV Optimization
[03/21 05:13:04    575] GigaOpt DRV : Use maxLocalDensity 3.0 (from dbgIPOMaxLocalDensity=0.98, optModeMaxLocDen=0.98)
[03/21 05:13:04    575] Info: 1 clock net  excluded from IPO operation.
[03/21 05:13:04    575] Summary for sequential cells idenfication: 
[03/21 05:13:04    575] Identified SBFF number: 199
[03/21 05:13:04    575] Identified MBFF number: 0
[03/21 05:13:04    575] Not identified SBFF number: 0
[03/21 05:13:04    575] Not identified MBFF number: 0
[03/21 05:13:04    575] Number of sequential cells which are not FFs: 104
[03/21 05:13:04    575] 
[03/21 05:13:04    575] PhyDesignGrid: maxLocalDensity 3.00
[03/21 05:13:04    575] #spOpts: N=65 
[03/21 05:13:04    575] Core basic site is core
[03/21 05:13:04    575] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:13:08    579] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:13:08    579] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/21 05:13:08    579] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:13:08    579] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/21 05:13:08    579] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:13:08    579] DEBUG: @coeDRVCandCache::init.
[03/21 05:13:08    579] Info: violation cost 99.361481 (cap = 0.832697, tran = 98.528778, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:13:08    579] |     6   |   495   |     4   |      4  |     0   |     0   |     0   |     0   | -0.99 |          0|          0|          0|   5.68  |            |           |
[03/21 05:13:09    580] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:13:09    580] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.99 |         12|          0|          6|   5.68  |   0:00:01.0|    1537.8M|
[03/21 05:13:09    580] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:13:09    580] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.99 |          0|          0|          0|   5.68  |   0:00:00.0|    1537.8M|
[03/21 05:13:09    580] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:13:09    580] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:13:09    580] Layer 7 has 2 constrained nets 
[03/21 05:13:09    580] **** End NDR-Layer Usage Statistics ****
[03/21 05:13:09    580] 
[03/21 05:13:09    580] *** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1537.8M) ***
[03/21 05:13:09    580] 
[03/21 05:13:09    580] *** Starting refinePlace (0:09:41 mem=1569.8M) ***
[03/21 05:13:09    580] Total net bbox length = 5.364e+05 (2.965e+05 2.399e+05) (ext = 1.306e+05)
[03/21 05:13:09    580] default core: bins with density >  0.75 =    3 % ( 150 / 5000 )
[03/21 05:13:09    580] Density distribution unevenness ratio = 90.311%
[03/21 05:13:09    580] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1569.8MB) @(0:09:41 - 0:09:41).
[03/21 05:13:09    580] Starting refinePlace ...
[03/21 05:13:09    580] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:13:09    581] default core: bins with density >  0.75 =    3 % ( 150 / 5000 )
[03/21 05:13:09    581] Density distribution unevenness ratio = 90.166%
[03/21 05:13:09    581]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:13:09    581] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1569.8MB) @(0:09:41 - 0:09:41).
[03/21 05:13:09    581] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:13:09    581] wireLenOptFixPriorityInst 0 inst fixed
[03/21 05:13:09    581] Move report: legalization moves 13 insts, mean move: 1.60 um, max move: 3.60 um
[03/21 05:13:09    581] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1731_n101): (911.00, 462.40) --> (911.00, 466.00)
[03/21 05:13:09    581] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1569.8MB) @(0:09:41 - 0:09:41).
[03/21 05:13:09    581] Move report: Detail placement moves 13 insts, mean move: 1.60 um, max move: 3.60 um
[03/21 05:13:09    581] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1731_n101): (911.00, 462.40) --> (911.00, 466.00)
[03/21 05:13:09    581] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1569.8MB
[03/21 05:13:09    581] Statistics of distance of Instance movement in refine placement:
[03/21 05:13:09    581]   maximum (X+Y) =         3.60 um
[03/21 05:13:09    581]   inst (mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1731_n101) with max move: (911, 462.4) -> (911, 466)
[03/21 05:13:09    581]   mean    (X+Y) =         1.60 um
[03/21 05:13:09    581] Summary Report:
[03/21 05:13:09    581] Instances move: 13 (out of 17787 movable)
[03/21 05:13:09    581] Mean displacement: 1.60 um
[03/21 05:13:09    581] Max displacement: 3.60 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1731_n101) (911, 462.4) -> (911, 466)
[03/21 05:13:09    581] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
[03/21 05:13:09    581] Total instances moved : 13
[03/21 05:13:09    581] Total net bbox length = 5.364e+05 (2.965e+05 2.399e+05) (ext = 1.306e+05)
[03/21 05:13:09    581] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1569.8MB
[03/21 05:13:09    581] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1569.8MB) @(0:09:41 - 0:09:41).
[03/21 05:13:09    581] *** Finished refinePlace (0:09:41 mem=1569.8M) ***
[03/21 05:13:10    581] Finished re-routing un-routed nets (0:00:00.0 1569.8M)
[03/21 05:13:10    581] 
[03/21 05:13:10    581] 
[03/21 05:13:10    581] Density : 0.0568
[03/21 05:13:10    581] Max route overflow : 0.0001
[03/21 05:13:10    581] 
[03/21 05:13:10    581] 
[03/21 05:13:10    581] *** Finish Physical Update (cpu=0:00:01.1 real=0:00:01.0 mem=1569.8M) ***
[03/21 05:13:10    581] DEBUG: @coeDRVCandCache::cleanup.
[03/21 05:13:10    581] End: GigaOpt DRV Optimization
[03/21 05:13:10    581] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/21 05:13:10    581] Leakage Power Opt: resetting the buf/inv selection
[03/21 05:13:10    581] ** Profile ** Start :  cpu=0:00:00.0, mem=1391.2M
[03/21 05:13:10    581] ** Profile ** Other data :  cpu=0:00:00.2, mem=1391.2M
[03/21 05:13:10    582] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1401.2M
[03/21 05:13:10    582] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1401.2M
[03/21 05:13:10    582] 
------------------------------------------------------------
     Summary (cpu=0.10min real=0.10min mem=1391.2M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.991  | -0.991  | -0.155  |
|           TNS (ns):|-994.726 |-990.578 | -4.148  |
|    Violating Paths:|  1450   |  1246   |   204   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 5.681%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1401.2M
[03/21 05:13:10    582] **optDesign ... cpu = 0:06:32, real = 0:06:30, mem = 1391.2M, totSessionCpu=0:09:42 **
[03/21 05:13:10    582] *** Timing NOT met, worst failing slack is -0.991
[03/21 05:13:10    582] *** Check timing (0:00:00.0)
[03/21 05:13:10    582] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:13:10    582] optDesignOneStep: Leakage Power Flow
[03/21 05:13:10    582] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:13:10    582] Begin: GigaOpt Optimization in WNS mode
[03/21 05:13:10    582] Info: 1 clock net  excluded from IPO operation.
[03/21 05:13:10    582] PhyDesignGrid: maxLocalDensity 1.00
[03/21 05:13:10    582] #spOpts: N=65 
[03/21 05:13:14    585] *info: 1 clock net excluded
[03/21 05:13:14    585] *info: 2 special nets excluded.
[03/21 05:13:14    585] *info: 148 no-driver nets excluded.
[03/21 05:13:15    586] ** GigaOpt Optimizer WNS Slack -0.991 TNS Slack -994.726 Density 5.68
[03/21 05:13:15    586] Optimizer WNS Pass 0
[03/21 05:13:15    586] Active Path Group: reg2reg  
[03/21 05:13:15    586] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:13:15    586] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:13:15    586] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:13:15    586] |  -0.991|   -0.991|-990.577| -994.726|     5.68%|   0:00:00.0| 1524.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:13:15    587] |  -0.977|   -0.977|-985.840| -989.989|     5.68%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/21 05:13:16    587] |  -0.967|   -0.967|-984.156| -988.306|     5.68%|   0:00:01.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:13:16    587] |  -0.959|   -0.959|-983.774| -987.924|     5.68%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/21 05:13:16    588] |  -0.951|   -0.951|-977.029| -981.255|     5.68%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/21 05:13:16    588] |  -0.949|   -0.949|-975.687| -979.913|     5.68%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/21 05:13:17    588] |  -0.941|   -0.941|-972.981| -977.208|     5.68%|   0:00:01.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/21 05:13:17    589] |  -0.934|   -0.934|-971.539| -975.765|     5.68%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_8_/D    |
[03/21 05:13:19    590] |  -0.926|   -0.926|-967.244| -971.471|     5.68%|   0:00:02.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/21 05:13:22    593] |  -0.923|   -0.923|-962.409| -966.636|     5.69%|   0:00:03.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:13:23    595] |  -0.917|   -0.917|-960.633| -964.859|     5.69%|   0:00:01.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:13:25    596] |  -0.917|   -0.917|-957.422| -961.675|     5.69%|   0:00:02.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/21 05:13:25    596] |  -0.917|   -0.917|-957.345| -961.618|     5.69%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/21 05:13:25    596] |  -0.914|   -0.914|-956.521| -960.808|     5.69%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/21 05:13:26    597] |  -0.909|   -0.909|-954.056| -958.503|     5.70%|   0:00:01.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/21 05:13:27    599] |  -0.906|   -0.906|-951.524| -956.076|     5.70%|   0:00:01.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:13:29    600] |  -0.905|   -0.905|-950.099| -954.809|     5.70%|   0:00:02.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/21 05:13:29    601] |  -0.905|   -0.905|-948.805| -953.787|     5.70%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/21 05:13:30    601] |  -0.905|   -0.905|-948.724| -953.736|     5.70%|   0:00:01.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/21 05:13:30    601] |  -0.900|   -0.900|-947.614| -952.625|     5.71%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/21 05:13:32    603] |  -0.900|   -0.900|-945.425| -950.733|     5.71%|   0:00:02.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/21 05:13:32    603] |  -0.900|   -0.900|-944.930| -950.237|     5.71%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/21 05:13:33    604] |  -0.895|   -0.895|-944.178| -949.532|     5.72%|   0:00:01.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:13:36    607] |  -0.893|   -0.893|-941.771| -947.534|     5.72%|   0:00:03.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
[03/21 05:13:37    609] |  -0.895|   -0.895|-940.814| -946.770|     5.73%|   0:00:01.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:13:38    609] |  -0.893|   -0.893|-940.271| -946.227|     5.73%|   0:00:01.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
[03/21 05:13:38    609] |  -0.893|   -0.893|-940.232| -946.188|     5.73%|   0:00:00.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_19_/D   |
[03/21 05:13:39    610] |  -0.890|   -0.890|-938.342| -944.426|     5.73%|   0:00:01.0| 1526.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/21 05:13:40    611] |  -0.889|   -0.889|-936.930| -943.319|     5.74%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_12_/D   |
[03/21 05:13:41    612] |  -0.889|   -0.889|-935.641| -942.386|     5.74%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_12_/D   |
[03/21 05:13:42    614] |  -0.888|   -0.888|-934.500| -941.446|     5.75%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:13:43    614] |  -0.888|   -0.888|-934.269| -941.324|     5.75%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:13:43    614] |  -0.888|   -0.888|-934.212| -941.267|     5.75%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:13:43    614] |  -0.885|   -0.885|-934.173| -941.228|     5.75%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:13:43    615] |  -0.885|   -0.885|-933.381| -940.659|     5.76%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:13:44    615] |  -0.885|   -0.885|-933.261| -940.645|     5.76%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:13:44    615] |  -0.882|   -0.882|-932.255| -939.696|     5.76%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/21 05:13:45    617] |  -0.883|   -0.883|-931.014| -938.893|     5.76%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/21 05:13:45    617] |  -0.883|   -0.883|-930.929| -938.808|     5.76%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/21 05:13:46    618] |  -0.880|   -0.880|-930.143| -938.169|     5.77%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:13:47    618] |  -0.880|   -0.880|-929.722| -938.100|     5.77%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:13:47    619] |  -0.880|   -0.880|-929.531| -937.910|     5.77%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:13:48    619] |  -0.879|   -0.879|-928.268| -936.936|     5.78%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:13:48    620] |  -0.878|   -0.878|-927.831| -936.441|     5.78%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/21 05:13:49    620] |  -0.878|   -0.878|-927.312| -936.182|     5.78%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/21 05:13:49    621] |  -0.878|   -0.878|-926.539| -935.565|     5.79%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/21 05:13:50    622] |  -0.874|   -0.874|-926.090| -935.208|     5.79%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:13:52    623] |  -0.874|   -0.874|-924.835| -934.725|     5.79%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:13:52    624] |  -0.873|   -0.873|-924.561| -934.451|     5.79%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/21 05:13:53    625] |  -0.873|   -0.873|-923.622| -933.848|     5.80%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
[03/21 05:13:54    626] |  -0.873|   -0.873|-922.927| -933.242|     5.80%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 05:13:54    626] |  -0.873|   -0.873|-922.604| -933.024|     5.81%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 05:13:55    627] |  -0.871|   -0.871|-921.488| -932.002|     5.81%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/21 05:13:56    627] |  -0.871|   -0.871|-921.070| -931.935|     5.81%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/21 05:13:56    628] |  -0.871|   -0.871|-921.063| -932.016|     5.81%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/21 05:13:57    628] |  -0.871|   -0.871|-920.831| -931.917|     5.81%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:13:58    630] |  -0.869|   -0.869|-920.447| -931.619|     5.82%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
[03/21 05:13:59    631] |  -0.869|   -0.869|-920.227| -931.519|     5.82%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_17_/D   |
[03/21 05:14:00    631] |  -0.868|   -0.868|-919.601| -931.000|     5.82%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
[03/21 05:14:00    632] |  -0.868|   -0.868|-919.216| -930.637|     5.82%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_19_/D   |
[03/21 05:14:01    633] |  -0.866|   -0.866|-918.478| -930.099|     5.83%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:14:02    634] |  -0.866|   -0.866|-917.074| -928.849|     5.83%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:14:02    634] |  -0.866|   -0.866|-916.978| -928.753|     5.83%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:14:04    636] |  -0.866|   -0.866|-916.215| -928.134|     5.84%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/21 05:14:05    636] |  -0.865|   -0.865|-915.807| -927.727|     5.84%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:14:05    637] |  -0.865|   -0.865|-915.407| -928.071|     5.84%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:14:06    638] |  -0.864|   -0.864|-914.744| -927.549|     5.84%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/21 05:14:07    638] |  -0.864|   -0.864|-914.634| -927.712|     5.84%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/21 05:14:08    639] |  -0.863|   -0.863|-914.124| -927.297|     5.85%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:14:08    639] |  -0.862|   -0.862|-914.013| -927.186|     5.85%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/21 05:14:09    640] |  -0.862|   -0.862|-913.882| -927.147|     5.85%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:14:09    640] |  -0.862|   -0.862|-913.881| -927.139|     5.85%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:14:11    643] |  -0.860|   -0.860|-913.189| -927.055|     5.86%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/21 05:14:12    644] |  -0.861|   -0.861|-913.006| -927.097|     5.86%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/21 05:14:14    645] |  -0.859|   -0.859|-912.755| -926.845|     5.86%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/21 05:14:14    646] |  -0.859|   -0.859|-912.558| -926.717|     5.86%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/21 05:14:16    648] |  -0.858|   -0.858|-912.029| -926.920|     5.87%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_/D   |
[03/21 05:14:17    648] |  -0.858|   -0.858|-911.993| -926.899|     5.87%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_17_/D   |
[03/21 05:14:19    650] |  -0.858|   -0.858|-911.490| -926.715|     5.87%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:14:19    650] |  -0.858|   -0.858|-911.287| -926.512|     5.87%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:14:20    652] |  -0.856|   -0.856|-911.070| -926.399|     5.87%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/21 05:14:21    652] |  -0.856|   -0.856|-911.048| -926.653|     5.87%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/21 05:14:23    655] |  -0.855|   -0.855|-910.423| -926.118|     5.88%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:14:27    659] |  -0.856|   -0.856|-909.560| -925.390|     5.88%|   0:00:04.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
[03/21 05:14:28    659] |  -0.855|   -0.855|-909.143| -924.974|     5.88%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/21 05:14:28    659] |  -0.855|   -0.855|-908.872| -924.702|     5.88%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:14:28    660] |  -0.855|   -0.855|-908.829| -924.763|     5.88%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:14:30    661] |  -0.855|   -0.855|-908.065| -924.060|     5.88%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/21 05:14:30    662] |  -0.854|   -0.854|-907.617| -923.596|     5.89%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
[03/21 05:14:31    663] |  -0.853|   -0.853|-907.426| -923.464|     5.89%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:14:32    664] |  -0.853|   -0.853|-907.327| -923.452|     5.89%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:14:32    664] |  -0.853|   -0.853|-907.314| -923.439|     5.89%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 05:14:33    665] |  -0.851|   -0.851|-906.968| -923.240|     5.90%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_13_/D   |
[03/21 05:14:36    668] |  -0.851|   -0.851|-906.712| -923.197|     5.90%|   0:00:03.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/21 05:14:37    668] |  -0.851|   -0.851|-906.464| -922.970|     5.90%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/21 05:14:37    668] |  -0.851|   -0.851|-906.435| -922.940|     5.90%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/21 05:14:38    670] |  -0.850|   -0.850|-905.210| -921.895|     5.91%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:14:42    674] |  -0.850|   -0.850|-904.627| -921.431|     5.92%|   0:00:04.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_16_/D   |
[03/21 05:14:43    675] |  -0.848|   -0.848|-904.455| -921.260|     5.92%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/21 05:14:50    682] |  -0.846|   -0.846|-903.169| -920.132|     5.92%|   0:00:07.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/21 05:14:58    689] |  -0.846|   -0.846|-902.716| -919.925|     5.92%|   0:00:08.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/21 05:14:58    689] |  -0.845|   -0.845|-902.382| -919.591|     5.92%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:15:05    696] |  -0.845|   -0.845|-901.675| -919.042|     5.92%|   0:00:07.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_19_/D   |
[03/21 05:15:11    702] |  -0.844|   -0.844|-900.896| -918.260|     5.93%|   0:00:06.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:15:14    706] |  -0.842|   -0.842|-900.236| -917.593|     5.93%|   0:00:03.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:15:20    711] |  -0.842|   -0.842|-898.723| -916.175|     5.93%|   0:00:06.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:15:25    717] |  -0.840|   -0.840|-898.220| -915.852|     5.93%|   0:00:05.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:15:30    721] |  -0.843|   -0.843|-897.998| -915.702|     5.93%|   0:00:05.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/21 05:15:30    722] |  -0.840|   -0.840|-897.688| -915.391|     5.93%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:15:34    726] |  -0.839|   -0.839|-896.963| -914.861|     5.93%|   0:00:04.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:15:37    728] |  -0.839|   -0.839|-896.705| -914.659|     5.93%|   0:00:03.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:15:40    731] |  -0.838|   -0.838|-894.968| -913.889|     5.95%|   0:00:03.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:15:41    733] |  -0.838|   -0.838|-894.209| -913.244|     5.95%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:15:42    733] |  -0.838|   -0.838|-894.205| -913.314|     5.95%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:15:42    734] |  -0.837|   -0.837|-893.630| -912.980|     5.96%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:15:44    736] |  -0.836|   -0.836|-893.424| -912.768|     5.96%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_14_/D   |
[03/21 05:15:47    739] |  -0.835|   -0.835|-892.657| -912.248|     5.97%|   0:00:03.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_16_/D   |
[03/21 05:15:53    745] |  -0.835|   -0.835|-891.636| -911.415|     5.97%|   0:00:06.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:15:55    747] |  -0.834|   -0.834|-891.475| -911.446|     5.97%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:15:56    748] |  -0.834|   -0.834|-891.297| -911.261|     5.97%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:15:58    749] |  -0.833|   -0.833|-890.602| -910.989|     5.99%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:16:00    751] |  -0.832|   -0.832|-889.667| -910.132|     5.99%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:16:02    753] |  -0.831|   -0.831|-889.545| -910.139|     5.99%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/21 05:16:05    756] |  -0.830|   -0.830|-888.899| -909.646|     5.99%|   0:00:03.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/21 05:16:11    762] |  -0.831|   -0.831|-888.243| -909.005|     6.00%|   0:00:06.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:16:11    763] |  -0.829|   -0.829|-888.213| -908.960|     6.00%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:16:15    766] |  -0.830|   -0.830|-887.270| -908.102|     6.00%|   0:00:04.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:16:16    767] |  -0.830|   -0.830|-887.233| -908.065|     6.00%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:16:17    769] |  -0.829|   -0.829|-885.961| -907.677|     6.01%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:16:19    770] |  -0.828|   -0.828|-885.451| -907.662|     6.02%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:16:20    772] |  -0.828|   -0.828|-884.981| -907.192|     6.02%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:16:21    773] |  -0.828|   -0.828|-884.790| -907.153|     6.03%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:16:21    773] |  -0.828|   -0.828|-884.756| -907.119|     6.03%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:16:23    774] |  -0.829|   -0.829|-884.723| -907.320|     6.03%|   0:00:02.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:16:24    775] |  -0.830|   -0.830|-884.718| -908.112|     6.04%|   0:00:01.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:16:24    776] |  -0.830|   -0.830|-884.689| -908.157|     6.04%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:16:24    776] |  -0.830|   -0.830|-884.689| -908.157|     6.04%|   0:00:00.0| 1529.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_12_/D   |
[03/21 05:16:24    776] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:16:24    776] 
[03/21 05:16:24    776] *** Finish Core Optimize Step (cpu=0:03:09 real=0:03:09 mem=1529.5M) ***
[03/21 05:16:24    776] Active Path Group: default 
[03/21 05:16:24    776] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:16:24    776] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:16:24    776] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:16:24    776] |  -0.155|   -0.830| -23.481| -908.157|     6.04%|   0:00:00.0| 1529.5M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
[03/21 05:16:25    777] |  -0.084|   -0.830| -18.567| -903.243|     6.04%|   0:00:01.0| 1531.5M|   WC_VIEW|  default| psum_mem_instance/A[2]                             |
[03/21 05:16:25    777] |  -0.078|   -0.830| -18.483| -903.159|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/A[1]                                 |
[03/21 05:16:25    777] |  -0.078|   -0.830| -12.058| -896.733|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/A[1]                                 |
[03/21 05:16:26    777] |  -0.070|   -0.830| -11.941| -896.617|     6.04%|   0:00:01.0| 1531.5M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
[03/21 05:16:26    777] |  -0.070|   -0.830|  -8.638| -893.313|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
[03/21 05:16:26    777] |  -0.065|   -0.830|  -8.563| -893.239|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/A[2]                                 |
[03/21 05:16:26    778] |  -0.057|   -0.830|  -8.472| -893.148|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/21 05:16:26    778] |  -0.049|   -0.830|  -8.434| -893.110|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| mac_array_instance/col_idx_4__mac_col_inst/query_q |
[03/21 05:16:26    778] |        |         |        |         |          |            |        |          |         | _reg_51_/CDN                                       |
[03/21 05:16:26    778] |  -0.048|   -0.830|  -2.948| -887.631|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/A[0]                                 |
[03/21 05:16:26    778] |  -0.036|   -0.830|  -2.887| -887.570|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q3_reg_16_/E   |
[03/21 05:16:26    778] |  -0.035|   -0.830|  -1.639| -886.315|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/21 05:16:26    778] |  -0.035|   -0.830|  -1.016| -885.696|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/21 05:16:26    778] |  -0.030|   -0.830|  -1.011| -885.691|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/21 05:16:27    778] |  -0.027|   -0.830|  -1.009| -885.688|     6.04%|   0:00:01.0| 1531.5M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/21 05:16:27    778] |  -0.027|   -0.830|  -0.229| -884.908|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/21 05:16:27    778] |  -0.024|   -0.830|  -0.226| -884.905|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/21 05:16:27    778] |  -0.020|   -0.830|  -0.215| -884.894|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/21 05:16:27    778] |  -0.020|   -0.830|  -0.200| -884.877|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/21 05:16:27    778] |  -0.014|   -0.830|  -0.185| -884.863|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/21 05:16:27    778] |  -0.014|   -0.830|  -0.028| -884.706|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/21 05:16:27    778] |  -0.005|   -0.830|  -0.015| -884.692|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/21 05:16:27    778] |  -0.005|   -0.830|  -0.010| -884.692|     6.04%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/21 05:16:27    779] |  -0.004|   -0.830|  -0.004| -884.686|     6.05%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| psum_mem_instance/CEN                              |
[03/21 05:16:27    779] |   0.002|   -0.830|   0.000| -884.682|     6.05%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/21 05:16:27    779] |   0.009|   -0.830|   0.000| -884.682|     6.05%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/WEN                                  |
[03/21 05:16:27    779] |   0.010|   -0.830|   0.000| -884.682|     6.05%|   0:00:00.0| 1531.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/21 05:16:28    779] |   0.010|   -0.830|   0.000| -884.682|     6.05%|   0:00:01.0| 1531.5M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/21 05:16:28    779] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:16:28    779] 
[03/21 05:16:28    779] *** Finish Core Optimize Step (cpu=0:00:03.8 real=0:00:04.0 mem=1531.5M) ***
[03/21 05:16:28    780] 
[03/21 05:16:28    780] *** Finished Optimize Step Cumulative (cpu=0:03:13 real=0:03:13 mem=1531.5M) ***
[03/21 05:16:28    780] ** GigaOpt Optimizer WNS Slack -0.830 TNS Slack -884.682 Density 6.05
[03/21 05:16:28    780] *** Starting refinePlace (0:13:00 mem=1547.5M) ***
[03/21 05:16:28    780] Total net bbox length = 5.442e+05 (3.033e+05 2.409e+05) (ext = 1.320e+05)
[03/21 05:16:28    780] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:16:28    780] default core: bins with density >  0.75 = 3.78 % ( 189 / 5000 )
[03/21 05:16:28    780] Density distribution unevenness ratio = 90.339%
[03/21 05:16:28    780] RPlace IncrNP: Rollback Lev = -3
[03/21 05:16:28    780] RPlace: Density =1.003333, incremental np is triggered.
[03/21 05:16:28    780] nrCritNet: 1.94% ( 404 / 20791 ) cutoffSlk: -845.6ps stdDelay: 14.2ps
[03/21 05:16:33    784] default core: bins with density >  0.75 = 3.86 % ( 193 / 5000 )
[03/21 05:16:33    784] Density distribution unevenness ratio = 90.339%
[03/21 05:16:33    784] RPlace postIncrNP: Density = 1.003333 -> 0.983333.
[03/21 05:16:33    784] RPlace postIncrNP Info: Density distribution changes:
[03/21 05:16:33    784] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:16:33    784] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:16:33    784] [1.00 - 1.05] :	 2 (0.04%) -> 0 (0.00%)
[03/21 05:16:33    784] [0.95 - 1.00] :	 11 (0.22%) -> 7 (0.14%)
[03/21 05:16:33    784] [0.90 - 0.95] :	 14 (0.28%) -> 11 (0.22%)
[03/21 05:16:33    784] [0.85 - 0.90] :	 54 (1.08%) -> 54 (1.08%)
[03/21 05:16:33    784] [0.80 - 0.85] :	 61 (1.22%) -> 71 (1.42%)
[03/21 05:16:33    784] [CPU] RefinePlace/IncrNP (cpu=0:00:04.3, real=0:00:05.0, mem=1595.5MB) @(0:13:00 - 0:13:05).
[03/21 05:16:33    784] Move report: incrNP moves 1485 insts, mean move: 3.90 um, max move: 26.40 um
[03/21 05:16:33    784] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_): (1080.60, 451.60) --> (1070.40, 467.80)
[03/21 05:16:33    784] Move report: Timing Driven Placement moves 1485 insts, mean move: 3.90 um, max move: 26.40 um
[03/21 05:16:33    784] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_): (1080.60, 451.60) --> (1070.40, 467.80)
[03/21 05:16:33    784] 	Runtime: CPU: 0:00:04.3 REAL: 0:00:05.0 MEM: 1595.5MB
[03/21 05:16:33    784] Starting refinePlace ...
[03/21 05:16:33    784] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:16:33    784] default core: bins with density >  0.75 = 3.86 % ( 193 / 5000 )
[03/21 05:16:33    784] Density distribution unevenness ratio = 90.206%
[03/21 05:16:33    785]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:16:33    785] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:00.0, mem=1595.5MB) @(0:13:05 - 0:13:05).
[03/21 05:16:33    785] Move report: preRPlace moves 5342 insts, mean move: 0.79 um, max move: 5.20 um
[03/21 05:16:33    785] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1299): (1175.80, 408.40) --> (1179.20, 406.60)
[03/21 05:16:33    785] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/21 05:16:33    785] Move report: Detail placement moves 5342 insts, mean move: 0.79 um, max move: 5.20 um
[03/21 05:16:33    785] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1299): (1175.80, 408.40) --> (1179.20, 406.60)
[03/21 05:16:33    785] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:00.0 MEM: 1595.5MB
[03/21 05:16:33    785] Statistics of distance of Instance movement in refine placement:
[03/21 05:16:33    785]   maximum (X+Y) =        26.40 um
[03/21 05:16:33    785]   inst (mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_) with max move: (1080.6, 451.6) -> (1070.4, 467.8)
[03/21 05:16:33    785]   mean    (X+Y) =         1.56 um
[03/21 05:16:33    785] Total instances flipped for legalization: 17
[03/21 05:16:33    785] Summary Report:
[03/21 05:16:33    785] Instances move: 6280 (out of 18368 movable)
[03/21 05:16:33    785] Mean displacement: 1.56 um
[03/21 05:16:33    785] Max displacement: 26.40 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_) (1080.6, 451.6) -> (1070.4, 467.8)
[03/21 05:16:33    785] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFCNQD1
[03/21 05:16:33    785] Total instances moved : 6280
[03/21 05:16:34    785] Total net bbox length = 5.492e+05 (3.069e+05 2.423e+05) (ext = 1.320e+05)
[03/21 05:16:34    785] Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1595.5MB
[03/21 05:16:34    785] [CPU] RefinePlace/total (cpu=0:00:05.2, real=0:00:05.0, mem=1595.5MB) @(0:13:00 - 0:13:05).
[03/21 05:16:34    785] *** Finished refinePlace (0:13:05 mem=1595.5M) ***
[03/21 05:16:34    785] Finished re-routing un-routed nets (0:00:00.0 1595.5M)
[03/21 05:16:34    785] 
[03/21 05:16:34    785] 
[03/21 05:16:34    785] Density : 0.0605
[03/21 05:16:34    785] Max route overflow : 0.0001
[03/21 05:16:34    785] 
[03/21 05:16:34    785] 
[03/21 05:16:34    785] *** Finish Physical Update (cpu=0:00:05.9 real=0:00:06.0 mem=1595.5M) ***
[03/21 05:16:34    786] ** GigaOpt Optimizer WNS Slack -0.843 TNS Slack -887.211 Density 6.05
[03/21 05:16:34    786] Skipped Place ECO bump recovery (WNS opt)
[03/21 05:16:34    786] Optimizer WNS Pass 1
[03/21 05:16:34    786] Active Path Group: reg2reg  
[03/21 05:16:34    786] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:16:34    786] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:16:34    786] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:16:34    786] |  -0.843|   -0.843|-887.211| -887.211|     6.05%|   0:00:00.0| 1595.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_15_/D   |
[03/21 05:16:34    786] |  -0.833|   -0.833|-886.578| -886.578|     6.05%|   0:00:00.0| 1595.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:16:43    795] |  -0.831|   -0.831|-885.315| -885.315|     6.05%|   0:00:09.0| 1595.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_11_/D   |
[03/21 05:16:53    804] |  -0.829|   -0.829|-884.789| -884.789|     6.05%|   0:00:10.0| 1595.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:01    812] |  -0.829|   -0.829|-883.776| -883.776|     6.05%|   0:00:08.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:02    814] |  -0.829|   -0.829|-883.445| -883.445|     6.05%|   0:00:01.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:04    816] |  -0.829|   -0.829|-883.071| -883.071|     6.06%|   0:00:02.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:05    816] |  -0.829|   -0.829|-882.793| -882.793|     6.06%|   0:00:01.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:05    816] |  -0.827|   -0.827|-882.704| -882.704|     6.06%|   0:00:00.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:16    828] |  -0.827|   -0.827|-882.233| -882.233|     6.06%|   0:00:11.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:19    830] |  -0.827|   -0.827|-882.139| -882.139|     6.06%|   0:00:03.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:19    831] |  -0.826|   -0.826|-881.717| -881.717|     6.07%|   0:00:00.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:28    839] |  -0.826|   -0.826|-881.423| -881.423|     6.07%|   0:00:09.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:34    846] |  -0.826|   -0.826|-881.303| -881.303|     6.07%|   0:00:06.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:35    846] |  -0.826|   -0.826|-881.246| -881.246|     6.07%|   0:00:01.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:36    847] |  -0.826|   -0.826|-880.393| -880.393|     6.08%|   0:00:01.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:37    848] |  -0.825|   -0.825|-880.174| -880.174|     6.08%|   0:00:01.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:39    850] |  -0.825|   -0.825|-880.160| -880.160|     6.08%|   0:00:02.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:40    851] |  -0.825|   -0.825|-879.998| -879.998|     6.08%|   0:00:01.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:40    852] |  -0.825|   -0.825|-879.970| -879.970|     6.09%|   0:00:00.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:17:51    863] |  -0.820|   -0.820|-879.300| -879.300|     6.09%|   0:00:11.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_13_/D   |
[03/21 05:18:58    930] |  -0.820|   -0.820|-877.035| -877.035|     6.09%|   0:01:07.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 05:19:05    937] |  -0.818|   -0.818|-876.183| -876.183|     6.10%|   0:00:07.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:19:27    958] |  -0.818|   -0.818|-875.084| -875.084|     6.10%|   0:00:22.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:19:30    962] |  -0.818|   -0.818|-874.659| -874.659|     6.10%|   0:00:03.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:19:30    962] |  -0.818|   -0.818|-874.515| -874.515|     6.10%|   0:00:00.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:19:32    963] |  -0.817|   -0.817|-873.119| -873.119|     6.12%|   0:00:02.0| 1587.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:19:35    967] |  -0.815|   -0.815|-872.578| -872.578|     6.12%|   0:00:03.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:39    970] |  -0.814|   -0.814|-872.211| -872.211|     6.12%|   0:00:04.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:40    972] |  -0.814|   -0.814|-871.727| -871.727|     6.12%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:40    972] |  -0.814|   -0.814|-871.688| -871.688|     6.12%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:42    974] |  -0.812|   -0.812|-870.758| -870.758|     6.15%|   0:00:02.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:19:46    978] |  -0.812|   -0.812|-870.365| -870.365|     6.15%|   0:00:04.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:46    978] |  -0.812|   -0.812|-870.154| -870.154|     6.15%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:47    978] |  -0.812|   -0.812|-869.953| -869.953|     6.15%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:47    979] |  -0.812|   -0.812|-869.862| -869.862|     6.15%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:49    981] |  -0.811|   -0.811|-869.262| -869.262|     6.17%|   0:00:02.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:51    983] |  -0.812|   -0.812|-868.623| -868.623|     6.19%|   0:00:02.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:51    983] |  -0.810|   -0.810|-868.567| -868.567|     6.19%|   0:00:00.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:19:53    984] |  -0.809|   -0.809|-868.065| -868.065|     6.19%|   0:00:02.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_13_/D   |
[03/21 05:19:57    989] |  -0.809|   -0.809|-867.633| -867.633|     6.19%|   0:00:04.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_14_/D   |
[03/21 05:19:58    990] |  -0.808|   -0.808|-867.273| -867.273|     6.19%|   0:00:01.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:20:03    995] |  -0.807|   -0.807|-866.735| -866.735|     6.19%|   0:00:05.0| 1555.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:20:09   1000] |  -0.807|   -0.807|-866.228| -866.228|     6.19%|   0:00:06.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_16_/D   |
[03/21 05:20:12   1003] |  -0.807|   -0.807|-865.428| -865.428|     6.22%|   0:00:03.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_14_/D   |
[03/21 05:20:13   1005] |  -0.806|   -0.806|-865.252| -865.252|     6.23%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:20:20   1011] |  -0.806|   -0.806|-864.305| -864.305|     6.23%|   0:00:07.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
[03/21 05:20:21   1012] |  -0.806|   -0.806|-863.016| -863.016|     6.23%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:20:22   1014] |  -0.804|   -0.804|-862.544| -862.544|     6.25%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:20:25   1017] |  -0.804|   -0.804|-862.127| -862.127|     6.25%|   0:00:03.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:20:30   1022] |  -0.804|   -0.804|-861.627| -861.627|     6.25%|   0:00:05.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 05:20:31   1023] |  -0.804|   -0.804|-861.408| -861.408|     6.25%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 05:20:32   1024] |  -0.804|   -0.804|-861.378| -861.378|     6.25%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 05:20:32   1024] |  -0.804|   -0.804|-861.366| -861.366|     6.25%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 05:20:34   1025] |  -0.803|   -0.803|-861.192| -861.192|     6.26%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:20:39   1030] |  -0.803|   -0.803|-860.728| -860.728|     6.26%|   0:00:05.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:20:40   1032] |  -0.802|   -0.802|-860.573| -860.573|     6.26%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:20:45   1036] |  -0.802|   -0.802|-860.342| -860.342|     6.27%|   0:00:05.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:20:45   1037] |  -0.802|   -0.802|-860.264| -860.264|     6.27%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:20:46   1037] |  -0.802|   -0.802|-860.253| -860.253|     6.27%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:20:47   1039] |  -0.803|   -0.803|-860.171| -860.171|     6.28%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:20:48   1039] |  -0.801|   -0.801|-859.905| -859.905|     6.28%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D   |
[03/21 05:20:49   1041] |  -0.801|   -0.801|-859.597| -859.597|     6.29%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:20:53   1045] |  -0.801|   -0.801|-859.538| -859.538|     6.29%|   0:00:04.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:20:55   1047] |  -0.801|   -0.801|-859.352| -859.352|     6.29%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:20:56   1048] |  -0.801|   -0.801|-859.071| -859.071|     6.30%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:20:56   1048] |  -0.801|   -0.801|-859.018| -859.018|     6.30%|   0:00:00.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:20:58   1050] |  -0.801|   -0.801|-858.185| -858.185|     6.31%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:20:59   1051] |  -0.801|   -0.801|-857.834| -857.834|     6.31%|   0:00:01.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:21:01   1053] |  -0.801|   -0.801|-857.996| -857.996|     6.32%|   0:00:02.0| 1565.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:21:01   1053] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:21:01   1053] 
[03/21 05:21:01   1053] *** Finish Core Optimize Step (cpu=0:04:27 real=0:04:27 mem=1565.0M) ***
[03/21 05:21:01   1053] Active Path Group: default 
[03/21 05:21:01   1053] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:21:01   1053] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:21:01   1053] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:21:01   1053] |   0.010|   -0.801|   0.000| -857.996|     6.32%|   0:00:00.0| 1565.0M|   WC_VIEW|  default| kmem_instance/CEN                                  |
[03/21 05:21:02   1053] |   0.017|   -0.801|   0.000| -857.996|     6.32%|   0:00:01.0| 1565.0M|   WC_VIEW|  default| psum_mem_instance/WEN                              |
[03/21 05:21:02   1053] |   0.017|   -0.801|   0.000| -857.996|     6.32%|   0:00:00.0| 1565.0M|   WC_VIEW|  default| psum_mem_instance/WEN                              |
[03/21 05:21:02   1053] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:21:02   1053] 
[03/21 05:21:02   1053] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=1565.0M) ***
[03/21 05:21:02   1053] 
[03/21 05:21:02   1053] *** Finished Optimize Step Cumulative (cpu=0:04:27 real=0:04:28 mem=1565.0M) ***
[03/21 05:21:02   1053] ** GigaOpt Optimizer WNS Slack -0.801 TNS Slack -857.996 Density 6.32
[03/21 05:21:02   1053] Placement Snapshot: Density distribution:
[03/21 05:21:02   1053] [1.00 -  +++]: 3974 (86.24%)
[03/21 05:21:02   1053] [0.95 - 1.00]: 9 (0.20%)
[03/21 05:21:02   1053] [0.90 - 0.95]: 49 (1.06%)
[03/21 05:21:02   1053] [0.85 - 0.90]: 9 (0.20%)
[03/21 05:21:02   1053] [0.80 - 0.85]: 9 (0.20%)
[03/21 05:21:02   1053] [0.75 - 0.80]: 5 (0.11%)
[03/21 05:21:02   1053] [0.70 - 0.75]: 5 (0.11%)
[03/21 05:21:02   1053] [0.65 - 0.70]: 12 (0.26%)
[03/21 05:21:02   1053] [0.60 - 0.65]: 77 (1.67%)
[03/21 05:21:02   1053] [0.55 - 0.60]: 18 (0.39%)
[03/21 05:21:02   1053] [0.50 - 0.55]: 12 (0.26%)
[03/21 05:21:02   1053] [0.45 - 0.50]: 16 (0.35%)
[03/21 05:21:02   1053] [0.40 - 0.45]: 31 (0.67%)
[03/21 05:21:02   1053] [0.35 - 0.40]: 41 (0.89%)
[03/21 05:21:02   1053] [0.30 - 0.35]: 42 (0.91%)
[03/21 05:21:02   1053] [0.25 - 0.30]: 38 (0.82%)
[03/21 05:21:02   1053] [0.20 - 0.25]: 129 (2.80%)
[03/21 05:21:02   1053] [0.15 - 0.20]: 56 (1.22%)
[03/21 05:21:02   1053] [0.10 - 0.15]: 41 (0.89%)
[03/21 05:21:02   1053] [0.05 - 0.10]: 25 (0.54%)
[03/21 05:21:02   1053] [0.00 - 0.05]: 10 (0.22%)
[03/21 05:21:02   1053] Begin: Area Reclaim Optimization
[03/21 05:21:02   1053] Reclaim Optimization WNS Slack -0.801  TNS Slack -857.996 Density 6.32
[03/21 05:21:02   1053] +----------+---------+--------+--------+------------+--------+
[03/21 05:21:02   1053] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/21 05:21:02   1053] +----------+---------+--------+--------+------------+--------+
[03/21 05:21:02   1053] |     6.32%|        -|  -0.801|-857.996|   0:00:00.0| 1565.0M|
[03/21 05:21:04   1056] |     6.30%|       99|  -0.812|-858.748|   0:00:02.0| 1565.0M|
[03/21 05:21:10   1062] |     6.25%|      621|  -0.803|-857.213|   0:00:06.0| 1565.0M|
[03/21 05:21:10   1062] |     6.25%|       16|  -0.803|-857.228|   0:00:00.0| 1565.0M|
[03/21 05:21:10   1062] |     6.25%|        0|  -0.803|-857.228|   0:00:00.0| 1565.0M|
[03/21 05:21:10   1062] +----------+---------+--------+--------+------------+--------+
[03/21 05:21:10   1062] Reclaim Optimization End WNS Slack -0.802  TNS Slack -857.228 Density 6.25
[03/21 05:21:10   1062] 
[03/21 05:21:10   1062] ** Summary: Restruct = 0 Buffer Deletion = 50 Declone = 53 Resize = 532 **
[03/21 05:21:10   1062] --------------------------------------------------------------
[03/21 05:21:10   1062] |                                   | Total     | Sequential |
[03/21 05:21:10   1062] --------------------------------------------------------------
[03/21 05:21:10   1062] | Num insts resized                 |     516  |       0    |
[03/21 05:21:10   1062] | Num insts undone                  |     105  |       0    |
[03/21 05:21:10   1062] | Num insts Downsized               |     516  |       0    |
[03/21 05:21:10   1062] | Num insts Samesized               |       0  |       0    |
[03/21 05:21:10   1062] | Num insts Upsized                 |       0  |       0    |
[03/21 05:21:10   1062] | Num multiple commits+uncommits    |      16  |       -    |
[03/21 05:21:10   1062] --------------------------------------------------------------
[03/21 05:21:10   1062] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:21:10   1062] Layer 7 has 349 constrained nets 
[03/21 05:21:10   1062] **** End NDR-Layer Usage Statistics ****
[03/21 05:21:10   1062] ** Finished Core Area Reclaim Optimization (cpu = 0:00:08.7) (real = 0:00:08.0) **
[03/21 05:21:10   1062] *** Finished Area Reclaim Optimization (cpu=0:00:09, real=0:00:08, mem=1557.04M, totSessionCpu=0:17:42).
[03/21 05:21:10   1062] Placement Snapshot: Density distribution:
[03/21 05:21:10   1062] [1.00 -  +++]: 3974 (86.24%)
[03/21 05:21:10   1062] [0.95 - 1.00]: 9 (0.20%)
[03/21 05:21:10   1062] [0.90 - 0.95]: 50 (1.09%)
[03/21 05:21:10   1062] [0.85 - 0.90]: 8 (0.17%)
[03/21 05:21:10   1062] [0.80 - 0.85]: 9 (0.20%)
[03/21 05:21:10   1062] [0.75 - 0.80]: 5 (0.11%)
[03/21 05:21:10   1062] [0.70 - 0.75]: 5 (0.11%)
[03/21 05:21:10   1062] [0.65 - 0.70]: 12 (0.26%)
[03/21 05:21:10   1062] [0.60 - 0.65]: 77 (1.67%)
[03/21 05:21:10   1062] [0.55 - 0.60]: 20 (0.43%)
[03/21 05:21:10   1062] [0.50 - 0.55]: 11 (0.24%)
[03/21 05:21:10   1062] [0.45 - 0.50]: 18 (0.39%)
[03/21 05:21:10   1062] [0.40 - 0.45]: 30 (0.65%)
[03/21 05:21:10   1062] [0.35 - 0.40]: 42 (0.91%)
[03/21 05:21:10   1062] [0.30 - 0.35]: 43 (0.93%)
[03/21 05:21:10   1062] [0.25 - 0.30]: 39 (0.85%)
[03/21 05:21:10   1062] [0.20 - 0.25]: 135 (2.93%)
[03/21 05:21:10   1062] [0.15 - 0.20]: 56 (1.22%)
[03/21 05:21:10   1062] [0.10 - 0.15]: 44 (0.95%)
[03/21 05:21:10   1062] [0.05 - 0.10]: 15 (0.33%)
[03/21 05:21:10   1062] [0.00 - 0.05]: 6 (0.13%)
[03/21 05:21:11   1062] *** Starting refinePlace (0:17:43 mem=1557.0M) ***
[03/21 05:21:11   1062] Total net bbox length = 5.560e+05 (3.115e+05 2.445e+05) (ext = 1.342e+05)
[03/21 05:21:11   1062] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:21:11   1062] default core: bins with density >  0.75 =  4.1 % ( 205 / 5000 )
[03/21 05:21:11   1062] Density distribution unevenness ratio = 90.372%
[03/21 05:21:11   1062] RPlace IncrNP: Rollback Lev = -3
[03/21 05:21:11   1062] RPlace: Density =1.082222, incremental np is triggered.
[03/21 05:21:11   1062] nrCritNet: 2.00% ( 428 / 21441 ) cutoffSlk: -818.3ps stdDelay: 14.2ps
[03/21 05:21:15   1067] default core: bins with density >  0.75 = 4.26 % ( 213 / 5000 )
[03/21 05:21:15   1067] Density distribution unevenness ratio = 90.370%
[03/21 05:21:15   1067] RPlace postIncrNP: Density = 1.082222 -> 0.994444.
[03/21 05:21:15   1067] RPlace postIncrNP Info: Density distribution changes:
[03/21 05:21:15   1067] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:21:15   1067] [1.05 - 1.10] :	 1 (0.02%) -> 0 (0.00%)
[03/21 05:21:15   1067] [1.00 - 1.05] :	 4 (0.08%) -> 0 (0.00%)
[03/21 05:21:15   1067] [0.95 - 1.00] :	 17 (0.34%) -> 12 (0.24%)
[03/21 05:21:15   1067] [0.90 - 0.95] :	 43 (0.86%) -> 34 (0.68%)
[03/21 05:21:15   1067] [0.85 - 0.90] :	 52 (1.04%) -> 66 (1.32%)
[03/21 05:21:15   1067] [0.80 - 0.85] :	 50 (1.00%) -> 61 (1.22%)
[03/21 05:21:15   1067] [CPU] RefinePlace/IncrNP (cpu=0:00:05.0, real=0:00:04.0, mem=1610.2MB) @(0:17:43 - 0:17:48).
[03/21 05:21:15   1067] Move report: incrNP moves 2456 insts, mean move: 5.27 um, max move: 50.00 um
[03/21 05:21:15   1067] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_2548_0): (1120.20, 424.60) --> (1161.20, 415.60)
[03/21 05:21:15   1067] Move report: Timing Driven Placement moves 2456 insts, mean move: 5.27 um, max move: 50.00 um
[03/21 05:21:15   1067] 	Max move on inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_2548_0): (1120.20, 424.60) --> (1161.20, 415.60)
[03/21 05:21:15   1067] 	Runtime: CPU: 0:00:05.0 REAL: 0:00:04.0 MEM: 1610.2MB
[03/21 05:21:15   1067] Starting refinePlace ...
[03/21 05:21:15   1067] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:21:16   1067] default core: bins with density >  0.75 = 4.26 % ( 213 / 5000 )
[03/21 05:21:16   1067] Density distribution unevenness ratio = 90.243%
[03/21 05:21:16   1068]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:21:16   1068] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1610.2MB) @(0:17:48 - 0:17:49).
[03/21 05:21:16   1068] Move report: preRPlace moves 6143 insts, mean move: 0.78 um, max move: 7.60 um
[03/21 05:21:16   1068] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_): (623.40, 426.40) --> (629.20, 424.60)
[03/21 05:21:16   1068] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFCNQD1
[03/21 05:21:16   1068] Move report: Detail placement moves 6143 insts, mean move: 0.78 um, max move: 7.60 um
[03/21 05:21:16   1068] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_): (623.40, 426.40) --> (629.20, 424.60)
[03/21 05:21:16   1068] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1610.2MB
[03/21 05:21:16   1068] Statistics of distance of Instance movement in refine placement:
[03/21 05:21:16   1068]   maximum (X+Y) =        49.80 um
[03/21 05:21:16   1068]   inst (mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_2548_0) with max move: (1120.2, 424.6) -> (1161, 415.6)
[03/21 05:21:16   1068]   mean    (X+Y) =         2.25 um
[03/21 05:21:16   1068] Total instances flipped for legalization: 20
[03/21 05:21:16   1068] Summary Report:
[03/21 05:21:16   1068] Instances move: 7705 (out of 19055 movable)
[03/21 05:21:16   1068] Mean displacement: 2.25 um
[03/21 05:21:16   1068] Max displacement: 49.80 um (Instance: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_2548_0) (1120.2, 424.6) -> (1161, 415.6)
[03/21 05:21:16   1068] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/21 05:21:16   1068] Total instances moved : 7705
[03/21 05:21:16   1068] Total net bbox length = 5.609e+05 (3.157e+05 2.452e+05) (ext = 1.342e+05)
[03/21 05:21:16   1068] Runtime: CPU: 0:00:05.9 REAL: 0:00:05.0 MEM: 1610.2MB
[03/21 05:21:16   1068] [CPU] RefinePlace/total (cpu=0:00:05.9, real=0:00:05.0, mem=1610.2MB) @(0:17:43 - 0:17:49).
[03/21 05:21:16   1068] *** Finished refinePlace (0:17:49 mem=1610.2M) ***
[03/21 05:21:16   1068] Finished re-routing un-routed nets (0:00:00.0 1610.2M)
[03/21 05:21:16   1068] 
[03/21 05:21:17   1069] 
[03/21 05:21:17   1069] Density : 0.0625
[03/21 05:21:17   1069] Max route overflow : 0.0001
[03/21 05:21:17   1069] 
[03/21 05:21:17   1069] 
[03/21 05:21:17   1069] *** Finish Physical Update (cpu=0:00:06.7 real=0:00:07.0 mem=1610.2M) ***
[03/21 05:21:17   1069] ** GigaOpt Optimizer WNS Slack -0.816 TNS Slack -859.154 Density 6.25
[03/21 05:21:17   1069] Skipped Place ECO bump recovery (WNS opt)
[03/21 05:21:17   1069] Optimizer WNS Pass 2
[03/21 05:21:17   1069] Active Path Group: reg2reg  
[03/21 05:21:17   1069] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:21:17   1069] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:21:17   1069] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:21:17   1069] |  -0.816|   -0.816|-859.154| -859.154|     6.25%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:21:17   1069] |  -0.816|   -0.816|-858.931| -858.931|     6.25%|   0:00:00.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_13_/D   |
[03/21 05:21:18   1069] |  -0.811|   -0.811|-858.951| -858.951|     6.25%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:21:22   1074] |  -0.807|   -0.807|-858.626| -858.626|     6.25%|   0:00:04.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:21:26   1078] |  -0.806|   -0.806|-857.596| -857.596|     6.26%|   0:00:04.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_19_/D   |
[03/21 05:21:33   1085] |  -0.803|   -0.803|-857.436| -857.436|     6.26%|   0:00:07.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:21:43   1095] |  -0.805|   -0.805|-857.163| -857.163|     6.26%|   0:00:10.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:21:44   1096] |  -0.802|   -0.802|-857.080| -857.080|     6.26%|   0:00:01.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:21:46   1098] |  -0.802|   -0.802|-857.067| -857.067|     6.26%|   0:00:02.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:21:53   1105] |  -0.802|   -0.802|-856.899| -856.899|     6.26%|   0:00:07.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:21:56   1108] |  -0.802|   -0.802|-856.775| -856.775|     6.26%|   0:00:03.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:21:58   1110] |  -0.801|   -0.801|-856.488| -856.488|     6.28%|   0:00:02.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:22:07   1119] |  -0.800|   -0.800|-856.245| -856.245|     6.27%|   0:00:09.0| 1610.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:22:17   1129] |  -0.800|   -0.800|-856.004| -856.004|     6.28%|   0:00:10.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:22:20   1131] |  -0.797|   -0.797|-855.574| -855.574|     6.29%|   0:00:03.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:22:57   1168] |  -0.797|   -0.797|-854.708| -854.708|     6.29%|   0:00:37.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:23:02   1174] |  -0.797|   -0.797|-854.439| -854.439|     6.29%|   0:00:05.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:23:05   1177] |  -0.797|   -0.797|-854.123| -854.123|     6.31%|   0:00:03.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:23:07   1179] |  -0.797|   -0.797|-853.725| -853.725|     6.32%|   0:00:02.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:23:07   1179] |  -0.797|   -0.797|-853.691| -853.691|     6.32%|   0:00:00.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:23:22   1194] |  -0.797|   -0.797|-853.539| -853.539|     6.32%|   0:00:15.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:23:27   1199] |  -0.797|   -0.797|-853.494| -853.494|     6.33%|   0:00:05.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:23:27   1199] |  -0.795|   -0.795|-853.109| -853.109|     6.33%|   0:00:00.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:23:49   1221] |  -0.795|   -0.795|-852.217| -852.217|     6.33%|   0:00:22.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:23:53   1225] |  -0.795|   -0.795|-852.057| -852.057|     6.33%|   0:00:04.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:23:55   1227] |  -0.795|   -0.795|-851.658| -851.658|     6.35%|   0:00:02.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:13   1245] |  -0.795|   -0.795|-851.641| -851.641|     6.36%|   0:00:18.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:17   1249] |  -0.797|   -0.797|-851.596| -851.596|     6.36%|   0:00:04.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:18   1249] |  -0.797|   -0.797|-851.518| -851.518|     6.36%|   0:00:01.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:18   1250] |  -0.797|   -0.797|-851.500| -851.500|     6.36%|   0:00:00.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:18   1250] |  -0.797|   -0.797|-851.473| -851.473|     6.36%|   0:00:00.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:22   1253] |  -0.797|   -0.797|-851.421| -851.421|     6.37%|   0:00:04.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:22   1254] |  -0.797|   -0.797|-851.421| -851.421|     6.37%|   0:00:00.0| 1570.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:22   1254] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:24:22   1254] 
[03/21 05:24:22   1254] *** Finish Core Optimize Step (cpu=0:03:05 real=0:03:05 mem=1570.2M) ***
[03/21 05:24:22   1254] Active Path Group: default 
[03/21 05:24:22   1254] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:24:22   1254] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:24:22   1254] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:24:22   1254] |   0.004|   -0.797|   0.000| -851.421|     6.37%|   0:00:00.0| 1570.2M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q4_reg_19_/E   |
[03/21 05:24:22   1254] |   0.010|   -0.797|   0.000| -851.422|     6.37%|   0:00:00.0| 1570.2M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
[03/21 05:24:22   1254] |   0.017|   -0.797|   0.000| -851.419|     6.37%|   0:00:00.0| 1570.2M|   WC_VIEW|  default| psum_mem_instance/WEN                              |
[03/21 05:24:22   1254] |   0.017|   -0.797|   0.000| -851.418|     6.37%|   0:00:00.0| 1570.2M|   WC_VIEW|  default| psum_mem_instance/WEN                              |
[03/21 05:24:22   1254] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:24:22   1254] 
[03/21 05:24:22   1254] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1570.2M) ***
[03/21 05:24:22   1254] 
[03/21 05:24:22   1254] *** Finished Optimize Step Cumulative (cpu=0:03:05 real=0:03:05 mem=1570.2M) ***
[03/21 05:24:22   1254] ** GigaOpt Optimizer WNS Slack -0.797 TNS Slack -851.418 Density 6.37
[03/21 05:24:22   1254] *** Starting refinePlace (0:20:55 mem=1570.2M) ***
[03/21 05:24:23   1254] Total net bbox length = 5.657e+05 (3.188e+05 2.469e+05) (ext = 1.342e+05)
[03/21 05:24:23   1254] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:24:23   1254] default core: bins with density >  0.75 = 4.36 % ( 218 / 5000 )
[03/21 05:24:23   1254] Density distribution unevenness ratio = 90.364%
[03/21 05:24:23   1254] RPlace IncrNP: Rollback Lev = -3
[03/21 05:24:23   1254] RPlace: Density =1.005556, incremental np is triggered.
[03/21 05:24:23   1255] nrCritNet: 1.97% ( 433 / 21958 ) cutoffSlk: -809.7ps stdDelay: 14.2ps
[03/21 05:24:27   1259] default core: bins with density >  0.75 = 4.44 % ( 222 / 5000 )
[03/21 05:24:27   1259] Density distribution unevenness ratio = 90.353%
[03/21 05:24:27   1259] RPlace postIncrNP: Density = 1.005556 -> 0.996667.
[03/21 05:24:27   1259] RPlace postIncrNP Info: Density distribution changes:
[03/21 05:24:27   1259] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:24:27   1259] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:24:27   1259] [1.00 - 1.05] :	 1 (0.02%) -> 0 (0.00%)
[03/21 05:24:27   1259] [0.95 - 1.00] :	 20 (0.40%) -> 18 (0.36%)
[03/21 05:24:27   1259] [0.90 - 0.95] :	 53 (1.06%) -> 45 (0.90%)
[03/21 05:24:27   1259] [0.85 - 0.90] :	 60 (1.20%) -> 67 (1.34%)
[03/21 05:24:27   1259] [0.80 - 0.85] :	 54 (1.08%) -> 61 (1.22%)
[03/21 05:24:27   1259] [CPU] RefinePlace/IncrNP (cpu=0:00:04.4, real=0:00:04.0, mem=1620.2MB) @(0:20:55 - 0:20:59).
[03/21 05:24:27   1259] Move report: incrNP moves 1539 insts, mean move: 5.34 um, max move: 37.00 um
[03/21 05:24:27   1259] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_2189_0): (975.80, 503.80) --> (958.60, 523.60)
[03/21 05:24:27   1259] Move report: Timing Driven Placement moves 1539 insts, mean move: 5.34 um, max move: 37.00 um
[03/21 05:24:27   1259] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_2189_0): (975.80, 503.80) --> (958.60, 523.60)
[03/21 05:24:27   1259] 	Runtime: CPU: 0:00:04.5 REAL: 0:00:04.0 MEM: 1620.2MB
[03/21 05:24:27   1259] Starting refinePlace ...
[03/21 05:24:27   1259] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:24:27   1259] default core: bins with density >  0.75 = 4.44 % ( 222 / 5000 )
[03/21 05:24:27   1259] Density distribution unevenness ratio = 90.230%
[03/21 05:24:28   1260]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:24:28   1260] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=1620.2MB) @(0:20:59 - 0:21:00).
[03/21 05:24:28   1260] Move report: preRPlace moves 4441 insts, mean move: 0.72 um, max move: 5.60 um
[03/21 05:24:28   1260] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U927): (773.80, 421.00) --> (775.80, 424.60)
[03/21 05:24:28   1260] 	Length: 40 sites, height: 1 rows, site name: core, cell type: FA1D4
[03/21 05:24:28   1260] Move report: Detail placement moves 4441 insts, mean move: 0.72 um, max move: 5.60 um
[03/21 05:24:28   1260] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U927): (773.80, 421.00) --> (775.80, 424.60)
[03/21 05:24:28   1260] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 1620.2MB
[03/21 05:24:28   1260] Statistics of distance of Instance movement in refine placement:
[03/21 05:24:28   1260]   maximum (X+Y) =        37.00 um
[03/21 05:24:28   1260]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_2189_0) with max move: (975.8, 503.8) -> (958.6, 523.6)
[03/21 05:24:28   1260]   mean    (X+Y) =         2.08 um
[03/21 05:24:28   1260] Total instances flipped for legalization: 5
[03/21 05:24:28   1260] Summary Report:
[03/21 05:24:28   1260] Instances move: 5324 (out of 19595 movable)
[03/21 05:24:28   1260] Mean displacement: 2.08 um
[03/21 05:24:28   1260] Max displacement: 37.00 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_2189_0) (975.8, 503.8) -> (958.6, 523.6)
[03/21 05:24:28   1260] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/21 05:24:28   1260] Total instances moved : 5324
[03/21 05:24:28   1260] Total net bbox length = 5.695e+05 (3.206e+05 2.489e+05) (ext = 1.342e+05)
[03/21 05:24:28   1260] Runtime: CPU: 0:00:05.4 REAL: 0:00:06.0 MEM: 1620.2MB
[03/21 05:24:28   1260] [CPU] RefinePlace/total (cpu=0:00:05.4, real=0:00:06.0, mem=1620.2MB) @(0:20:55 - 0:21:00).
[03/21 05:24:28   1260] *** Finished refinePlace (0:21:00 mem=1620.2M) ***
[03/21 05:24:28   1260] Finished re-routing un-routed nets (0:00:00.0 1620.2M)
[03/21 05:24:28   1260] 
[03/21 05:24:28   1260] 
[03/21 05:24:28   1260] Density : 0.0637
[03/21 05:24:28   1260] Max route overflow : 0.0001
[03/21 05:24:28   1260] 
[03/21 05:24:28   1260] 
[03/21 05:24:28   1260] *** Finish Physical Update (cpu=0:00:06.2 real=0:00:06.0 mem=1620.2M) ***
[03/21 05:24:28   1260] ** GigaOpt Optimizer WNS Slack -0.824 TNS Slack -854.296 Density 6.37
[03/21 05:24:28   1260] Skipped Place ECO bump recovery (WNS opt)
[03/21 05:24:28   1260] Optimizer WNS Pass 3
[03/21 05:24:29   1261] Active Path Group: reg2reg  
[03/21 05:24:29   1261] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:24:29   1261] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:24:29   1261] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:24:29   1261] |  -0.824|   -0.824|-854.296| -854.296|     6.37%|   0:00:00.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:31   1263] |  -0.813|   -0.813|-853.555| -853.555|     6.37%|   0:00:02.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:32   1264] |  -0.807|   -0.807|-853.143| -853.143|     6.37%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:35   1267] |  -0.807|   -0.807|-853.036| -853.036|     6.37%|   0:00:03.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:36   1268] |  -0.802|   -0.802|-852.926| -852.926|     6.38%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:39   1271] |  -0.801|   -0.801|-852.366| -852.366|     6.38%|   0:00:03.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:39   1271] |  -0.796|   -0.796|-852.134| -852.134|     6.38%|   0:00:00.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:24:57   1289] |  -0.795|   -0.795|-851.698| -851.698|     6.38%|   0:00:18.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:25:04   1296] |  -0.795|   -0.795|-851.361| -851.361|     6.38%|   0:00:07.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:25:06   1298] |  -0.795|   -0.795|-851.178| -851.178|     6.39%|   0:00:02.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:25:08   1300] |  -0.791|   -0.791|-850.967| -850.967|     6.39%|   0:00:02.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:26:19   1371] |  -0.791|   -0.791|-848.380| -848.380|     6.39%|   0:01:11.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:26:24   1376] |  -0.791|   -0.791|-848.096| -848.096|     6.39%|   0:00:05.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:26:28   1380] |  -0.790|   -0.790|-847.263| -847.263|     6.41%|   0:00:04.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:26:48   1400] |  -0.790|   -0.790|-846.814| -846.814|     6.42%|   0:00:20.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:26:49   1401] |  -0.790|   -0.790|-846.749| -846.749|     6.42%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:26:51   1403] |  -0.789|   -0.789|-846.292| -846.292|     6.44%|   0:00:02.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:27:08   1420] |  -0.790|   -0.790|-845.854| -845.854|     6.44%|   0:00:17.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:27:10   1422] |  -0.790|   -0.790|-845.763| -845.763|     6.44%|   0:00:02.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:27:10   1422] |  -0.787|   -0.787|-845.588| -845.588|     6.44%|   0:00:00.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:27:32   1444] |  -0.788|   -0.788|-844.746| -844.746|     6.44%|   0:00:22.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:27:33   1445] |  -0.788|   -0.788|-844.515| -844.515|     6.44%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:27:36   1448] |  -0.787|   -0.787|-844.063| -844.063|     6.45%|   0:00:03.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:27:47   1459] |  -0.786|   -0.786|-843.577| -843.577|     6.47%|   0:00:11.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:27:48   1460] |  -0.786|   -0.786|-843.265| -843.265|     6.47%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:27:49   1461] |  -0.786|   -0.786|-843.196| -843.196|     6.47%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:27:51   1463] |  -0.784|   -0.784|-842.616| -842.616|     6.48%|   0:00:02.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:27:53   1465] |  -0.784|   -0.784|-842.329| -842.329|     6.48%|   0:00:02.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:27:54   1466] |  -0.784|   -0.784|-842.228| -842.228|     6.48%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:27:57   1469] |  -0.783|   -0.783|-841.980| -841.980|     6.50%|   0:00:03.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:02   1474] |  -0.783|   -0.783|-841.660| -841.660|     6.51%|   0:00:05.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:03   1475] |  -0.783|   -0.783|-841.490| -841.490|     6.51%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:03   1475] |  -0.783|   -0.783|-841.351| -841.351|     6.51%|   0:00:00.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:03   1475] |  -0.783|   -0.783|-841.273| -841.273|     6.51%|   0:00:00.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:03   1476] |  -0.783|   -0.783|-841.258| -841.258|     6.51%|   0:00:00.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:06   1478] |  -0.783|   -0.783|-840.783| -840.783|     6.52%|   0:00:03.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:07   1480] |  -0.783|   -0.783|-840.758| -840.758|     6.52%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:08   1480] |  -0.783|   -0.783|-840.752| -840.752|     6.52%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:09   1481] Analyzing useful skew in preCTS mode ...
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_/CP
[03/21 05:28:09   1481] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_/CP
[03/21 05:28:09   1481]  ** Useful skew failure reasons **
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:09   1481] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:23   1496] |  -0.781|   -0.781|-840.547| -841.305|     6.53%|   0:00:15.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:28:26   1498] |  -0.780|   -0.780|-840.464| -841.222|     6.53%|   0:00:03.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:28   1500] |  -0.780|   -0.780|-840.193| -840.951|     6.53%|   0:00:02.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:31   1503] |  -0.780|   -0.780|-839.706| -840.464|     6.54%|   0:00:03.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:34   1506] |  -0.780|   -0.780|-839.653| -840.411|     6.55%|   0:00:03.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:34   1506] |  -0.780|   -0.780|-839.626| -840.384|     6.55%|   0:00:00.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:35   1507] |  -0.780|   -0.780|-839.569| -840.327|     6.55%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:36   1508] |  -0.780|   -0.780|-839.561| -840.319|     6.56%|   0:00:01.0| 1620.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:37   1509] Analyzing useful skew in preCTS mode ...
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_18_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_49_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_60_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_53_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_62_/CP
[03/21 05:28:37   1509] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_30_/CP
[03/21 05:28:37   1509]  ** Useful skew failure reasons **
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509]  ** Useful skew failure reasons **
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509]  ** Useful skew failure reasons **
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:37   1509] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:28:52   1524] |  -0.778|   -0.778|-841.023| -842.551|     6.56%|   0:00:16.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:28:54   1526] |  -0.778|   -0.778|-840.037| -841.574|     6.57%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:28:56   1528] |  -0.778|   -0.778|-839.797| -841.336|     6.58%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:58   1530] |  -0.778|   -0.778|-839.721| -841.260|     6.58%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:59   1531] |  -0.778|   -0.778|-839.689| -841.228|     6.58%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:28:59   1531] |  -0.778|   -0.778|-839.606| -841.145|     6.59%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:29:00   1532] |  -0.778|   -0.778|-839.554| -841.093|     6.59%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:29:02   1534] Analyzing useful skew in preCTS mode ...
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_4_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_50_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_38_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_37_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_25_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_58_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_43_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_41_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_63_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_28_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_50_/CP
[03/21 05:29:02   1534] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_/CP
[03/21 05:29:02   1534]  ** Useful skew failure reasons **
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534]  ** Useful skew failure reasons **
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534]  ** Useful skew failure reasons **
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:02   1534] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:20   1552] |  -0.776|   -0.776|-840.561| -843.550|     6.59%|   0:00:20.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:29:22   1554] |  -0.776|   -0.776|-840.491| -843.480|     6.59%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:29:23   1555] |  -0.776|   -0.776|-840.465| -843.462|     6.60%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:29:24   1556] |  -0.776|   -0.776|-840.269| -843.266|     6.60%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:29:27   1559] |  -0.776|   -0.776|-840.164| -843.208|     6.61%|   0:00:03.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:29:28   1560] |  -0.776|   -0.776|-840.146| -843.208|     6.62%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:29:29   1561] Analyzing useful skew in preCTS mode ...
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_52_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_35_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_60_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_36_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_/CP
[03/21 05:29:29   1561] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/CP
[03/21 05:29:29   1561]  ** Useful skew failure reasons **
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561]  ** Useful skew failure reasons **
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561]  ** Useful skew failure reasons **
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:29   1561] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:44   1576] |  -0.774|   -0.774|-841.030| -845.278|     6.62%|   0:00:16.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:29:46   1578] |  -0.774|   -0.774|-840.802| -845.058|     6.64%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:29:48   1580] |  -0.774|   -0.774|-840.721| -844.982|     6.64%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:29:49   1581] |  -0.774|   -0.774|-840.691| -844.952|     6.64%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:29:49   1581] |  -0.774|   -0.774|-840.622| -844.883|     6.64%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:29:50   1582] |  -0.774|   -0.774|-840.603| -844.866|     6.65%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:29:51   1583] |  -0.774|   -0.774|-840.592| -844.880|     6.65%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:29:52   1584] Analyzing useful skew in preCTS mode ...
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_62_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_14_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_51_/CP
[03/21 05:29:52   1584] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_45_/CP
[03/21 05:29:52   1584]  ** Useful skew failure reasons **
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584]  ** Useful skew failure reasons **
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584]  ** Useful skew failure reasons **
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:29:52   1584] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:08   1600] |  -0.772|   -0.772|-841.604| -846.629|     6.65%|   0:00:17.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:30:09   1601] |  -0.772|   -0.772|-841.304| -846.329|     6.65%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:30:09   1602] |  -0.772|   -0.772|-841.234| -846.259|     6.65%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:30:11   1603] |  -0.772|   -0.772|-840.492| -845.536|     6.66%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:30:14   1606] |  -0.772|   -0.772|-840.310| -845.393|     6.67%|   0:00:03.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:30:16   1608] |  -0.772|   -0.772|-840.260| -845.341|     6.68%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:30:16   1608] |  -0.772|   -0.772|-840.187| -845.266|     6.68%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:30:17   1609] Analyzing useful skew in preCTS mode ...
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_52_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_61_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_14_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_23_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_35_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_25_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_34_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_44_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_21_/CP
[03/21 05:30:17   1609] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_/CP
[03/21 05:30:17   1609]  ** Useful skew failure reasons **
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609]  ** Useful skew failure reasons **
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609]  ** Useful skew failure reasons **
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:17   1609] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:27   1619] |  -0.770|   -0.770|-841.471| -847.475|     6.68%|   0:00:11.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:30:32   1624] |  -0.770|   -0.770|-841.399| -847.404|     6.68%|   0:00:05.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:30:32   1624] |  -0.770|   -0.770|-841.389| -847.393|     6.68%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:30:33   1625] |  -0.770|   -0.770|-840.971| -846.977|     6.69%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:30:36   1628] |  -0.770|   -0.770|-840.670| -846.678|     6.70%|   0:00:03.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:30:36   1628] |  -0.770|   -0.770|-840.575| -846.583|     6.70%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:30:36   1628] |  -0.770|   -0.770|-840.565| -846.573|     6.70%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:30:38   1630] |  -0.770|   -0.770|-839.963| -845.989|     6.71%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:30:39   1631] |  -0.770|   -0.770|-839.877| -845.923|     6.71%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:30:39   1631] Analyzing useful skew in preCTS mode ...
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_42_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_15_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_37_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_23_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_29_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_42_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_41_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_10_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_34_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_37_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_55_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_51_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_28_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_46_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_3_/CP
[03/21 05:30:39   1631] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_19_/CP
[03/21 05:30:39   1631]  ** Useful skew failure reasons **
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631]  ** Useful skew failure reasons **
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631]  ** Useful skew failure reasons **
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_45_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:39   1631] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:30:56   1649] |  -0.768|   -0.768|-840.831| -848.521|     6.71%|   0:00:17.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:30:58   1650] |  -0.767|   -0.767|-840.295| -847.988|     6.73%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:31:02   1654] |  -0.766|   -0.766|-839.658| -847.355|     6.73%|   0:00:04.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:31:08   1660] |  -0.767|   -0.767|-839.242| -846.942|     6.73%|   0:00:06.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:31:08   1661] |  -0.766|   -0.766|-839.194| -846.893|     6.73%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:31:10   1662] |  -0.766|   -0.766|-839.053| -846.752|     6.73%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:31:10   1663] |  -0.767|   -0.767|-838.937| -846.638|     6.74%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:31:12   1664] |  -0.767|   -0.767|-838.812| -846.526|     6.75%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:31:13   1665] Analyzing useful skew in preCTS mode ...
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_31_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_20_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_12_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_27_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_1_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_28_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_9_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_27_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_5_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_37_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_52_/CP
[03/21 05:31:13   1665] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_46_/CP
[03/21 05:31:13   1665]  ** Useful skew failure reasons **
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665]  ** Useful skew failure reasons **
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665]  ** Useful skew failure reasons **
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_61_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:13   1665] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:31:22   1674] |  -0.766|   -0.766|-839.900| -848.639|     6.75%|   0:00:10.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:31:22   1674] |  -0.764|   -0.764|-839.778| -848.518|     6.75%|   0:00:00.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:31:25   1677] |  -0.764|   -0.764|-839.642| -848.383|     6.76%|   0:00:03.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:31:40   1692] |  -0.763|   -0.763|-838.992| -847.737|     6.76%|   0:00:15.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:31:44   1696] |  -0.763|   -0.763|-838.826| -847.572|     6.76%|   0:00:04.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:31:45   1697] |  -0.763|   -0.763|-838.810| -847.556|     6.76%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:31:46   1698] |  -0.763|   -0.763|-838.677| -847.432|     6.77%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:31:48   1700] |  -0.763|   -0.763|-837.969| -846.735|     6.77%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:31:49   1701] |  -0.762|   -0.762|-837.895| -846.662|     6.77%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:31:59   1711] |  -0.762|   -0.762|-837.592| -846.359|     6.77%|   0:00:10.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:32:00   1712] |  -0.762|   -0.762|-837.329| -846.096|     6.78%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:32:01   1713] |  -0.762|   -0.762|-837.269| -846.036|     6.78%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:32:03   1715] |  -0.763|   -0.763|-837.116| -845.902|     6.79%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:32:05   1717] |  -0.763|   -0.763|-836.808| -845.645|     6.80%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:32:07   1719] |  -0.762|   -0.762|-836.785| -845.625|     6.80%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:32:08   1720] Analyzing useful skew in preCTS mode ...
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_33_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_2_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_51_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_61_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_30_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_52_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_33_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_13_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_36_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_61_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_3_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_18_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_35_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_42_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_1_/CP
[03/21 05:32:08   1720] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_11_/CP
[03/21 05:32:08   1720]  ** Useful skew failure reasons **
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720]  ** Useful skew failure reasons **
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720]  ** Useful skew failure reasons **
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:08   1720] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:26   1738] |  -0.761|   -0.761|-838.427| -848.415|     6.79%|   0:00:19.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:32:28   1740] |  -0.760|   -0.760|-837.940| -847.928|     6.81%|   0:00:02.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:32:37   1749] |  -0.760|   -0.760|-837.717| -847.704|     6.81%|   0:00:09.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:32:38   1751] |  -0.760|   -0.760|-837.576| -847.565|     6.82%|   0:00:01.0| 1620.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:32:40   1752] |  -0.760|   -0.760|-837.392| -847.381|     6.82%|   0:00:02.0| 1599.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:32:42   1754] |  -0.761|   -0.761|-837.077| -847.095|     6.83%|   0:00:02.0| 1600.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:32:43   1755] |  -0.760|   -0.760|-837.054| -847.097|     6.83%|   0:00:01.0| 1600.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:32:44   1756] |  -0.760|   -0.760|-837.043| -847.086|     6.83%|   0:00:01.0| 1600.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:32:44   1756] Analyzing useful skew in preCTS mode ...
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_43_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_27_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_36_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_22_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_51_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_44_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_1_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_43_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_12_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_38_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_14_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_52_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_19_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_14_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_29_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_59_/CP
[03/21 05:32:44   1756] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_22_/CP
[03/21 05:32:44   1756]  ** Useful skew failure reasons **
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756]  ** Useful skew failure reasons **
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756]  ** Useful skew failure reasons **
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:44   1756] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:32:59   1771] |  -0.758|   -0.758|-837.534| -849.180|     6.83%|   0:00:15.0| 1600.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:02   1774] |  -0.758|   -0.758|-837.496| -849.142|     6.83%|   0:00:03.0| 1600.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:03   1776] |  -0.758|   -0.758|-837.050| -848.705|     6.85%|   0:00:01.0| 1600.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:04   1776] |  -0.758|   -0.758|-837.021| -848.676|     6.85%|   0:00:01.0| 1600.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:08   1780] |  -0.758|   -0.758|-836.867| -848.562|     6.86%|   0:00:04.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:12   1784] |  -0.758|   -0.758|-836.827| -848.550|     6.87%|   0:00:04.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:33:12   1784] Analyzing useful skew in preCTS mode ...
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_0_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_15_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_17_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_4_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_29_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_43_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_30_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_51_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_49_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_45_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_34_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_45_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_18_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_26_/CP
[03/21 05:33:12   1784] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_46_/CP
[03/21 05:33:12   1784]  ** Useful skew failure reasons **
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784]  ** Useful skew failure reasons **
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784]  ** Useful skew failure reasons **
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:12   1784] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:21   1793] |  -0.757|   -0.757|-837.652| -850.640|     6.87%|   0:00:09.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:33:23   1795] |  -0.757|   -0.757|-837.480| -850.468|     6.87%|   0:00:02.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:33:26   1798] |  -0.757|   -0.757|-837.461| -850.528|     6.88%|   0:00:03.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:33:27   1799] Analyzing useful skew in preCTS mode ...
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_33_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_29_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_27_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_12_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_5_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_20_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_10_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_26_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_49_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_59_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_54_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_/CP
[03/21 05:33:27   1799] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_34_/CP
[03/21 05:33:27   1799]  ** Useful skew failure reasons **
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799]  ** Useful skew failure reasons **
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799]  ** Useful skew failure reasons **
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:27   1799] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_17_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:39   1811] |  -0.755|   -0.755|-838.024| -852.036|     6.88%|   0:00:13.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:39   1812] |  -0.755|   -0.755|-837.931| -851.942|     6.88%|   0:00:00.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:40   1812] |  -0.755|   -0.755|-837.925| -851.936|     6.88%|   0:00:01.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:41   1813] |  -0.759|   -0.759|-837.796| -851.824|     6.89%|   0:00:01.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:33:41   1813] |  -0.755|   -0.755|-837.648| -851.676|     6.89%|   0:00:00.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:41   1813] |  -0.755|   -0.755|-837.605| -851.634|     6.89%|   0:00:00.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:43   1815] |  -0.755|   -0.755|-837.513| -851.548|     6.89%|   0:00:02.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:33:44   1816] Analyzing useful skew in preCTS mode ...
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_18_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_13_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_44_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_5_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_46_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_20_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_6_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_38_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_3_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_20_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_4_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_30_/CP
[03/21 05:33:44   1816] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_49_/CP
[03/21 05:33:44   1816]  ** Useful skew failure reasons **
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816]  ** Useful skew failure reasons **
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816]  ** Useful skew failure reasons **
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:44   1816] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:33:54   1826] |  -0.753|   -0.753|-837.517| -852.251|     6.89%|   0:00:11.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:33:56   1828] |  -0.753|   -0.753|-837.416| -852.150|     6.89%|   0:00:02.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:33:57   1830] |  -0.752|   -0.752|-837.009| -851.770|     6.90%|   0:00:01.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:34:09   1841] |  -0.753|   -0.753|-836.432| -851.192|     6.90%|   0:00:12.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:34:10   1842] |  -0.753|   -0.753|-836.336| -851.096|     6.90%|   0:00:01.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:34:11   1843] |  -0.752|   -0.752|-836.198| -850.989|     6.90%|   0:00:01.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:34:13   1845] |  -0.752|   -0.752|-835.948| -850.740|     6.91%|   0:00:02.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:34:15   1847] Analyzing useful skew in preCTS mode ...
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_62_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_50_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_53_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_51_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_59_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_14_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_9_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_42_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_17_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_60_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_34_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_34_/CP
[03/21 05:34:15   1847] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_49_/CP
[03/21 05:34:15   1847]  ** Useful skew failure reasons **
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847]  ** Useful skew failure reasons **
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847]  ** Useful skew failure reasons **
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:15   1847] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:24   1856] |  -0.751|   -0.751|-836.673| -852.854|     6.91%|   0:00:11.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:34:25   1857] |  -0.751|   -0.751|-836.630| -852.810|     6.91%|   0:00:01.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:34:27   1859] |  -0.751|   -0.751|-836.823| -853.012|     6.92%|   0:00:02.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:34:30   1863] |  -0.751|   -0.751|-836.590| -852.779|     6.92%|   0:00:03.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:34:33   1865] |  -0.751|   -0.751|-836.438| -852.627|     6.93%|   0:00:03.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:34:33   1865] |  -0.751|   -0.751|-836.424| -852.613|     6.93%|   0:00:00.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:34:37   1869] |  -0.751|   -0.751|-836.322| -852.594|     6.94%|   0:00:04.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:34:40   1872] |  -0.751|   -0.751|-836.100| -852.381|     6.94%|   0:00:03.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:34:41   1873] Analyzing useful skew in preCTS mode ...
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_6_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_11_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_29_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_47_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_3_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_36_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_1_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_30_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_21_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_61_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_17_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_22_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_51_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_37_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_38_/CP
[03/21 05:34:41   1873] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_59_/CP
[03/21 05:34:41   1873]  ** Useful skew failure reasons **
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873]  ** Useful skew failure reasons **
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873]  ** Useful skew failure reasons **
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:41   1873] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:34:49   1881] |  -0.751|   -0.751|-836.278| -853.459|     6.95%|   0:00:09.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:34:50   1882] |  -0.750|   -0.750|-836.195| -853.376|     6.95%|   0:00:01.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:34:50   1882] |  -0.749|   -0.749|-836.077| -853.258|     6.95%|   0:00:00.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:34:52   1884] |  -0.750|   -0.750|-835.933| -853.114|     6.95%|   0:00:02.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:34:52   1884] |  -0.749|   -0.749|-835.883| -853.064|     6.95%|   0:00:00.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:34:56   1888] |  -0.749|   -0.749|-835.525| -852.707|     6.95%|   0:00:04.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:34:58   1890] |  -0.748|   -0.748|-835.546| -852.753|     6.96%|   0:00:02.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:35:05   1897] |  -0.748|   -0.748|-834.582| -851.789|     6.96%|   0:00:07.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:35:06   1898] |  -0.748|   -0.748|-834.430| -851.637|     6.96%|   0:00:01.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:35:07   1899] |  -0.748|   -0.748|-834.408| -851.615|     6.96%|   0:00:01.0| 1601.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:35:10   1902] |  -0.748|   -0.748|-834.347| -851.610|     6.97%|   0:00:03.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:35:11   1903] |  -0.748|   -0.748|-834.198| -851.461|     6.97%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:35:12   1904] Analyzing useful skew in preCTS mode ...
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_3_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_38_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_11_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_36_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_18_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_15_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_6_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_6_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_13_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_63_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_45_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_43_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_60_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_59_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_17_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_47_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_47_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_45_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_1_/CP
[03/21 05:35:12   1904] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_3_/CP
[03/21 05:35:12   1904]  ** Useful skew failure reasons **
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904]  ** Useful skew failure reasons **
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904]  ** Useful skew failure reasons **
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_15_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:12   1904] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:22   1914] |  -0.747|   -0.747|-835.352| -854.428|     6.97%|   0:00:11.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:35:24   1916] |  -0.747|   -0.747|-835.161| -854.237|     6.97%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:35:25   1917] |  -0.747|   -0.747|-835.032| -854.114|     6.98%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:35:26   1918] |  -0.747|   -0.747|-834.804| -853.886|     6.98%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:35:28   1921] |  -0.747|   -0.747|-834.724| -853.803|     6.99%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:35:30   1922] |  -0.747|   -0.747|-834.546| -853.642|     6.99%|   0:00:02.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:35:30   1922] |  -0.747|   -0.747|-834.545| -853.641|     6.99%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:35:30   1922] Analyzing useful skew in preCTS mode ...
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_63_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_60_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_58_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_12_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_46_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_39_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_17_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_2_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_29_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_55_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_61_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_/CP
[03/21 05:35:30   1922] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_59_/CP
[03/21 05:35:30   1923]  ** Useful skew failure reasons **
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923]  ** Useful skew failure reasons **
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923]  ** Useful skew failure reasons **
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:30   1923] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:44   1936] |  -0.745|   -0.745|-834.714| -854.830|     6.99%|   0:00:14.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:35:49   1941] |  -0.745|   -0.745|-834.640| -854.756|     6.99%|   0:00:05.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:35:50   1942] |  -0.745|   -0.745|-834.629| -854.752|     7.00%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:35:51   1943] |  -0.745|   -0.745|-834.543| -854.666|     7.00%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:35:51   1944] |  -0.745|   -0.745|-834.500| -854.623|     7.00%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:35:56   1948] |  -0.745|   -0.745|-834.096| -854.262|     7.01%|   0:00:05.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:35:57   1949] |  -0.745|   -0.745|-834.003| -854.169|     7.01%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:35:57   1950] Analyzing useful skew in preCTS mode ...
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_12_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_19_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_61_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_25_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_58_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_13_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_24_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_57_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_53_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_12_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_50_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_63_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_33_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_13_/CP
[03/21 05:35:57   1950] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_27_/CP
[03/21 05:35:58   1950]  ** Useful skew failure reasons **
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950]  ** Useful skew failure reasons **
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950]  ** Useful skew failure reasons **
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:35:58   1950] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:11   1963] |  -0.744|   -0.744|-833.814| -855.070|     7.01%|   0:00:14.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:11   1964] |  -0.744|   -0.744|-833.794| -855.050|     7.01%|   0:00:00.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:12   1964] |  -0.744|   -0.744|-833.683| -854.939|     7.01%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:13   1965] |  -0.744|   -0.744|-833.652| -854.909|     7.01%|   0:00:01.0| 1602.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:16   1968] |  -0.745|   -0.745|-833.338| -854.794|     7.02%|   0:00:03.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:36:17   1969] Analyzing useful skew in preCTS mode ...
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_/CP
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_27_/CP
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_4_/CP
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/CP
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_17_/CP
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_1_/CP
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_57_/CP
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_39_/CP
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_27_/CP
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_43_/CP
[03/21 05:36:17   1969] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_4_/CP
[03/21 05:36:17   1969]  ** Useful skew failure reasons **
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1969]  ** Useful skew failure reasons **
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970]  ** Useful skew failure reasons **
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:17   1970] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:31   1983] |  -0.743|   -0.743|-834.151| -856.417|     7.02%|   0:00:15.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:32   1984] |  -0.743|   -0.743|-834.146| -856.412|     7.02%|   0:00:01.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:33   1985] |  -0.743|   -0.743|-833.924| -856.190|     7.03%|   0:00:01.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:36   1988] |  -0.743|   -0.743|-833.660| -855.927|     7.03%|   0:00:03.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:36   1988] |  -0.743|   -0.743|-833.649| -855.916|     7.03%|   0:00:00.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:40   1993] |  -0.743|   -0.743|-833.587| -855.862|     7.04%|   0:00:04.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:42   1994] |  -0.743|   -0.743|-833.451| -855.726|     7.04%|   0:00:02.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:42   1994] |  -0.743|   -0.743|-833.393| -855.668|     7.04%|   0:00:00.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:43   1995] |  -0.743|   -0.743|-833.369| -855.644|     7.04%|   0:00:01.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:43   1995] |  -0.743|   -0.743|-833.366| -855.641|     7.04%|   0:00:00.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:36:45   1997] Analyzing useful skew in preCTS mode ...
[03/21 05:36:45   1997] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_50_/CP
[03/21 05:36:45   1997] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_54_/CP
[03/21 05:36:45   1997] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/CP
[03/21 05:36:45   1997] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_45_/CP
[03/21 05:36:45   1997] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_47_/CP
[03/21 05:36:45   1997] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_53_/CP
[03/21 05:36:45   1997] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_31_/CP
[03/21 05:36:45   1997] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_12_/CP
[03/21 05:36:45   1997] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_20_/CP
[03/21 05:36:45   1997]  ** Useful skew failure reasons **
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997]  ** Useful skew failure reasons **
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997]  ** Useful skew failure reasons **
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:45   1997] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:36:54   2006] |  -0.742|   -0.742|-833.693| -856.790|     7.04%|   0:00:11.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:36:54   2006] |  -0.741|   -0.741|-833.609| -856.707|     7.04%|   0:00:00.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:36:55   2007] |  -0.741|   -0.741|-833.551| -856.652|     7.04%|   0:00:01.0| 1604.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:37:00   2012] Analyzing useful skew in preCTS mode ...
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_55_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_58_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_59_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_38_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_60_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_21_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_55_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_42_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_27_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_52_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_36_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_63_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_41_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_58_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_18_/CP
[03/21 05:37:00   2012] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_12_/CP
[03/21 05:37:00   2012]  ** Useful skew failure reasons **
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2012] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013]  ** Useful skew failure reasons **
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013]  ** Useful skew failure reasons **
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:00   2013] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:20   2032] |  -0.740|   -0.740|-834.201| -858.807|     7.05%|   0:00:25.0| 1606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:37:20   2033] |  -0.740|   -0.740|-833.936| -858.541|     7.05%|   0:00:00.0| 1606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:37:22   2034] |  -0.740|   -0.740|-833.680| -858.286|     7.05%|   0:00:02.0| 1606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:37:24   2036] |  -0.740|   -0.740|-833.459| -858.065|     7.05%|   0:00:02.0| 1606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:37:27   2039] |  -0.740|   -0.740|-833.319| -857.925|     7.05%|   0:00:03.0| 1606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:37:29   2041] |  -0.740|   -0.740|-833.288| -857.901|     7.06%|   0:00:02.0| 1606.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:37:29   2041] Analyzing useful skew in preCTS mode ...
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_22_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_9_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_31_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_3_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_10_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_53_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_45_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_52_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_51_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_9_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_39_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_25_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_22_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_44_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_53_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_10_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_61_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_43_/CP
[03/21 05:37:29   2041] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_46_/CP
[03/21 05:37:29   2041]  ** Useful skew failure reasons **
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041]  ** Useful skew failure reasons **
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2041] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042]  ** Useful skew failure reasons **
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:29   2042] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:44   2056] |  -0.738|   -0.738|-832.653| -859.239|     7.06%|   0:00:15.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:37:44   2057] |  -0.738|   -0.738|-832.567| -859.153|     7.06%|   0:00:00.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:37:46   2058] |  -0.738|   -0.738|-832.141| -858.727|     7.06%|   0:00:02.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:37:47   2059] |  -0.738|   -0.738|-831.990| -858.576|     7.06%|   0:00:01.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:37:47   2059] |  -0.738|   -0.738|-831.970| -858.556|     7.06%|   0:00:00.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:37:53   2065] |  -0.738|   -0.738|-831.740| -858.326|     7.06%|   0:00:06.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:37:55   2067] |  -0.738|   -0.738|-831.658| -858.242|     7.07%|   0:00:02.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:37:55   2068] Analyzing useful skew in preCTS mode ...
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_41_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_52_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_61_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_45_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_44_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_30_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_7_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_26_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_10_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_30_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_42_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_/CP
[03/21 05:37:55   2068] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_7_/CP
[03/21 05:37:55   2068]  ** Useful skew failure reasons **
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068]  ** Useful skew failure reasons **
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068]  ** Useful skew failure reasons **
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:37:55   2068] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:08   2080] |  -0.737|   -0.737|-832.374| -860.073|     7.06%|   0:00:13.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:38:09   2082] |  -0.737|   -0.737|-832.241| -859.940|     7.07%|   0:00:01.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:38:10   2082] |  -0.737|   -0.737|-832.167| -859.866|     7.07%|   0:00:01.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:38:13   2085] |  -0.737|   -0.737|-831.751| -859.499|     7.07%|   0:00:03.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:38:14   2086] |  -0.737|   -0.737|-831.320| -859.063|     7.07%|   0:00:01.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:38:14   2087] |  -0.736|   -0.736|-831.315| -859.059|     7.07%|   0:00:00.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:38:18   2090] |  -0.736|   -0.736|-831.080| -858.824|     7.07%|   0:00:04.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:38:19   2091] |  -0.736|   -0.736|-830.842| -858.586|     7.07%|   0:00:01.0| 1606.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:38:22   2095] |  -0.736|   -0.736|-830.595| -858.354|     7.08%|   0:00:03.0| 1608.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:38:24   2096] Analyzing useful skew in preCTS mode ...
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_36_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_41_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_50_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_41_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_33_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_4_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_51_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_35_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_33_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_50_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_4_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_60_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_1_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_31_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_42_/CP
[03/21 05:38:24   2097] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_4_/CP
[03/21 05:38:24   2097]  ** Useful skew failure reasons **
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097]  ** Useful skew failure reasons **
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097]  ** Useful skew failure reasons **
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:24   2097] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:36   2108] |  -0.735|   -0.735|-831.198| -860.309|     7.08%|   0:00:14.0| 1608.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:38:36   2109] |  -0.735|   -0.735|-831.068| -860.179|     7.08%|   0:00:00.0| 1608.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:38:37   2109] |  -0.735|   -0.735|-831.032| -860.143|     7.08%|   0:00:01.0| 1608.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:38:38   2110] |  -0.735|   -0.735|-830.991| -860.101|     7.08%|   0:00:01.0| 1605.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:38:42   2114] |  -0.735|   -0.735|-830.886| -860.090|     7.09%|   0:00:04.0| 1607.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:38:45   2117] Analyzing useful skew in preCTS mode ...
[03/21 05:38:45   2117] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP
[03/21 05:38:45   2117] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_23_/CP
[03/21 05:38:45   2117] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_47_/CP
[03/21 05:38:45   2117] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_53_/CP
[03/21 05:38:45   2117] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_12_/CP
[03/21 05:38:45   2117] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_35_/CP
[03/21 05:38:45   2117] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_26_/CP
[03/21 05:38:45   2117] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_13_/CP
[03/21 05:38:45   2117] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_58_/CP
[03/21 05:38:45   2117]  ** Useful skew failure reasons **
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117]  ** Useful skew failure reasons **
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117]  ** Useful skew failure reasons **
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:45   2117] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:53   2125] |  -0.734|   -0.734|-831.436| -861.377|     7.09%|   0:00:11.0| 1607.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:38:54   2126] |  -0.734|   -0.734|-831.256| -861.229|     7.09%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:38:54   2126] |  -0.734|   -0.734|-831.183| -861.156|     7.09%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:38:55   2128] |  -0.734|   -0.734|-831.143| -861.116|     7.09%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:38:57   2129] Analyzing useful skew in preCTS mode ...
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_11_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_58_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_55_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_57_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_41_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_31_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_7_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_21_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_15_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_0_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_18_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_26_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_52_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_33_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_42_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_33_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_62_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_6_/CP
[03/21 05:38:57   2129] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_39_/CP
[03/21 05:38:57   2129]  ** Useful skew failure reasons **
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129]  ** Useful skew failure reasons **
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129]  ** Useful skew failure reasons **
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:38:57   2129] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:12   2144] |  -0.733|   -0.733|-831.888| -864.128|     7.09%|   0:00:17.0| 1607.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:39:13   2145] |  -0.732|   -0.732|-831.748| -863.988|     7.10%|   0:00:01.0| 1607.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:39:13   2146] |  -0.732|   -0.732|-831.671| -863.911|     7.10%|   0:00:00.0| 1607.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:39:18   2150] |  -0.733|   -0.733|-831.522| -863.776|     7.11%|   0:00:05.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:39:19   2151] |  -0.733|   -0.733|-831.507| -863.762|     7.11%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:39:20   2152] Analyzing useful skew in preCTS mode ...
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_47_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_32_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_25_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_36_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_7_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_39_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_20_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_58_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_60_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_34_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_57_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_39_/CP
[03/21 05:39:20   2152] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_/CP
[03/21 05:39:20   2152]  ** Useful skew failure reasons **
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152]  ** Useful skew failure reasons **
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152]  ** Useful skew failure reasons **
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:20   2152] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:32   2164] |  -0.732|   -0.732|-832.433| -865.939|     7.11%|   0:00:13.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 05:39:32   2164] |  -0.731|   -0.731|-832.401| -865.907|     7.11%|   0:00:00.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:39:33   2165] |  -0.731|   -0.731|-832.113| -865.642|     7.11%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:39:35   2167] |  -0.731|   -0.731|-832.111| -865.640|     7.11%|   0:00:02.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:39:38   2170] |  -0.731|   -0.731|-831.918| -865.446|     7.12%|   0:00:03.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:39:40   2172] |  -0.731|   -0.731|-831.917| -865.479|     7.12%|   0:00:02.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:39:40   2173] Analyzing useful skew in preCTS mode ...
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_1_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_23_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_13_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_46_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_49_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_12_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_18_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_11_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_41_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_28_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_59_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_3_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_54_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_30_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_22_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_53_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_62_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_51_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_34_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_60_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_17_/CP
[03/21 05:39:40   2173] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_17_/CP
[03/21 05:39:40   2173]  ** Useful skew failure reasons **
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:40   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173]  ** Useful skew failure reasons **
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173]  ** Useful skew failure reasons **
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:41   2173] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:47   2180] |  -0.730|   -0.730|-831.828| -867.441|     7.12%|   0:00:07.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:39:48   2180] |  -0.730|   -0.730|-831.658| -867.271|     7.12%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:39:51   2183] Analyzing useful skew in preCTS mode ...
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_15_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_44_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_60_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_28_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_57_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_15_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_16_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_45_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_14_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_36_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_14_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_25_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_2_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_44_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_42_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_28_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_38_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_26_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_46_/CP
[03/21 05:39:51   2183] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_11_/CP
[03/21 05:39:51   2183]  ** Useful skew failure reasons **
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183]  ** Useful skew failure reasons **
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183]  ** Useful skew failure reasons **
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:39:51   2183] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:03   2195] |  -0.728|   -0.728|-833.112| -871.099|     7.12%|   0:00:15.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:40:04   2197] |  -0.729|   -0.729|-832.828| -870.816|     7.13%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:05   2197] |  -0.729|   -0.729|-832.780| -870.768|     7.13%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:06   2198] |  -0.730|   -0.730|-832.508| -870.496|     7.13%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:07   2199] |  -0.728|   -0.728|-832.430| -870.420|     7.13%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:40:09   2201] |  -0.728|   -0.728|-832.008| -870.084|     7.13%|   0:00:02.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:40:10   2202] |  -0.729|   -0.729|-831.975| -870.051|     7.13%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:40:10   2202] Analyzing useful skew in preCTS mode ...
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_17_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_39_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_53_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_45_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_28_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_3_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_57_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_50_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_62_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_39_/CP
[03/21 05:40:10   2202] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_28_/CP
[03/21 05:40:10   2202]  ** Useful skew failure reasons **
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202]  ** Useful skew failure reasons **
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202]  ** Useful skew failure reasons **
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:10   2202] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:17   2210] |  -0.727|   -0.727|-832.327| -871.565|     7.13%|   0:00:07.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:40:18   2210] |  -0.727|   -0.727|-832.312| -871.550|     7.13%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:40:18   2211] |  -0.727|   -0.727|-832.245| -871.483|     7.13%|   0:00:00.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:19   2211] |  -0.727|   -0.727|-832.172| -871.410|     7.13%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:19   2211] |  -0.727|   -0.727|-832.147| -871.385|     7.13%|   0:00:00.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:21   2213] |  -0.727|   -0.727|-831.984| -871.222|     7.13%|   0:00:02.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:21   2214] |  -0.727|   -0.727|-831.912| -871.150|     7.13%|   0:00:00.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:22   2214] Analyzing useful skew in preCTS mode ...
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_58_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_31_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_60_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_57_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_20_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_38_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_13_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_51_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_19_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_31_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_28_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_38_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_63_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_34_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_47_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_6_/CP
[03/21 05:40:22   2214] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_/CP
[03/21 05:40:22   2214]  ** Useful skew failure reasons **
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214]  ** Useful skew failure reasons **
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214]  ** Useful skew failure reasons **
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:22   2214] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:31   2223] |  -0.725|   -0.725|-832.904| -873.371|     7.13%|   0:00:10.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:40:32   2225] |  -0.725|   -0.725|-832.705| -873.172|     7.13%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:40:34   2226] |  -0.726|   -0.726|-831.765| -872.284|     7.14%|   0:00:02.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:40:34   2226] Analyzing useful skew in preCTS mode ...
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_50_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_52_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_44_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_24_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_58_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_52_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_27_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_54_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_28_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_25_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_14_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_49_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_61_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_44_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_23_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_25_/CP
[03/21 05:40:34   2226] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_/CP
[03/21 05:40:34   2227]  ** Useful skew failure reasons **
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227]  ** Useful skew failure reasons **
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227]  ** Useful skew failure reasons **
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:34   2227] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:40   2232] |  -0.724|   -0.724|-830.669| -873.417|     7.13%|   0:00:06.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:40:40   2233] |  -0.724|   -0.724|-830.663| -873.412|     7.13%|   0:00:00.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:40:41   2233] |  -0.724|   -0.724|-831.394| -874.143|     7.14%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:42   2234] |  -0.724|   -0.724|-830.175| -872.924|     7.14%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:44   2236] |  -0.724|   -0.724|-830.130| -872.876|     7.14%|   0:00:02.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:44   2237] Analyzing useful skew in preCTS mode ...
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_21_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_2_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_3_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_44_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_60_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_49_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_25_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_23_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_61_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_32_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_24_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_59_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_24_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_39_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_3_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_42_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_60_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_28_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_26_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_55_/CP
[03/21 05:40:44   2237] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_31_/CP
[03/21 05:40:44   2237]  ** Useful skew failure reasons **
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:44   2237] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237]  ** Useful skew failure reasons **
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237]  ** Useful skew failure reasons **
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:45   2237] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:40:56   2249] |  -0.722|   -0.722|-830.582| -875.177|     7.14%|   0:00:12.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:57   2249] |  -0.723|   -0.723|-830.574| -875.169|     7.14%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:40:58   2250] |  -0.722|   -0.722|-830.636| -875.231|     7.14%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:40:59   2251] |  -0.722|   -0.722|-830.590| -875.187|     7.14%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:41:00   2252] |  -0.722|   -0.722|-830.582| -875.178|     7.14%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:41:00   2253] Analyzing useful skew in preCTS mode ...
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_62_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_51_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_26_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_25_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_63_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_7_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_13_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_10_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_47_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_27_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_19_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_58_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_7_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_32_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_4_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_56_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_10_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_30_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_63_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_47_/CP
[03/21 05:41:00   2253] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_54_/CP
[03/21 05:41:00   2253]  ** Useful skew failure reasons **
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253]  ** Useful skew failure reasons **
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253]  ** Useful skew failure reasons **
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_63_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:00   2253] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:10   2263] |  -0.720|   -0.720|-831.332| -877.332|     7.14%|   0:00:10.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:41:11   2263] |  -0.720|   -0.720|-830.998| -876.998|     7.15%|   0:00:01.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:41:13   2265] |  -0.720|   -0.720|-830.925| -876.925|     7.15%|   0:00:02.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:41:15   2267] |  -0.720|   -0.720|-830.925| -876.960|     7.15%|   0:00:02.0| 1608.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:41:15   2268] |  -0.720|   -0.720|-830.923| -876.958|     7.15%|   0:00:00.0| 1609.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_14_/D   |
[03/21 05:41:16   2268] Analyzing useful skew in preCTS mode ...
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_12_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_29_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_5_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_46_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_46_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_28_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_62_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_55_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_10_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_56_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_57_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_20_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_43_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_49_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_42_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_47_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_18_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_2_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_/CP
[03/21 05:41:16   2268] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_6_/CP
[03/21 05:41:16   2268]  ** Useful skew failure reasons **
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268]  ** Useful skew failure reasons **
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268]  ** Useful skew failure reasons **
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:16   2268] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:24   2276] |  -0.719|   -0.719|-830.417| -878.457|     7.15%|   0:00:09.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:41:24   2277] |  -0.719|   -0.719|-830.265| -878.304|     7.15%|   0:00:00.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:41:27   2279] |  -0.719|   -0.719|-830.247| -878.286|     7.15%|   0:00:03.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:41:27   2280] |  -0.719|   -0.719|-830.174| -878.214|     7.15%|   0:00:00.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:41:28   2280] |  -0.719|   -0.719|-830.172| -878.212|     7.15%|   0:00:01.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:41:28   2281] |  -0.719|   -0.719|-830.169| -878.209|     7.15%|   0:00:00.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:41:30   2282] |  -0.719|   -0.719|-830.165| -878.265|     7.15%|   0:00:02.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:41:30   2283] |  -0.719|   -0.719|-830.162| -878.261|     7.15%|   0:00:00.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:41:31   2283] Analyzing useful skew in preCTS mode ...
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_50_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_26_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_49_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_62_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_57_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_56_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_47_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_63_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_17_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_51_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_30_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_7_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_36_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_17_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_10_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_7_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_36_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_50_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_5_/CP
[03/21 05:41:31   2283] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_34_/CP
[03/21 05:41:31   2283]  ** Useful skew failure reasons **
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283]  ** Useful skew failure reasons **
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283]  ** Useful skew failure reasons **
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:31   2283] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:40   2292] |  -0.717|   -0.717|-829.899| -880.125|     7.15%|   0:00:10.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:41:40   2292] |  -0.717|   -0.717|-829.739| -879.965|     7.15%|   0:00:00.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:41:41   2293] |  -0.717|   -0.717|-829.230| -879.456|     7.16%|   0:00:01.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/21 05:41:41   2293] |  -0.717|   -0.717|-829.217| -879.443|     7.16%|   0:00:00.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/21 05:41:42   2294] |  -0.717|   -0.717|-829.246| -879.472|     7.16%|   0:00:01.0| 1610.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:41:44   2296] |  -0.717|   -0.717|-829.124| -879.470|     7.16%|   0:00:02.0| 1611.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:41:45   2297] Analyzing useful skew in preCTS mode ...
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_14_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_58_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_59_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_37_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_35_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_3_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_26_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_19_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_57_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_37_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_14_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_20_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_36_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_34_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_44_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_/CP
[03/21 05:41:45   2297] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_25_/CP
[03/21 05:41:45   2297]  ** Useful skew failure reasons **
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297]  ** Useful skew failure reasons **
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297]  ** Useful skew failure reasons **
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_33_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:45   2297] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_58_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:51   2303] |  -0.715|   -0.715|-830.169| -881.816|     7.16%|   0:00:07.0| 1611.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:41:52   2304] |  -0.715|   -0.715|-829.900| -881.550|     7.16%|   0:00:01.0| 1611.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:41:52   2305] |  -0.715|   -0.715|-829.778| -881.428|     7.16%|   0:00:00.0| 1611.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:41:56   2308] |  -0.715|   -0.715|-828.768| -880.422|     7.17%|   0:00:04.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:41:57   2310] |  -0.715|   -0.715|-828.760| -880.413|     7.17%|   0:00:01.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:41:58   2310] Analyzing useful skew in preCTS mode ...
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_55_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_47_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_18_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_7_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_49_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_32_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_7_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_61_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_54_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_53_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_53_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_42_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_59_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_14_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_55_/CP
[03/21 05:41:58   2310] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_22_/CP
[03/21 05:41:58   2310]  ** Useful skew failure reasons **
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310]  ** Useful skew failure reasons **
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310]  ** Useful skew failure reasons **
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:41:58   2310] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:06   2318] |  -0.714|   -0.714|-828.421| -881.789|     7.17%|   0:00:09.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:42:06   2319] |  -0.714|   -0.714|-828.346| -881.714|     7.17%|   0:00:00.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:42:07   2319] |  -0.714|   -0.714|-828.073| -881.443|     7.17%|   0:00:01.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:42:09   2321] Analyzing useful skew in preCTS mode ...
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_16_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_45_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_31_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_11_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_54_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_62_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_27_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_48_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_2_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_40_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_42_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_48_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_58_/CP
[03/21 05:42:09   2321] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_55_/CP
[03/21 05:42:09   2321]  ** Useful skew failure reasons **
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321]  ** Useful skew failure reasons **
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321]  ** Useful skew failure reasons **
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_59_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:09   2321] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_34_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:18   2331] |  -0.712|   -0.712|-827.606| -882.403|     7.17%|   0:00:11.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:42:20   2332] |  -0.712|   -0.712|-827.096| -881.894|     7.18%|   0:00:02.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:42:20   2332] |  -0.712|   -0.712|-827.042| -881.839|     7.18%|   0:00:00.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:42:20   2332] |  -0.712|   -0.712|-827.024| -881.822|     7.18%|   0:00:00.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:42:22   2334] |  -0.712|   -0.712|-827.004| -881.802|     7.18%|   0:00:02.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:42:22   2334] |  -0.712|   -0.712|-826.942| -881.740|     7.18%|   0:00:00.0| 1613.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:42:22   2335] Analyzing useful skew in preCTS mode ...
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_12_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_2_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_16_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_43_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_27_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_8_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_52_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_10_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_59_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_10_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_40_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_21_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_6_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_37_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_31_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_38_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_4_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_15_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_46_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_38_/CP
[03/21 05:42:22   2335] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_60_/CP
[03/21 05:42:22   2335]  ** Useful skew failure reasons **
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335]  ** Useful skew failure reasons **
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:22   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335]  ** Useful skew failure reasons **
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:23   2335] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:29   2342] |  -0.710|   -0.710|-826.219| -883.206|     7.18%|   0:00:07.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:42:30   2343] |  -0.709|   -0.709|-825.906| -882.893|     7.18%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:42:36   2348] |  -0.709|   -0.709|-825.849| -882.837|     7.18%|   0:00:06.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:42:41   2353] Analyzing useful skew in preCTS mode ...
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_41_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_35_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_0_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_16_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_63_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_33_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_44_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_54_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_41_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_16_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_44_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_34_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_18_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_23_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_57_/CP
[03/21 05:42:41   2353] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_51_/CP
[03/21 05:42:41   2353]  ** Useful skew failure reasons **
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353]  ** Useful skew failure reasons **
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353]  ** Useful skew failure reasons **
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:41   2353] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:48   2361] |  -0.707|   -0.707|-825.687| -884.427|     7.19%|   0:00:12.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:42:49   2361] |  -0.707|   -0.707|-825.676| -884.416|     7.19%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:42:50   2362] |  -0.707|   -0.707|-825.612| -884.352|     7.20%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:42:53   2365] |  -0.708|   -0.708|-825.583| -884.382|     7.20%|   0:00:03.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:42:54   2366] |  -0.708|   -0.708|-825.579| -884.422|     7.21%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:42:54   2366] Analyzing useful skew in preCTS mode ...
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_11_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_40_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_12_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_54_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_31_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_0_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_46_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_16_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_7_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_44_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_48_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_28_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_15_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_47_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_16_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_62_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_42_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_62_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_39_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_2_/CP
[03/21 05:42:54   2366] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_27_/CP
[03/21 05:42:54   2366]  ** Useful skew failure reasons **
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366]  ** Useful skew failure reasons **
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366]  ** Useful skew failure reasons **
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:42:54   2366] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:01   2373] |  -0.705|   -0.705|-825.529| -886.802|     7.21%|   0:00:07.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:43:02   2374] |  -0.705|   -0.705|-825.386| -886.659|     7.21%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:43:03   2375] |  -0.705|   -0.705|-825.291| -886.564|     7.21%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:43:03   2375] |  -0.705|   -0.705|-825.247| -886.520|     7.21%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:43:03   2375] |  -0.705|   -0.705|-825.236| -886.509|     7.21%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_15_/D   |
[03/21 05:43:05   2377] Analyzing useful skew in preCTS mode ...
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_14_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_15_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_60_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_32_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_4_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_53_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_28_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_50_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_60_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_35_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_30_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_50_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_26_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_29_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_54_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_26_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_11_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_16_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_26_/CP
[03/21 05:43:05   2377] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_25_/CP
[03/21 05:43:05   2377]  ** Useful skew failure reasons **
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377]  ** Useful skew failure reasons **
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377]  ** Useful skew failure reasons **
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:05   2377] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:11   2383] |  -0.704|   -0.704|-824.734| -887.922|     7.21%|   0:00:08.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:43:12   2384] |  -0.704|   -0.704|-824.622| -887.810|     7.21%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:43:16   2388] Analyzing useful skew in preCTS mode ...
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_15_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_6_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_17_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_29_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_62_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_16_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_6_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_6_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_39_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_2_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_55_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_37_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_56_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_61_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_40_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_15_/CP
[03/21 05:43:16   2388] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_11_/CP
[03/21 05:43:16   2388]  ** Useful skew failure reasons **
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388]  ** Useful skew failure reasons **
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388]  ** Useful skew failure reasons **
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:16   2388] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:22   2394] |  -0.702|   -0.702|-824.901| -889.221|     7.22%|   0:00:10.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 05:43:27   2399] |  -0.702|   -0.702|-824.578| -888.899|     7.22%|   0:00:05.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 05:43:28   2400] |  -0.702|   -0.702|-824.196| -888.516|     7.22%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:43:30   2403] |  -0.702|   -0.702|-823.880| -888.201|     7.22%|   0:00:02.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:43:31   2403] |  -0.702|   -0.702|-823.763| -888.083|     7.22%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:43:33   2405] |  -0.702|   -0.702|-823.581| -887.901|     7.22%|   0:00:02.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 05:43:34   2406] |  -0.702|   -0.702|-823.447| -888.079|     7.23%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 05:43:34   2406] Analyzing useful skew in preCTS mode ...
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_38_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_41_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_47_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_35_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_10_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_6_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_54_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_58_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_29_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_0_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_2_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_43_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_3_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_14_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_0_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_22_/CP
[03/21 05:43:34   2406] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_38_/CP
[03/21 05:43:34   2406]  ** Useful skew failure reasons **
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406]  ** Useful skew failure reasons **
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406]  ** Useful skew failure reasons **
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:34   2406] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:41   2414] |  -0.700|   -0.700|-823.319| -889.609|     7.23%|   0:00:07.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 05:43:42   2414] |  -0.700|   -0.700|-823.286| -889.576|     7.23%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 05:43:42   2415] |  -0.700|   -0.700|-823.215| -889.505|     7.23%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:43:43   2415] |  -0.700|   -0.700|-822.955| -889.245|     7.23%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:43:43   2416] |  -0.700|   -0.700|-822.923| -889.214|     7.23%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:43:45   2417] |  -0.700|   -0.700|-822.775| -889.066|     7.23%|   0:00:02.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_16_/D   |
[03/21 05:43:45   2417] Analyzing useful skew in preCTS mode ...
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_55_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_44_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_24_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_61_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_23_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_29_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_26_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_36_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_23_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_14_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_31_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_24_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_56_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_24_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_18_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_63_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_43_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_21_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_52_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_56_/CP
[03/21 05:43:45   2418] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_62_/CP
[03/21 05:43:45   2418]  ** Useful skew failure reasons **
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418]  ** Useful skew failure reasons **
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418]  ** Useful skew failure reasons **
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:45   2418] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:49   2421] |  -0.698|   -0.698|-821.799| -890.126|     7.23%|   0:00:04.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:43:50   2422] |  -0.698|   -0.698|-821.744| -890.072|     7.23%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:43:50   2422] |  -0.698|   -0.698|-821.743| -890.071|     7.23%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:43:52   2424] |  -0.698|   -0.698|-821.723| -890.114|     7.24%|   0:00:02.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 05:43:53   2425] Analyzing useful skew in preCTS mode ...
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_61_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_15_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_52_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_37_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_57_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_0_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_8_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_19_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_53_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_31_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_48_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_63_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_48_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_10_/CP
[03/21 05:43:53   2425] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_17_/CP
[03/21 05:43:53   2425]  ** Useful skew failure reasons **
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425]  ** Useful skew failure reasons **
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425]  ** Useful skew failure reasons **
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_36_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:43:53   2425] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:00   2432] |  -0.695|   -0.695|-820.608| -890.278|     7.24%|   0:00:08.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:44:00   2433] |  -0.695|   -0.695|-820.450| -890.120|     7.24%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:44:02   2434] |  -0.695|   -0.695|-820.355| -890.073|     7.24%|   0:00:02.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:44:03   2435] |  -0.695|   -0.695|-820.270| -889.989|     7.24%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:44:03   2435] |  -0.695|   -0.695|-820.234| -889.953|     7.24%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:44:03   2435] Analyzing useful skew in preCTS mode ...
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_40_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_14_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_32_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_61_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_48_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_1_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_8_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_8_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_56_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_13_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_10_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_46_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_56_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_8_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_45_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_21_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_18_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_40_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_27_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_25_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_55_/CP
[03/21 05:44:03   2435] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_42_/CP
[03/21 05:44:03   2435]  ** Useful skew failure reasons **
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435]  ** Useful skew failure reasons **
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435]  ** Useful skew failure reasons **
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:03   2435] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:08   2441] |  -0.693|   -0.693|-817.337| -889.292|     7.24%|   0:00:05.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/21 05:44:09   2441] |  -0.693|   -0.693|-816.854| -888.810|     7.24%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/21 05:44:12   2444] Analyzing useful skew in preCTS mode ...
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_49_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_39_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_19_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_15_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_22_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_46_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_7_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_8_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_21_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_49_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_12_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_40_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_16_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_23_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_26_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_48_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_48_/CP
[03/21 05:44:12   2444] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_9_/CP
[03/21 05:44:12   2444]  ** Useful skew failure reasons **
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444]  ** Useful skew failure reasons **
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444]  ** Useful skew failure reasons **
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:12   2444] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:15   2447] |  -0.690|   -0.690|-816.372| -889.484|     7.25%|   0:00:06.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:15   2447] |  -0.690|   -0.690|-816.219| -889.330|     7.25%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:16   2448] |  -0.690|   -0.690|-816.202| -889.313|     7.25%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:16   2448] |  -0.690|   -0.690|-816.197| -889.308|     7.25%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:17   2449] |  -0.690|   -0.690|-816.059| -889.219|     7.25%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:17   2449] |  -0.690|   -0.690|-816.057| -889.216|     7.25%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:17   2450] Analyzing useful skew in preCTS mode ...
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_57_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_20_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_19_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_53_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_35_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_63_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_8_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_17_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_32_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_24_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_40_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_52_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_7_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_37_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_10_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_49_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_1_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_25_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_37_/CP
[03/21 05:44:17   2450] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_24_/CP
[03/21 05:44:17   2450]  ** Useful skew failure reasons **
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450]  ** Useful skew failure reasons **
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450]  ** Useful skew failure reasons **
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:17   2450] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:22   2454] |  -0.688|   -0.688|-810.687| -886.063|     7.25%|   0:00:05.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:22   2454] |  -0.688|   -0.688|-810.668| -886.044|     7.25%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:22   2454] |  -0.688|   -0.688|-810.413| -885.789|     7.25%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:44:22   2455] |  -0.688|   -0.688|-810.364| -885.740|     7.25%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:44:25   2457] Analyzing useful skew in preCTS mode ...
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_25_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_0_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_15_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_8_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_50_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_56_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_41_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_34_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_48_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_22_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_50_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_8_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_48_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_24_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_0_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_40_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_24_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_8_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_31_/CP
[03/21 05:44:25   2457] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_56_/CP
[03/21 05:44:25   2457]  ** Useful skew failure reasons **
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457]  ** Useful skew failure reasons **
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457]  ** Useful skew failure reasons **
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:25   2457] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:33   2466] |  -0.684|   -0.684|-806.364| -884.016|     7.25%|   0:00:11.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:34   2466] |  -0.684|   -0.684|-806.153| -883.804|     7.25%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:35   2467] |  -0.684|   -0.684|-806.126| -883.777|     7.25%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:36   2468] |  -0.684|   -0.684|-805.976| -883.707|     7.26%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:36   2469] Analyzing useful skew in preCTS mode ...
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_35_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_36_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_16_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_40_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_32_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_36_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_44_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_56_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_54_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_22_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_31_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_40_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_0_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_32_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_63_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_48_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_58_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_1_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_59_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_/CP
[03/21 05:44:36   2469] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_41_/CP
[03/21 05:44:36   2469]  ** Useful skew failure reasons **
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:36   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469]  ** Useful skew failure reasons **
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469]  ** Useful skew failure reasons **
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:37   2469] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:42   2474] |  -0.680|   -0.680|-800.088| -879.731|     7.26%|   0:00:06.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:44:42   2474] |  -0.680|   -0.680|-800.077| -879.720|     7.26%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:44:43   2475] |  -0.679|   -0.679|-799.597| -879.240|     7.26%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:45   2477] |  -0.679|   -0.679|-799.391| -879.034|     7.26%|   0:00:02.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:47   2479] |  -0.679|   -0.679|-798.729| -878.415|     7.26%|   0:00:02.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:47   2480] Analyzing useful skew in preCTS mode ...
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_56_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_43_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_8_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_43_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_20_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_45_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_33_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_47_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_48_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_41_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_33_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_21_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_0_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_0_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_15_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_37_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_24_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_8_/CP
[03/21 05:44:47   2480] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_20_/CP
[03/21 05:44:47   2480]  ** Useful skew failure reasons **
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480]  ** Useful skew failure reasons **
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480]  ** Useful skew failure reasons **
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:47   2480] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:50   2482] |  -0.675|   -0.675|-795.020| -877.018|     7.26%|   0:00:03.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:50   2482] |  -0.674|   -0.674|-795.639| -877.637|     7.26%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:44:54   2487] |  -0.674|   -0.674|-794.526| -876.524|     7.26%|   0:00:04.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:44:55   2487] |  -0.673|   -0.673|-794.229| -876.227|     7.26%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:55   2487] |  -0.673|   -0.673|-793.769| -875.767|     7.26%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:55   2487] |  -0.672|   -0.672|-793.726| -875.724|     7.26%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:58   2490] |  -0.672|   -0.672|-793.089| -875.088|     7.26%|   0:00:03.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:44:58   2491] |  -0.672|   -0.672|-792.323| -874.322|     7.26%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:59   2491] |  -0.672|   -0.672|-791.777| -873.852|     7.26%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:59   2491] |  -0.672|   -0.672|-791.770| -873.845|     7.26%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:44:59   2492] Analyzing useful skew in preCTS mode ...
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_0_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_40_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_19_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_57_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_48_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_33_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_38_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_24_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_16_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_16_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_8_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_39_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_38_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_23_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_39_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_16_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_32_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_19_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_48_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_16_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_24_/CP
[03/21 05:44:59   2492] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_40_/CP
[03/21 05:44:59   2492]  ** Useful skew failure reasons **
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492]  ** Useful skew failure reasons **
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492]  ** Useful skew failure reasons **
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:44:59   2492] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:01   2494] |  -0.666|   -0.666|-781.904| -866.211|     7.26%|   0:00:02.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/21 05:45:02   2494] |  -0.665|   -0.665|-780.716| -865.078|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 05:45:03   2495] |  -0.665|   -0.665|-780.612| -864.974|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:45:03   2496] |  -0.664|   -0.664|-780.090| -864.452|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:45:04   2496] |  -0.664|   -0.664|-779.443| -863.805|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:45:04   2497] |  -0.663|   -0.663|-779.603| -863.965|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:45:04   2497] |  -0.663|   -0.663|-779.565| -863.928|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:45:05   2497] |  -0.663|   -0.663|-779.540| -863.902|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:45:05   2497] Analyzing useful skew in preCTS mode ...
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_48_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_32_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_47_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_24_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_16_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_40_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_39_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_39_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_8_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_40_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_34_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_33_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_24_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_33_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_32_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_17_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_32_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_48_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_40_/CP
[03/21 05:45:05   2497] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_56_/CP
[03/21 05:45:05   2497]  ** Useful skew failure reasons **
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497]  ** Useful skew failure reasons **
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497]  ** Useful skew failure reasons **
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_23_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_31_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:05   2497] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:06   2498] |  -0.654|   -0.654|-752.283| -838.031|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:45:06   2499] |  -0.652|   -0.652|-751.275| -837.023|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:45:07   2500] |  -0.651|   -0.651|-750.404| -836.152|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:45:07   2500] |  -0.651|   -0.651|-749.300| -835.049|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:45:08   2500] |  -0.649|   -0.649|-747.480| -833.283|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_13_/D   |
[03/21 05:45:08   2500] |  -0.648|   -0.648|-746.521| -832.325|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:45:08   2501] |  -0.648|   -0.648|-745.395| -831.198|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:45:08   2501] |  -0.648|   -0.648|-745.175| -830.979|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:45:09   2501] |  -0.648|   -0.648|-745.165| -830.968|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:45:09   2501] Analyzing useful skew in preCTS mode ...
[03/21 05:45:09   2501] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_0_/CP
[03/21 05:45:09   2501] skewClock is  advancing: -200ps, mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_49_/CP
[03/21 05:45:09   2501] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_56_/CP
[03/21 05:45:09   2501] skewClock is  advancing: -200ps, mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_56_/CP
[03/21 05:45:09   2501] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_23_/CP
[03/21 05:45:09   2501] skewClock is  advancing: -200ps, mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_32_/CP
[03/21 05:45:09   2501] skewClock is  advancing: -200ps, mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_32_/CP
[03/21 05:45:09   2501] skewClock is  advancing: -200ps, mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_32_/CP
[03/21 05:45:09   2501]  ** Useful skew failure reasons **
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501]  ** Useful skew failure reasons **
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501]  ** Useful skew failure reasons **
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_49_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2501] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:09   2502] |  -0.637|   -0.637|-720.562| -807.089|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:45:10   2502] |  -0.637|   -0.637|-720.269| -806.797|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:45:10   2502] |  -0.635|   -0.635|-719.518| -806.046|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:45:10   2503] |  -0.635|   -0.635|-718.141| -804.669|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:45:11   2503] |  -0.635|   -0.635|-717.004| -803.532|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:45:11   2503] |  -0.635|   -0.635|-716.563| -803.091|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:45:11   2503] |  -0.635|   -0.635|-716.427| -802.955|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:45:11   2503] Analyzing useful skew in preCTS mode ...
[03/21 05:45:11   2503] skewClock did not found any end points to delay or to advance
[03/21 05:45:11   2503]  ** Useful skew failure reasons **
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] skewClock did not found any end points to delay or to advance
[03/21 05:45:11   2503]  ** Useful skew failure reasons **
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] skewClock did not found any end points to delay or to advance
[03/21 05:45:11   2503]  ** Useful skew failure reasons **
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_41_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_38_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_30_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_46_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:45:11   2503] skewClock did not found any end points to delay or to advance
[03/21 05:45:11   2503] |  -0.635|   -0.635|-716.427| -802.955|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_18_/D   |
[03/21 05:45:11   2503] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:45:11   2503] 
[03/21 05:45:11   2503] *** Finish Core Optimize Step (cpu=0:20:43 real=0:20:42 mem=1622.6M) ***
[03/21 05:45:11   2503] Active Path Group: default 
[03/21 05:45:11   2503] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:45:11   2503] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:45:11   2503] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:45:11   2503] |  -0.196|   -0.635| -86.528| -802.955|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/21 05:45:11   2503] |        |         |        |         |          |            |        |          |         | _reg_43_/CDN                                       |
[03/21 05:45:11   2503] |  -0.190|   -0.635| -76.669| -793.096|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/21 05:45:11   2503] |        |         |        |         |          |            |        |          |         | _reg_40_/CDN                                       |
[03/21 05:45:11   2504] |  -0.178|   -0.635| -59.333| -775.751|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/21 05:45:11   2504] |        |         |        |         |          |            |        |          |         | _reg_5_/CDN                                        |
[03/21 05:45:12   2504] |  -0.146|   -0.635| -31.363| -747.774|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/21 05:45:12   2504] |        |         |        |         |          |            |        |          |         | _reg_24_/CDN                                       |
[03/21 05:45:12   2504] |  -0.122|   -0.635| -26.841| -743.224|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/21 05:45:12   2504] |        |         |        |         |          |            |        |          |         | _reg_40_/CDN                                       |
[03/21 05:45:12   2504] |  -0.107|   -0.635| -12.633| -729.010|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/21 05:45:12   2504] |        |         |        |         |          |            |        |          |         | _reg_46_/CDN                                       |
[03/21 05:45:12   2504] |  -0.072|   -0.635|  -7.750| -724.127|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/21 05:45:12   2504] |        |         |        |         |          |            |        |          |         | _reg_24_/CDN                                       |
[03/21 05:45:12   2504] |  -0.058|   -0.635|  -4.339| -720.715|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_2__mac_col_inst/query_q |
[03/21 05:45:12   2504] |        |         |        |         |          |            |        |          |         | _reg_43_/CDN                                       |
[03/21 05:45:12   2504] |  -0.037|   -0.635|  -1.564| -717.940|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/21 05:45:12   2504] |        |         |        |         |          |            |        |          |         | _reg_46_/CDN                                       |
[03/21 05:45:12   2504] |  -0.015|   -0.635|  -0.332| -716.708|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/21 05:45:12   2504] |        |         |        |         |          |            |        |          |         | _reg_45_/CDN                                       |
[03/21 05:45:12   2505] |  -0.009|   -0.635|  -0.156| -716.532|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/21 05:45:12   2505] |        |         |        |         |          |            |        |          |         | _reg_5_/CDN                                        |
[03/21 05:45:12   2505] |   0.008|   -0.635|   0.000| -716.376|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| ofifo_inst/col_idx_0__fifo_instance/q0_reg_0_/D    |
[03/21 05:45:13   2505] |   0.016|   -0.635|   0.000| -716.362|     7.27%|   0:00:01.0| 1622.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_12_/D   |
[03/21 05:45:13   2505] |   0.016|   -0.635|   0.000| -716.362|     7.27%|   0:00:00.0| 1622.6M|   WC_VIEW|  default| ofifo_inst/col_idx_3__fifo_instance/q0_reg_12_/D   |
[03/21 05:45:13   2505] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:45:13   2505] 
[03/21 05:45:13   2505] *** Finish Core Optimize Step (cpu=0:00:01.6 real=0:00:02.0 mem=1622.6M) ***
[03/21 05:45:13   2505] 
[03/21 05:45:13   2505] *** Finished Optimize Step Cumulative (cpu=0:20:44 real=0:20:44 mem=1622.6M) ***
[03/21 05:45:13   2505] ** GigaOpt Optimizer WNS Slack -0.635 TNS Slack -716.362 Density 7.27
[03/21 05:45:13   2505] Placement Snapshot: Density distribution:
[03/21 05:45:13   2505] [1.00 -  +++]: 3973 (86.22%)
[03/21 05:45:13   2505] [0.95 - 1.00]: 6 (0.13%)
[03/21 05:45:13   2505] [0.90 - 0.95]: 49 (1.06%)
[03/21 05:45:13   2505] [0.85 - 0.90]: 7 (0.15%)
[03/21 05:45:13   2505] [0.80 - 0.85]: 10 (0.22%)
[03/21 05:45:13   2505] [0.75 - 0.80]: 4 (0.09%)
[03/21 05:45:13   2505] [0.70 - 0.75]: 8 (0.17%)
[03/21 05:45:13   2505] [0.65 - 0.70]: 7 (0.15%)
[03/21 05:45:13   2505] [0.60 - 0.65]: 75 (1.63%)
[03/21 05:45:13   2505] [0.55 - 0.60]: 15 (0.33%)
[03/21 05:45:13   2505] [0.50 - 0.55]: 10 (0.22%)
[03/21 05:45:13   2505] [0.45 - 0.50]: 17 (0.37%)
[03/21 05:45:13   2505] [0.40 - 0.45]: 24 (0.52%)
[03/21 05:45:13   2505] [0.35 - 0.40]: 32 (0.69%)
[03/21 05:45:13   2505] [0.30 - 0.35]: 35 (0.76%)
[03/21 05:45:13   2505] [0.25 - 0.30]: 21 (0.46%)
[03/21 05:45:13   2505] [0.20 - 0.25]: 93 (2.02%)
[03/21 05:45:13   2505] [0.15 - 0.20]: 24 (0.52%)
[03/21 05:45:13   2505] [0.10 - 0.15]: 30 (0.65%)
[03/21 05:45:13   2505] [0.05 - 0.10]: 46 (1.00%)
[03/21 05:45:13   2505] [0.00 - 0.05]: 122 (2.65%)
[03/21 05:45:13   2505] Begin: Area Reclaim Optimization
[03/21 05:45:13   2505] Reclaim Optimization WNS Slack -0.635  TNS Slack -716.362 Density 7.27
[03/21 05:45:13   2505] +----------+---------+--------+--------+------------+--------+
[03/21 05:45:13   2505] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/21 05:45:13   2505] +----------+---------+--------+--------+------------+--------+
[03/21 05:45:13   2505] |     7.27%|        -|  -0.635|-716.362|   0:00:00.0| 1622.6M|
[03/21 05:45:16   2508] |     7.24%|      202|  -0.635|-716.467|   0:00:03.0| 1622.6M|
[03/21 05:45:28   2520] |     6.97%|     2558|  -0.627|-708.901|   0:00:12.0| 1622.6M|
[03/21 05:45:28   2520] |     6.97%|        6|  -0.627|-708.901|   0:00:00.0| 1622.6M|
[03/21 05:45:28   2520] |     6.97%|        0|  -0.627|-708.901|   0:00:00.0| 1622.6M|
[03/21 05:45:28   2520] +----------+---------+--------+--------+------------+--------+
[03/21 05:45:28   2520] Reclaim Optimization End WNS Slack -0.626  TNS Slack -708.901 Density 6.97
[03/21 05:45:28   2520] 
[03/21 05:45:28   2520] ** Summary: Restruct = 0 Buffer Deletion = 118 Declone = 90 Resize = 2160 **
[03/21 05:45:28   2520] --------------------------------------------------------------
[03/21 05:45:28   2520] |                                   | Total     | Sequential |
[03/21 05:45:28   2520] --------------------------------------------------------------
[03/21 05:45:28   2520] | Num insts resized                 |    2154  |       1    |
[03/21 05:45:28   2520] | Num insts undone                  |     404  |       0    |
[03/21 05:45:28   2520] | Num insts Downsized               |    2154  |       1    |
[03/21 05:45:28   2520] | Num insts Samesized               |       0  |       0    |
[03/21 05:45:28   2520] | Num insts Upsized                 |       0  |       0    |
[03/21 05:45:28   2520] | Num multiple commits+uncommits    |       6  |       -    |
[03/21 05:45:28   2520] --------------------------------------------------------------
[03/21 05:45:28   2520] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:45:28   2520] Layer 7 has 1170 constrained nets 
[03/21 05:45:28   2520] **** End NDR-Layer Usage Statistics ****
[03/21 05:45:28   2520] ** Finished Core Area Reclaim Optimization (cpu = 0:00:15.4) (real = 0:00:15.0) **
[03/21 05:45:28   2520] *** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:15, mem=1622.63M, totSessionCpu=0:42:01).
[03/21 05:45:28   2520] Placement Snapshot: Density distribution:
[03/21 05:45:28   2520] [1.00 -  +++]: 3973 (86.22%)
[03/21 05:45:28   2520] [0.95 - 1.00]: 7 (0.15%)
[03/21 05:45:28   2520] [0.90 - 0.95]: 49 (1.06%)
[03/21 05:45:28   2520] [0.85 - 0.90]: 8 (0.17%)
[03/21 05:45:28   2520] [0.80 - 0.85]: 8 (0.17%)
[03/21 05:45:28   2520] [0.75 - 0.80]: 5 (0.11%)
[03/21 05:45:28   2520] [0.70 - 0.75]: 7 (0.15%)
[03/21 05:45:28   2520] [0.65 - 0.70]: 8 (0.17%)
[03/21 05:45:28   2520] [0.60 - 0.65]: 74 (1.61%)
[03/21 05:45:28   2520] [0.55 - 0.60]: 15 (0.33%)
[03/21 05:45:28   2520] [0.50 - 0.55]: 12 (0.26%)
[03/21 05:45:28   2520] [0.45 - 0.50]: 16 (0.35%)
[03/21 05:45:28   2520] [0.40 - 0.45]: 24 (0.52%)
[03/21 05:45:28   2520] [0.35 - 0.40]: 31 (0.67%)
[03/21 05:45:28   2520] [0.30 - 0.35]: 36 (0.78%)
[03/21 05:45:28   2520] [0.25 - 0.30]: 27 (0.59%)
[03/21 05:45:28   2520] [0.20 - 0.25]: 92 (2.00%)
[03/21 05:45:28   2520] [0.15 - 0.20]: 35 (0.76%)
[03/21 05:45:28   2520] [0.10 - 0.15]: 57 (1.24%)
[03/21 05:45:28   2520] [0.05 - 0.10]: 50 (1.09%)
[03/21 05:45:28   2520] [0.00 - 0.05]: 74 (1.61%)
[03/21 05:45:28   2521] *** Starting refinePlace (0:42:01 mem=1622.6M) ***
[03/21 05:45:28   2521] Total net bbox length = 5.918e+05 (3.341e+05 2.578e+05) (ext = 1.342e+05)
[03/21 05:45:28   2521] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:45:28   2521] default core: bins with density >  0.75 =  4.9 % ( 245 / 5000 )
[03/21 05:45:28   2521] Density distribution unevenness ratio = 90.390%
[03/21 05:45:28   2521] RPlace IncrNP: Rollback Lev = -3
[03/21 05:45:28   2521] RPlace: Density =1.165556, incremental np is triggered.
[03/21 05:45:28   2521] nrCritNet: 1.93% ( 464 / 24056 ) cutoffSlk: -630.1ps stdDelay: 14.2ps
[03/21 05:45:39   2532] default core: bins with density >  0.75 = 5.72 % ( 286 / 5000 )
[03/21 05:45:39   2532] Density distribution unevenness ratio = 90.204%
[03/21 05:45:39   2532] RPlace postIncrNP: Density = 1.165556 -> 0.955556.
[03/21 05:45:39   2532] RPlace postIncrNP Info: Density distribution changes:
[03/21 05:45:39   2532] [1.10+      ] :	 10 (0.20%) -> 0 (0.00%)
[03/21 05:45:39   2532] [1.05 - 1.10] :	 21 (0.42%) -> 0 (0.00%)
[03/21 05:45:39   2532] [1.00 - 1.05] :	 41 (0.82%) -> 0 (0.00%)
[03/21 05:45:39   2532] [0.95 - 1.00] :	 48 (0.96%) -> 1 (0.02%)
[03/21 05:45:39   2532] [0.90 - 0.95] :	 57 (1.14%) -> 40 (0.80%)
[03/21 05:45:39   2532] [0.85 - 0.90] :	 37 (0.74%) -> 139 (2.78%)
[03/21 05:45:39   2532] [0.80 - 0.85] :	 16 (0.32%) -> 78 (1.56%)
[03/21 05:45:39   2532] [CPU] RefinePlace/IncrNP (cpu=0:00:11.1, real=0:00:11.0, mem=1681.2MB) @(0:42:01 - 0:42:12).
[03/21 05:45:39   2532] Move report: incrNP moves 16922 insts, mean move: 7.00 um, max move: 81.20 um
[03/21 05:45:39   2532] 	Max move on inst (mac_array_instance/FE_OCPC2567_q_temp_398_): (814.40, 480.40) --> (767.40, 446.20)
[03/21 05:45:39   2532] Move report: Timing Driven Placement moves 16922 insts, mean move: 7.00 um, max move: 81.20 um
[03/21 05:45:39   2532] 	Max move on inst (mac_array_instance/FE_OCPC2567_q_temp_398_): (814.40, 480.40) --> (767.40, 446.20)
[03/21 05:45:39   2532] 	Runtime: CPU: 0:00:11.2 REAL: 0:00:11.0 MEM: 1681.2MB
[03/21 05:45:39   2532] Starting refinePlace ...
[03/21 05:45:39   2532] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:45:40   2532] default core: bins with density >  0.75 = 5.72 % ( 286 / 5000 )
[03/21 05:45:40   2532] Density distribution unevenness ratio = 90.103%
[03/21 05:45:40   2533]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:45:40   2533] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1681.2MB) @(0:42:12 - 0:42:13).
[03/21 05:45:40   2533] Move report: preRPlace moves 9007 insts, mean move: 0.59 um, max move: 5.00 um
[03/21 05:45:40   2533] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_1510_0): (938.00, 458.80) --> (934.80, 457.00)
[03/21 05:45:40   2533] 	Length: 25 sites, height: 1 rows, site name: core, cell type: OAI22D4
[03/21 05:45:40   2533] Move report: Detail placement moves 9007 insts, mean move: 0.59 um, max move: 5.00 um
[03/21 05:45:40   2533] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_1510_0): (938.00, 458.80) --> (934.80, 457.00)
[03/21 05:45:40   2533] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1681.2MB
[03/21 05:45:40   2533] Statistics of distance of Instance movement in refine placement:
[03/21 05:45:40   2533]   maximum (X+Y) =        80.80 um
[03/21 05:45:40   2533]   inst (mac_array_instance/FE_OCPC2567_q_temp_398_) with max move: (814.4, 480.4) -> (767.8, 446.2)
[03/21 05:45:40   2533]   mean    (X+Y) =         6.72 um
[03/21 05:45:40   2533] Total instances flipped for legalization: 48
[03/21 05:45:40   2533] Summary Report:
[03/21 05:45:40   2533] Instances move: 17845 (out of 21770 movable)
[03/21 05:45:40   2533] Mean displacement: 6.72 um
[03/21 05:45:40   2533] Max displacement: 80.80 um (Instance: mac_array_instance/FE_OCPC2567_q_temp_398_) (814.4, 480.4) -> (767.8, 446.2)
[03/21 05:45:40   2533] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[03/21 05:45:40   2533] Total instances moved : 17845
[03/21 05:45:40   2533] Total net bbox length = 5.972e+05 (3.377e+05 2.596e+05) (ext = 1.341e+05)
[03/21 05:45:40   2533] Runtime: CPU: 0:00:12.2 REAL: 0:00:12.0 MEM: 1681.2MB
[03/21 05:45:40   2533] [CPU] RefinePlace/total (cpu=0:00:12.2, real=0:00:12.0, mem=1681.2MB) @(0:42:01 - 0:42:13).
[03/21 05:45:40   2533] *** Finished refinePlace (0:42:13 mem=1681.2M) ***
[03/21 05:45:41   2533] Finished re-routing un-routed nets (0:00:00.2 1681.2M)
[03/21 05:45:41   2533] 
[03/21 05:45:42   2535] 
[03/21 05:45:42   2535] Density : 0.0697
[03/21 05:45:42   2535] Max route overflow : 0.0001
[03/21 05:45:42   2535] 
[03/21 05:45:42   2535] 
[03/21 05:45:42   2535] *** Finish Physical Update (cpu=0:00:14.6 real=0:00:14.0 mem=1681.2M) ***
[03/21 05:45:43   2535] ** GigaOpt Optimizer WNS Slack -0.629 TNS Slack -716.740 Density 6.97
[03/21 05:45:43   2535] Optimizer WNS Pass 4
[03/21 05:45:43   2535] Active Path Group: reg2reg  
[03/21 05:45:43   2535] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:45:43   2535] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:45:43   2535] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:45:43   2535] |  -0.629|   -0.629|-716.740| -716.740|     6.97%|   0:00:00.0| 1681.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:45:45   2537] |  -0.629|   -0.629|-715.268| -715.268|     6.97%|   0:00:02.0| 1681.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:45:45   2537] |  -0.621|   -0.621|-714.561| -714.561|     6.97%|   0:00:00.0| 1681.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_16_/D   |
[03/21 05:45:46   2539] |  -0.617|   -0.617|-713.069| -713.069|     6.98%|   0:00:01.0| 1681.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_11_/D   |
[03/21 05:45:50   2542] |  -0.614|   -0.614|-710.503| -710.503|     6.98%|   0:00:04.0| 1681.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:45:53   2546] |  -0.614|   -0.614|-708.712| -708.712|     6.98%|   0:00:03.0| 1681.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:45:53   2546] |  -0.606|   -0.606|-708.508| -708.508|     6.98%|   0:00:00.0| 1681.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 05:46:09   2561] |  -0.607|   -0.607|-704.249| -704.249|     6.98%|   0:00:16.0| 1681.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:46:10   2563] |  -0.607|   -0.607|-704.098| -704.098|     6.98%|   0:00:01.0| 1681.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:46:11   2563] |  -0.605|   -0.605|-703.575| -703.575|     6.98%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/21 05:46:14   2566] |  -0.605|   -0.605|-702.013| -702.013|     6.98%|   0:00:03.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/21 05:46:14   2566] |  -0.605|   -0.605|-702.004| -702.004|     6.98%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/21 05:46:14   2567] |  -0.600|   -0.600|-701.114| -701.114|     6.98%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:46:22   2574] |  -0.604|   -0.604|-700.714| -700.714|     6.98%|   0:00:08.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_17_/D   |
[03/21 05:46:22   2574] |  -0.599|   -0.599|-699.961| -699.961|     6.98%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:46:23   2575] |  -0.599|   -0.599|-699.886| -699.886|     6.98%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:46:27   2579] |  -0.599|   -0.599|-698.509| -698.509|     6.99%|   0:00:04.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:46:29   2581] |  -0.599|   -0.599|-698.322| -698.322|     6.99%|   0:00:02.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:46:29   2581] |  -0.599|   -0.599|-698.318| -698.318|     6.99%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:46:30   2583] |  -0.598|   -0.598|-697.773| -697.773|     6.99%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:46:31   2583] |  -0.593|   -0.593|-697.238| -697.238|     6.99%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:46:48   2600] |  -0.593|   -0.593|-694.147| -694.147|     6.99%|   0:00:17.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:46:50   2602] |  -0.593|   -0.593|-694.122| -694.122|     6.99%|   0:00:02.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:46:51   2603] |  -0.593|   -0.593|-693.806| -693.806|     7.00%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:46:53   2606] |  -0.589|   -0.589|-692.984| -692.984|     7.01%|   0:00:02.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:47:11   2624] |  -0.588|   -0.588|-691.569| -691.569|     7.00%|   0:00:18.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
[03/21 05:47:16   2628] |  -0.589|   -0.589|-691.158| -691.158|     7.00%|   0:00:05.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
[03/21 05:47:16   2628] |  -0.589|   -0.589|-691.137| -691.137|     7.00%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_16_/D   |
[03/21 05:47:17   2629] |  -0.585|   -0.585|-689.913| -689.913|     7.01%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:47:17   2630] |  -0.585|   -0.585|-688.847| -688.847|     7.01%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:47:18   2630] |  -0.585|   -0.585|-688.838| -688.838|     7.01%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:47:18   2631] |  -0.582|   -0.582|-687.491| -687.491|     7.02%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
[03/21 05:47:20   2633] |  -0.582|   -0.582|-687.243| -687.243|     7.02%|   0:00:02.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
[03/21 05:47:21   2633] |  -0.583|   -0.583|-686.902| -686.902|     7.02%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
[03/21 05:47:24   2636] |  -0.583|   -0.583|-686.534| -686.534|     7.03%|   0:00:03.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_18_/D   |
[03/21 05:47:24   2637] |  -0.581|   -0.581|-686.220| -686.220|     7.03%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:47:25   2638] |  -0.581|   -0.581|-685.824| -685.824|     7.03%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_18_/D   |
[03/21 05:47:31   2644] |  -0.581|   -0.581|-685.306| -685.306|     7.04%|   0:00:06.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:47:32   2644] |  -0.580|   -0.580|-684.787| -684.787|     7.04%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:47:33   2645] |  -0.580|   -0.580|-684.521| -684.521|     7.04%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:47:37   2649] |  -0.579|   -0.579|-683.857| -683.857|     7.05%|   0:00:04.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:47:38   2650] |  -0.580|   -0.580|-683.836| -683.836|     7.05%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:47:38   2650] |  -0.579|   -0.579|-683.813| -683.813|     7.05%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:47:40   2653] |  -0.580|   -0.580|-683.648| -683.648|     7.06%|   0:00:02.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:47:41   2653] |  -0.580|   -0.580|-683.648| -683.648|     7.06%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:47:41   2654] Analyzing useful skew in preCTS mode ...
[03/21 05:47:41   2654] skewClock did not found any end points to delay or to advance
[03/21 05:47:41   2654]  ** Useful skew failure reasons **
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] skewClock did not found any end points to delay or to advance
[03/21 05:47:41   2654]  ** Useful skew failure reasons **
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] skewClock did not found any end points to delay or to advance
[03/21 05:47:41   2654]  ** Useful skew failure reasons **
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_54_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_22_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_62_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_50_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:47:41   2654] skewClock did not found any end points to delay or to advance
[03/21 05:47:42   2654] |  -0.580|   -0.580|-683.642| -683.642|     7.07%|   0:00:01.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:47:42   2655] |  -0.580|   -0.580|-683.626| -683.626|     7.07%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:47:42   2655] |  -0.580|   -0.580|-683.626| -683.626|     7.07%|   0:00:00.0| 1649.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:47:42   2655] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:47:42   2655] 
[03/21 05:47:42   2655] *** Finish Core Optimize Step (cpu=0:01:59 real=0:01:59 mem=1649.2M) ***
[03/21 05:47:42   2655] Active Path Group: default 
[03/21 05:47:42   2655] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:47:42   2655] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:47:42   2655] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:47:42   2655] |   0.007|   -0.580|   0.000| -683.626|     7.07%|   0:00:00.0| 1649.2M|   WC_VIEW|  default| kmem_instance/WEN                                  |
[03/21 05:47:42   2655] |   0.014|   -0.580|   0.000| -683.625|     7.07%|   0:00:00.0| 1649.2M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q3_reg_18_/E   |
[03/21 05:47:43   2656] |   0.016|   -0.580|   0.000| -683.270|     7.07%|   0:00:01.0| 1649.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/21 05:47:43   2656] |        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
[03/21 05:47:43   2656] |   0.017|   -0.580|   0.000| -683.270|     7.07%|   0:00:00.0| 1649.2M|   WC_VIEW|  default| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/21 05:47:43   2656] |        |         |        |         |          |            |        |          |         | _reg_26_/D                                         |
[03/21 05:47:43   2656] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:47:43   2656] 
[03/21 05:47:43   2656] *** Finish Core Optimize Step (cpu=0:00:00.8 real=0:00:01.0 mem=1649.2M) ***
[03/21 05:47:43   2656] 
[03/21 05:47:43   2656] *** Finished Optimize Step Cumulative (cpu=0:02:00 real=0:02:00 mem=1649.2M) ***
[03/21 05:47:43   2656] ** GigaOpt Optimizer WNS Slack -0.580 TNS Slack -683.270 Density 7.07
[03/21 05:47:43   2656] *** Starting refinePlace (0:44:16 mem=1649.2M) ***
[03/21 05:47:43   2656] Total net bbox length = 5.996e+05 (3.390e+05 2.606e+05) (ext = 1.341e+05)
[03/21 05:47:43   2656] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:47:43   2656] default core: bins with density >  0.75 =  5.8 % ( 290 / 5000 )
[03/21 05:47:43   2656] Density distribution unevenness ratio = 90.207%
[03/21 05:47:43   2656] RPlace IncrNP: Rollback Lev = -3
[03/21 05:47:43   2656] RPlace: Density =1.024444, incremental np is triggered.
[03/21 05:47:44   2656] nrCritNet: 1.87% ( 454 / 24263 ) cutoffSlk: -595.8ps stdDelay: 14.2ps
[03/21 05:47:49   2661] default core: bins with density >  0.75 = 5.86 % ( 293 / 5000 )
[03/21 05:47:49   2661] Density distribution unevenness ratio = 90.161%
[03/21 05:47:49   2661] RPlace postIncrNP: Density = 1.024444 -> 0.991111.
[03/21 05:47:49   2661] RPlace postIncrNP Info: Density distribution changes:
[03/21 05:47:49   2661] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:47:49   2661] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:47:49   2661] [1.00 - 1.05] :	 1 (0.02%) -> 0 (0.00%)
[03/21 05:47:49   2661] [0.95 - 1.00] :	 12 (0.24%) -> 5 (0.10%)
[03/21 05:47:49   2661] [0.90 - 0.95] :	 67 (1.34%) -> 57 (1.14%)
[03/21 05:47:49   2661] [0.85 - 0.90] :	 119 (2.38%) -> 126 (2.52%)
[03/21 05:47:49   2661] [0.80 - 0.85] :	 67 (1.34%) -> 76 (1.52%)
[03/21 05:47:49   2661] [CPU] RefinePlace/IncrNP (cpu=0:00:05.3, real=0:00:06.0, mem=1692.2MB) @(0:44:16 - 0:44:22).
[03/21 05:47:49   2661] Move report: incrNP moves 2305 insts, mean move: 5.22 um, max move: 32.80 um
[03/21 05:47:49   2661] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/FE_OCPC1625_q_temp_309_): (1017.00, 503.80) --> (1039.00, 514.60)
[03/21 05:47:49   2661] Move report: Timing Driven Placement moves 2305 insts, mean move: 5.22 um, max move: 32.80 um
[03/21 05:47:49   2661] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/FE_OCPC1625_q_temp_309_): (1017.00, 503.80) --> (1039.00, 514.60)
[03/21 05:47:49   2661] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:06.0 MEM: 1692.2MB
[03/21 05:47:49   2661] Starting refinePlace ...
[03/21 05:47:49   2661] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:47:49   2661] default core: bins with density >  0.75 = 5.86 % ( 293 / 5000 )
[03/21 05:47:49   2661] Density distribution unevenness ratio = 90.055%
[03/21 05:47:50   2662]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:47:50   2662] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1692.2MB) @(0:44:22 - 0:44:23).
[03/21 05:47:50   2662] Move report: preRPlace moves 3578 insts, mean move: 0.59 um, max move: 4.40 um
[03/21 05:47:50   2662] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8412_0): (1021.80, 377.80) --> (1024.40, 379.60)
[03/21 05:47:50   2662] 	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2XD1
[03/21 05:47:50   2662] Move report: Detail placement moves 3578 insts, mean move: 0.59 um, max move: 4.40 um
[03/21 05:47:50   2662] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8412_0): (1021.80, 377.80) --> (1024.40, 379.60)
[03/21 05:47:50   2662] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1692.2MB
[03/21 05:47:50   2662] Statistics of distance of Instance movement in refine placement:
[03/21 05:47:50   2662]   maximum (X+Y) =        32.80 um
[03/21 05:47:50   2662]   inst (mac_array_instance/col_idx_4__mac_col_inst/FE_OCPC1625_q_temp_309_) with max move: (1017, 503.8) -> (1039, 514.6)
[03/21 05:47:50   2662]   mean    (X+Y) =         2.71 um
[03/21 05:47:50   2662] Total instances flipped for legalization: 2
[03/21 05:47:50   2662] Summary Report:
[03/21 05:47:50   2662] Instances move: 5085 (out of 21980 movable)
[03/21 05:47:50   2662] Mean displacement: 2.71 um
[03/21 05:47:50   2662] Max displacement: 32.80 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/FE_OCPC1625_q_temp_309_) (1017, 503.8) -> (1039, 514.6)
[03/21 05:47:50   2662] 	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
[03/21 05:47:50   2662] Total instances moved : 5085
[03/21 05:47:50   2662] Total net bbox length = 6.024e+05 (3.406e+05 2.618e+05) (ext = 1.341e+05)
[03/21 05:47:50   2662] Runtime: CPU: 0:00:06.4 REAL: 0:00:07.0 MEM: 1692.2MB
[03/21 05:47:50   2662] [CPU] RefinePlace/total (cpu=0:00:06.4, real=0:00:07.0, mem=1692.2MB) @(0:44:16 - 0:44:23).
[03/21 05:47:50   2662] *** Finished refinePlace (0:44:23 mem=1692.2M) ***
[03/21 05:47:50   2663] Finished re-routing un-routed nets (0:00:00.0 1692.2M)
[03/21 05:47:50   2663] 
[03/21 05:47:50   2663] 
[03/21 05:47:50   2663] Density : 0.0707
[03/21 05:47:50   2663] Max route overflow : 0.0001
[03/21 05:47:50   2663] 
[03/21 05:47:50   2663] 
[03/21 05:47:50   2663] *** Finish Physical Update (cpu=0:00:07.5 real=0:00:07.0 mem=1692.2M) ***
[03/21 05:47:51   2663] ** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -687.407 Density 7.07
[03/21 05:47:51   2663] Skipped Place ECO bump recovery (WNS opt)
[03/21 05:47:51   2663] Optimizer WNS Pass 5
[03/21 05:47:51   2663] Active Path Group: reg2reg  
[03/21 05:47:51   2663] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:47:51   2663] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:47:51   2663] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:47:51   2663] |  -0.612|   -0.612|-687.407| -687.407|     7.07%|   0:00:00.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:47:51   2664] |  -0.600|   -0.600|-686.843| -686.843|     7.07%|   0:00:00.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 05:47:54   2667] |  -0.592|   -0.592|-686.042| -686.042|     7.07%|   0:00:03.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:47:59   2672] |  -0.591|   -0.591|-685.141| -685.141|     7.07%|   0:00:05.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:01   2673] |  -0.591|   -0.591|-685.055| -685.055|     7.07%|   0:00:02.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:01   2673] |  -0.591|   -0.591|-685.048| -685.048|     7.07%|   0:00:00.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:02   2674] |  -0.585|   -0.585|-684.812| -684.812|     7.07%|   0:00:01.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:48:14   2687] |  -0.584|   -0.584|-684.082| -684.082|     7.07%|   0:00:12.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:16   2689] |  -0.584|   -0.584|-683.579| -683.579|     7.07%|   0:00:02.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:16   2689] |  -0.584|   -0.584|-683.577| -683.577|     7.07%|   0:00:00.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:17   2690] |  -0.584|   -0.584|-683.499| -683.499|     7.08%|   0:00:01.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 05:48:19   2692] |  -0.580|   -0.580|-683.163| -683.163|     7.07%|   0:00:02.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:48:40   2713] |  -0.580|   -0.580|-682.463| -682.463|     7.07%|   0:00:21.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:44   2717] |  -0.580|   -0.580|-682.430| -682.430|     7.07%|   0:00:04.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:46   2719] |  -0.580|   -0.580|-682.380| -682.380|     7.09%|   0:00:02.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:49   2722] |  -0.579|   -0.579|-682.328| -682.328|     7.09%|   0:00:03.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:57   2729] |  -0.579|   -0.579|-681.737| -681.737|     7.09%|   0:00:08.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:48:57   2729] |  -0.579|   -0.579|-681.569| -681.569|     7.09%|   0:00:00.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:49:14   2747] |  -0.579|   -0.579|-681.432| -681.432|     7.10%|   0:00:17.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:49:18   2751] |  -0.579|   -0.579|-681.367| -681.367|     7.11%|   0:00:04.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:49:19   2752] |  -0.577|   -0.577|-681.425| -681.425|     7.11%|   0:00:01.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:49:37   2770] |  -0.577|   -0.577|-679.885| -679.885|     7.11%|   0:00:18.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:49:38   2771] |  -0.577|   -0.577|-679.446| -679.446|     7.11%|   0:00:01.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:49:39   2771] |  -0.577|   -0.577|-679.283| -679.283|     7.11%|   0:00:01.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_15_/D   |
[03/21 05:49:43   2776] |  -0.577|   -0.577|-679.283| -679.283|     7.12%|   0:00:04.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:49:46   2779] |  -0.577|   -0.577|-679.323| -679.323|     7.13%|   0:00:03.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:49:47   2779] Analyzing useful skew in preCTS mode ...
[03/21 05:49:47   2780] skewClock did not found any end points to delay or to advance
[03/21 05:49:47   2780]  ** Useful skew failure reasons **
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] skewClock did not found any end points to delay or to advance
[03/21 05:49:47   2780]  ** Useful skew failure reasons **
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] skewClock did not found any end points to delay or to advance
[03/21 05:49:47   2780]  ** Useful skew failure reasons **
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_51_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_53_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_43_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_29_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_19_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_52_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_42_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_20_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_27_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_21_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_37_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_57_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] The sequential element mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_28_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
[03/21 05:49:47   2780] skewClock did not found any end points to delay or to advance
[03/21 05:49:48   2781] |  -0.577|   -0.577|-679.211| -679.211|     7.13%|   0:00:02.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:49:48   2781] |  -0.577|   -0.577|-679.172| -679.172|     7.13%|   0:00:00.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:49:51   2784] |  -0.577|   -0.577|-679.113| -679.113|     7.13%|   0:00:03.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:49:51   2784] |  -0.577|   -0.577|-679.113| -679.113|     7.13%|   0:00:00.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:49:51   2784] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:49:51   2784] 
[03/21 05:49:51   2784] *** Finish Core Optimize Step (cpu=0:02:00 real=0:02:00 mem=1692.2M) ***
[03/21 05:49:51   2784] 
[03/21 05:49:51   2784] *** Finished Optimize Step Cumulative (cpu=0:02:00 real=0:02:00 mem=1692.2M) ***
[03/21 05:49:51   2784] ** GigaOpt Optimizer WNS Slack -0.577 TNS Slack -679.113 Density 7.13
[03/21 05:49:51   2784] *** Starting refinePlace (0:46:24 mem=1692.2M) ***
[03/21 05:49:51   2784] Total net bbox length = 6.051e+05 (3.420e+05 2.631e+05) (ext = 1.341e+05)
[03/21 05:49:51   2784] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:49:51   2784] default core: bins with density >  0.75 = 5.92 % ( 296 / 5000 )
[03/21 05:49:51   2784] Density distribution unevenness ratio = 90.159%
[03/21 05:49:51   2784] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1692.2MB) @(0:46:24 - 0:46:25).
[03/21 05:49:51   2784] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:49:51   2784] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1692.2MB
[03/21 05:49:51   2784] Starting refinePlace ...
[03/21 05:49:51   2784] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:49:52   2784] default core: bins with density >  0.75 = 5.92 % ( 296 / 5000 )
[03/21 05:49:52   2784] Density distribution unevenness ratio = 90.055%
[03/21 05:49:52   2785]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:49:52   2785] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1692.2MB) @(0:46:25 - 0:46:26).
[03/21 05:49:52   2785] Move report: preRPlace moves 2626 insts, mean move: 0.72 um, max move: 4.80 um
[03/21 05:49:52   2785] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8269_0): (1031.80, 426.40) --> (1034.80, 424.60)
[03/21 05:49:52   2785] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND2D4
[03/21 05:49:52   2785] wireLenOptFixPriorityInst 0 inst fixed
[03/21 05:49:52   2785] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:49:52   2785] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1692.2MB) @(0:46:26 - 0:46:26).
[03/21 05:49:52   2785] Move report: Detail placement moves 2626 insts, mean move: 0.72 um, max move: 4.80 um
[03/21 05:49:52   2785] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8269_0): (1031.80, 426.40) --> (1034.80, 424.60)
[03/21 05:49:52   2785] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1692.2MB
[03/21 05:49:52   2785] Statistics of distance of Instance movement in refine placement:
[03/21 05:49:52   2785]   maximum (X+Y) =         4.80 um
[03/21 05:49:52   2785]   inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8269_0) with max move: (1031.8, 426.4) -> (1034.8, 424.6)
[03/21 05:49:52   2785]   mean    (X+Y) =         0.72 um
[03/21 05:49:52   2785] Total instances flipped for legalization: 7450
[03/21 05:49:52   2785] Summary Report:
[03/21 05:49:52   2785] Instances move: 2626 (out of 22217 movable)
[03/21 05:49:52   2785] Mean displacement: 0.72 um
[03/21 05:49:52   2785] Max displacement: 4.80 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8269_0) (1031.8, 426.4) -> (1034.8, 424.6)
[03/21 05:49:52   2785] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND2D4
[03/21 05:49:52   2785] Total instances moved : 2626
[03/21 05:49:52   2785] Total net bbox length = 6.071e+05 (3.427e+05 2.644e+05) (ext = 1.341e+05)
[03/21 05:49:52   2785] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1692.2MB
[03/21 05:49:52   2785] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1692.2MB) @(0:46:24 - 0:46:26).
[03/21 05:49:52   2785] *** Finished refinePlace (0:46:26 mem=1692.2M) ***
[03/21 05:49:53   2785] Finished re-routing un-routed nets (0:00:00.0 1692.2M)
[03/21 05:49:53   2785] 
[03/21 05:49:53   2786] 
[03/21 05:49:53   2786] Density : 0.0713
[03/21 05:49:53   2786] Max route overflow : 0.0001
[03/21 05:49:53   2786] 
[03/21 05:49:53   2786] 
[03/21 05:49:53   2786] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=1692.2M) ***
[03/21 05:49:53   2786] ** GigaOpt Optimizer WNS Slack -0.580 TNS Slack -678.942 Density 7.13
[03/21 05:49:53   2786] Recovering Place ECO bump
[03/21 05:49:53   2786] Active Path Group: reg2reg  
[03/21 05:49:53   2786] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:49:53   2786] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:49:53   2786] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:49:53   2786] |  -0.580|   -0.580|-678.942| -678.942|     7.13%|   0:00:00.0| 1692.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:50:00   2793] |  -0.580|   -0.580|-678.820| -678.820|     7.13%|   0:00:07.0| 1660.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:50:00   2793] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:50:00   2793] 
[03/21 05:50:00   2793] *** Finish Core Optimize Step (cpu=0:00:06.9 real=0:00:07.0 mem=1660.2M) ***
[03/21 05:50:00   2793] 
[03/21 05:50:00   2793] *** Finished Optimize Step Cumulative (cpu=0:00:07.0 real=0:00:07.0 mem=1660.2M) ***
[03/21 05:50:00   2793] *** Starting refinePlace (0:46:34 mem=1660.2M) ***
[03/21 05:50:00   2793] Total net bbox length = 6.073e+05 (3.428e+05 2.645e+05) (ext = 1.341e+05)
[03/21 05:50:00   2793] Starting refinePlace ...
[03/21 05:50:00   2793] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:50:01   2793] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:50:01   2793] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1660.2MB) @(0:46:34 - 0:46:34).
[03/21 05:50:01   2793] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:50:01   2793] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1660.2MB
[03/21 05:50:01   2793] Statistics of distance of Instance movement in refine placement:
[03/21 05:50:01   2793]   maximum (X+Y) =         0.00 um
[03/21 05:50:01   2793]   mean    (X+Y) =         0.00 um
[03/21 05:50:01   2793] Summary Report:
[03/21 05:50:01   2793] Instances move: 0 (out of 22221 movable)
[03/21 05:50:01   2793] Mean displacement: 0.00 um
[03/21 05:50:01   2793] Max displacement: 0.00 um 
[03/21 05:50:01   2793] Total instances moved : 0
[03/21 05:50:01   2793] Total net bbox length = 6.073e+05 (3.428e+05 2.645e+05) (ext = 1.341e+05)
[03/21 05:50:01   2793] Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1660.2MB
[03/21 05:50:01   2793] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:01.0, mem=1660.2MB) @(0:46:34 - 0:46:34).
[03/21 05:50:01   2793] *** Finished refinePlace (0:46:34 mem=1660.2M) ***
[03/21 05:50:01   2794] Finished re-routing un-routed nets (0:00:00.0 1660.2M)
[03/21 05:50:01   2794] 
[03/21 05:50:01   2794] 
[03/21 05:50:01   2794] Density : 0.0713
[03/21 05:50:01   2794] Max route overflow : 0.0001
[03/21 05:50:01   2794] 
[03/21 05:50:01   2794] 
[03/21 05:50:01   2794] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1660.2M) ***
[03/21 05:50:01   2794] ** GigaOpt Optimizer WNS Slack -0.580 TNS Slack -678.820 Density 7.13
[03/21 05:50:01   2794] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:50:01   2794] Layer 7 has 1188 constrained nets 
[03/21 05:50:01   2794] **** End NDR-Layer Usage Statistics ****
[03/21 05:50:01   2794] 
[03/21 05:50:01   2794] *** Finish pre-CTS Setup Fixing (cpu=0:36:48 real=0:36:46 mem=1660.2M) ***
[03/21 05:50:01   2794] 
[03/21 05:50:01   2794] End: GigaOpt Optimization in WNS mode
[03/21 05:50:01   2794] *** Timing NOT met, worst failing slack is -0.580
[03/21 05:50:01   2794] *** Check timing (0:00:00.0)
[03/21 05:50:01   2794] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:50:01   2794] optDesignOneStep: Leakage Power Flow
[03/21 05:50:01   2794] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 05:50:01   2794] Begin: GigaOpt Optimization in TNS mode
[03/21 05:50:02   2794] Info: 1 clock net  excluded from IPO operation.
[03/21 05:50:02   2794] PhyDesignGrid: maxLocalDensity 0.95
[03/21 05:50:02   2794] #spOpts: N=65 
[03/21 05:50:05   2798] *info: 1 clock net excluded
[03/21 05:50:05   2798] *info: 2 special nets excluded.
[03/21 05:50:05   2798] *info: 150 no-driver nets excluded.
[03/21 05:50:06   2799] ** GigaOpt Optimizer WNS Slack -0.580 TNS Slack -678.820 Density 7.13
[03/21 05:50:06   2799] Optimizer TNS Opt
[03/21 05:50:06   2799] Active Path Group: reg2reg  
[03/21 05:50:06   2799] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:50:06   2799] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:50:06   2799] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:50:06   2799] |  -0.580|   -0.580|-678.820| -678.820|     7.13%|   0:00:00.0| 1622.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:50:52   2845] |  -0.580|   -0.580|-676.794| -676.794|     7.13%|   0:00:46.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:50:52   2845] |  -0.580|   -0.580|-676.649| -676.649|     7.14%|   0:00:00.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:51:00   2853] |  -0.580|   -0.580|-675.543| -675.543|     7.15%|   0:00:08.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:51:12   2865] |  -0.580|   -0.580|-675.281| -675.281|     7.15%|   0:00:12.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:51:14   2867] |  -0.580|   -0.580|-674.786| -674.786|     7.15%|   0:00:02.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:51:16   2869] |  -0.580|   -0.580|-674.671| -674.671|     7.16%|   0:00:02.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:51:39   2892] |  -0.580|   -0.580|-672.364| -672.364|     7.16%|   0:00:23.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:51:53   2906] |  -0.580|   -0.580|-671.858| -671.858|     7.16%|   0:00:14.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:51:53   2906] |  -0.580|   -0.580|-671.674| -671.674|     7.16%|   0:00:00.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:51:59   2912] |  -0.580|   -0.580|-671.266| -671.266|     7.17%|   0:00:06.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:52:00   2912] |  -0.580|   -0.580|-670.744| -670.744|     7.17%|   0:00:01.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:52:11   2924] |  -0.580|   -0.580|-670.469| -670.469|     7.17%|   0:00:11.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:52:13   2926] |  -0.580|   -0.580|-670.238| -670.238|     7.17%|   0:00:02.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:52:29   2942] |  -0.580|   -0.580|-668.659| -668.659|     7.18%|   0:00:16.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
[03/21 05:52:29   2942] |  -0.580|   -0.580|-668.638| -668.638|     7.18%|   0:00:00.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_18_/D   |
[03/21 05:52:34   2947] |  -0.580|   -0.580|-667.673| -667.673|     7.18%|   0:00:05.0| 1628.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_15_/D   |
[03/21 05:52:54   2967] |  -0.580|   -0.580|-667.331| -667.331|     7.18%|   0:00:20.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_16_/D   |
[03/21 05:53:00   2973] |  -0.580|   -0.580|-666.363| -666.363|     7.19%|   0:00:06.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/21 05:53:01   2974] |  -0.580|   -0.580|-666.350| -666.350|     7.19%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/21 05:53:02   2975] |  -0.580|   -0.580|-666.264| -666.264|     7.19%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/21 05:53:04   2977] |  -0.580|   -0.580|-664.904| -664.904|     7.19%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/21 05:53:05   2978] |  -0.580|   -0.580|-664.794| -664.794|     7.20%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/21 05:53:06   2979] |  -0.580|   -0.580|-664.718| -664.718|     7.20%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/21 05:53:06   2979] |  -0.580|   -0.580|-664.586| -664.586|     7.20%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/21 05:53:06   2979] |  -0.580|   -0.580|-664.483| -664.483|     7.20%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/21 05:53:06   2979] |  -0.580|   -0.580|-664.425| -664.425|     7.20%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/21 05:53:07   2979] |  -0.580|   -0.580|-664.421| -664.421|     7.20%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_17_/D   |
[03/21 05:53:10   2983] |  -0.580|   -0.580|-663.198| -663.198|     7.20%|   0:00:03.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/21 05:53:10   2983] |  -0.580|   -0.580|-662.998| -662.998|     7.20%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/21 05:53:12   2984] |  -0.580|   -0.580|-662.869| -662.869|     7.20%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_16_/D   |
[03/21 05:53:15   2988] |  -0.580|   -0.580|-662.542| -662.542|     7.20%|   0:00:03.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_14_/D   |
[03/21 05:53:16   2989] |  -0.580|   -0.580|-661.889| -661.889|     7.21%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_12_/D   |
[03/21 05:53:19   2992] |  -0.580|   -0.580|-661.720| -661.720|     7.21%|   0:00:03.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/21 05:53:20   2993] |  -0.580|   -0.580|-661.707| -661.707|     7.21%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/21 05:53:21   2994] |  -0.580|   -0.580|-661.600| -661.600|     7.21%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/21 05:53:24   2997] |  -0.580|   -0.580|-661.417| -661.417|     7.21%|   0:00:03.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/21 05:53:25   2997] |  -0.580|   -0.580|-661.353| -661.353|     7.21%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/21 05:53:25   2998] |  -0.580|   -0.580|-661.337| -661.337|     7.21%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/21 05:53:27   3000] |  -0.580|   -0.580|-660.891| -660.891|     7.21%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/21 05:53:28   3001] |  -0.580|   -0.580|-660.850| -660.850|     7.21%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/21 05:53:29   3002] |  -0.580|   -0.580|-660.362| -660.362|     7.22%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/21 05:53:29   3002] |  -0.580|   -0.580|-660.348| -660.348|     7.22%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/21 05:53:31   3004] |  -0.580|   -0.580|-659.456| -659.456|     7.22%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:31   3004] |  -0.580|   -0.580|-659.438| -659.438|     7.22%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D    |
[03/21 05:53:32   3005] |  -0.580|   -0.580|-658.962| -658.962|     7.22%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:33   3006] |  -0.580|   -0.580|-658.432| -658.432|     7.22%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:34   3007] |  -0.580|   -0.580|-658.078| -658.078|     7.22%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:35   3008] |  -0.580|   -0.580|-657.835| -657.835|     7.22%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_/D   |
[03/21 05:53:36   3009] |  -0.580|   -0.580|-657.768| -657.768|     7.22%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D    |
[03/21 05:53:36   3009] |  -0.580|   -0.580|-657.729| -657.729|     7.22%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/21 05:53:37   3010] |  -0.580|   -0.580|-657.692| -657.692|     7.22%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/21 05:53:37   3010] |  -0.580|   -0.580|-657.683| -657.683|     7.22%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/21 05:53:39   3012] |  -0.580|   -0.580|-657.264| -657.264|     7.22%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/21 05:53:39   3012] |  -0.580|   -0.580|-657.247| -657.247|     7.22%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/21 05:53:39   3012] |  -0.580|   -0.580|-657.171| -657.171|     7.22%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/21 05:53:40   3013] |  -0.580|   -0.580|-655.281| -655.281|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:42   3015] |  -0.580|   -0.580|-654.931| -654.931|     7.23%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:45   3018] |  -0.580|   -0.580|-653.214| -653.214|     7.23%|   0:00:03.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:46   3019] |  -0.580|   -0.580|-653.205| -653.205|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:46   3019] |  -0.580|   -0.580|-653.081| -653.081|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:46   3019] |  -0.580|   -0.580|-653.071| -653.071|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:47   3019] |  -0.580|   -0.580|-653.043| -653.043|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/21 05:53:47   3020] |  -0.580|   -0.580|-652.520| -652.520|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
[03/21 05:53:48   3020] |  -0.580|   -0.580|-652.301| -652.301|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/21 05:53:48   3021] |  -0.580|   -0.580|-651.913| -651.913|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/21 05:53:48   3021] |  -0.580|   -0.580|-651.572| -651.572|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/21 05:53:48   3021] |  -0.580|   -0.580|-651.519| -651.519|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/21 05:53:48   3021] |  -0.580|   -0.580|-651.497| -651.497|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/21 05:53:49   3022] |  -0.580|   -0.580|-649.283| -649.283|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_6_/D    |
[03/21 05:53:49   3022] |  -0.580|   -0.580|-648.648| -648.648|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/21 05:53:50   3022] |  -0.580|   -0.580|-648.560| -648.560|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_3_/D    |
[03/21 05:53:50   3023] |  -0.580|   -0.580|-647.618| -647.618|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_6_/D    |
[03/21 05:53:51   3024] |  -0.580|   -0.580|-646.718| -646.718|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
[03/21 05:53:51   3024] |  -0.580|   -0.580|-646.626| -646.626|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/21 05:53:53   3025] |  -0.580|   -0.580|-646.424| -646.424|     7.23%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/21 05:53:53   3026] |  -0.580|   -0.580|-646.419| -646.419|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/21 05:53:53   3026] |  -0.580|   -0.580|-645.695| -645.695|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_5_/D    |
[03/21 05:53:53   3026] |  -0.580|   -0.580|-645.398| -645.398|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D    |
[03/21 05:53:54   3027] |  -0.580|   -0.580|-645.255| -645.255|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/21 05:53:54   3027] |  -0.580|   -0.580|-645.221| -645.221|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_8_/D    |
[03/21 05:53:55   3027] |  -0.580|   -0.580|-645.173| -645.173|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
[03/21 05:53:55   3028] |  -0.580|   -0.580|-645.172| -645.172|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_8_/D    |
[03/21 05:53:57   3030] |  -0.580|   -0.580|-645.042| -645.042|     7.23%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/21 05:53:57   3030] |  -0.580|   -0.580|-645.008| -645.008|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:53:57   3030] |  -0.580|   -0.580|-644.946| -644.946|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:53:57   3030] |  -0.580|   -0.580|-644.631| -644.631|     7.23%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/21 05:53:58   3031] |  -0.580|   -0.580|-643.973| -643.973|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/21 05:53:59   3032] |  -0.580|   -0.580|-643.823| -643.823|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/21 05:54:00   3033] |  -0.580|   -0.580|-643.820| -643.820|     7.23%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_8_/D    |
[03/21 05:54:01   3034] |  -0.580|   -0.580|-643.522| -643.522|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:02   3035] |  -0.580|   -0.580|-643.451| -643.451|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:02   3035] |  -0.580|   -0.580|-643.399| -643.399|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:02   3035] |  -0.580|   -0.580|-643.395| -643.395|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:03   3036] |  -0.580|   -0.580|-643.389| -643.389|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:03   3036] |  -0.580|   -0.580|-643.371| -643.371|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:04   3037] |  -0.580|   -0.580|-643.370| -643.370|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:05   3038] |  -0.580|   -0.580|-642.128| -642.128|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:05   3038] |  -0.580|   -0.580|-641.975| -641.975|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:05   3038] |  -0.580|   -0.580|-641.616| -641.616|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/21 05:54:05   3038] |  -0.580|   -0.580|-641.464| -641.464|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:06   3038] |  -0.580|   -0.580|-641.276| -641.276|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:06   3039] |  -0.580|   -0.580|-641.258| -641.258|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:07   3040] |  -0.580|   -0.580|-641.231| -641.231|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:07   3040] |  -0.580|   -0.580|-641.179| -641.179|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/21 05:54:08   3041] |  -0.580|   -0.580|-636.535| -636.535|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:10   3043] |  -0.580|   -0.580|-636.266| -636.266|     7.24%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_7_/D    |
[03/21 05:54:11   3043] |  -0.580|   -0.580|-636.218| -636.218|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:11   3044] |  -0.580|   -0.580|-636.077| -636.077|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:12   3044] |  -0.580|   -0.580|-636.056| -636.056|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:12   3045] |  -0.580|   -0.580|-635.902| -635.902|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_6_/D    |
[03/21 05:54:12   3045] |  -0.580|   -0.580|-634.586| -634.586|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:13   3046] |  -0.580|   -0.580|-634.150| -634.150|     7.24%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:13   3046] |  -0.580|   -0.580|-634.143| -634.143|     7.24%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:13   3046] |  -0.580|   -0.580|-633.925| -633.925|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:13   3046] |  -0.580|   -0.580|-633.897| -633.897|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:14   3046] |  -0.580|   -0.580|-633.854| -633.854|     7.25%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:14   3047] |  -0.580|   -0.580|-633.767| -633.767|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:15   3048] |  -0.580|   -0.580|-632.591| -632.591|     7.25%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
[03/21 05:54:15   3048] |  -0.580|   -0.580|-632.500| -632.500|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
[03/21 05:54:15   3048] |  -0.580|   -0.580|-632.434| -632.434|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_6_/D    |
[03/21 05:54:15   3048] |  -0.580|   -0.580|-632.421| -632.421|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:17   3050] |  -0.580|   -0.580|-632.263| -632.263|     7.25%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:17   3050] |  -0.580|   -0.580|-632.164| -632.164|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:17   3050] |  -0.580|   -0.580|-632.091| -632.091|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:17   3050] |  -0.580|   -0.580|-632.067| -632.067|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:17   3050] |  -0.580|   -0.580|-632.050| -632.050|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:18   3051] |  -0.580|   -0.580|-628.862| -628.862|     7.25%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:20   3053] |  -0.580|   -0.580|-628.831| -628.831|     7.25%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:20   3053] |  -0.580|   -0.580|-628.757| -628.757|     7.25%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:21   3054] |  -0.580|   -0.580|-628.756| -628.756|     7.25%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_7_/D    |
[03/21 05:54:22   3054] |  -0.580|   -0.580|-627.977| -627.977|     7.25%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_6_/D    |
[03/21 05:54:23   3056] |  -0.580|   -0.580|-627.974| -627.974|     7.25%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:24   3057] |  -0.580|   -0.580|-627.168| -627.168|     7.26%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:26   3059] |  -0.580|   -0.580|-627.159| -627.159|     7.26%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:26   3059] |  -0.580|   -0.580|-627.105| -627.105|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_6_/D    |
[03/21 05:54:27   3060] |  -0.580|   -0.580|-625.883| -625.883|     7.26%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/21 05:54:28   3061] |  -0.580|   -0.580|-625.872| -625.872|     7.26%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/21 05:54:28   3061] |  -0.580|   -0.580|-625.867| -625.867|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/21 05:54:28   3061] |  -0.580|   -0.580|-625.859| -625.859|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/21 05:54:28   3061] |  -0.580|   -0.580|-625.847| -625.847|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/21 05:54:28   3061] |  -0.580|   -0.580|-625.843| -625.843|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_5_/D    |
[03/21 05:54:28   3061] |  -0.580|   -0.580|-625.709| -625.709|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
[03/21 05:54:30   3062] |  -0.580|   -0.580|-624.948| -624.948|     7.26%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_5_/D    |
[03/21 05:54:30   3063] |  -0.580|   -0.580|-624.910| -624.910|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
[03/21 05:54:30   3063] |  -0.580|   -0.580|-624.599| -624.599|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
[03/21 05:54:30   3063] |  -0.580|   -0.580|-624.476| -624.476|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_4_/D    |
[03/21 05:54:30   3063] |  -0.580|   -0.580|-624.367| -624.367|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
[03/21 05:54:30   3063] |  -0.580|   -0.580|-624.301| -624.301|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/21 05:54:30   3063] |  -0.580|   -0.580|-624.192| -624.192|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_4_/D    |
[03/21 05:54:31   3064] |  -0.580|   -0.580|-623.980| -623.980|     7.26%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
[03/21 05:54:32   3065] |  -0.580|   -0.580|-623.961| -623.961|     7.26%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_5_/D    |
[03/21 05:54:32   3065] |  -0.580|   -0.580|-623.693| -623.693|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
[03/21 05:54:33   3066] |  -0.580|   -0.580|-623.493| -623.493|     7.26%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
[03/21 05:54:33   3066] |  -0.580|   -0.580|-623.369| -623.369|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_4_/D    |
[03/21 05:54:35   3068] |  -0.580|   -0.580|-623.357| -623.357|     7.26%|   0:00:02.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/21 05:54:35   3068] |  -0.580|   -0.580|-623.334| -623.334|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/21 05:54:36   3069] |  -0.580|   -0.580|-623.122| -623.122|     7.26%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/21 05:54:36   3069] |  -0.580|   -0.580|-623.029| -623.029|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_4_/D    |
[03/21 05:54:36   3069] |  -0.580|   -0.580|-621.963| -621.963|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/21 05:54:37   3070] |  -0.580|   -0.580|-621.724| -621.724|     7.26%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/21 05:54:37   3070] |  -0.580|   -0.580|-621.498| -621.498|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/21 05:54:38   3071] |  -0.580|   -0.580|-620.859| -620.859|     7.26%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/21 05:54:38   3071] |  -0.580|   -0.580|-620.626| -620.626|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/21 05:54:38   3071] |  -0.580|   -0.580|-608.916| -608.916|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:39   3071] |  -0.580|   -0.580|-608.640| -608.640|     7.26%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:39   3072] |  -0.580|   -0.580|-608.561| -608.561|     7.26%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_3_/D    |
[03/21 05:54:39   3072] |  -0.580|   -0.580|-607.799| -607.799|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_3_/D    |
[03/21 05:54:39   3072] |  -0.580|   -0.580|-605.057| -605.057|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:40   3073] |  -0.580|   -0.580|-604.287| -604.287|     7.27%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_2_/D    |
[03/21 05:54:40   3073] |  -0.580|   -0.580|-603.581| -603.581|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_3_/D    |
[03/21 05:54:40   3073] |  -0.580|   -0.580|-603.303| -603.303|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:41   3074] |  -0.580|   -0.580|-601.550| -601.550|     7.27%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:41   3074] |  -0.580|   -0.580|-601.359| -601.359|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:41   3074] |  -0.580|   -0.580|-601.272| -601.272|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:42   3074] |  -0.580|   -0.580|-600.776| -600.776|     7.27%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/21 05:54:42   3075] |  -0.580|   -0.580|-591.030| -591.030|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/21 05:54:42   3075] |  -0.580|   -0.580|-590.993| -590.993|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:43   3076] |  -0.580|   -0.580|-590.772| -590.772|     7.27%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:44   3077] |  -0.580|   -0.580|-589.971| -589.971|     7.27%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:45   3078] |  -0.580|   -0.580|-589.744| -589.744|     7.27%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:45   3078] |  -0.580|   -0.580|-589.613| -589.613|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/21 05:54:45   3078] |  -0.580|   -0.580|-589.133| -589.133|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/21 05:54:46   3079] |  -0.580|   -0.580|-578.114| -578.114|     7.27%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
[03/21 05:54:46   3079] |  -0.580|   -0.580|-577.510| -577.510|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:46   3079] |  -0.580|   -0.580|-577.256| -577.256|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:47   3080] |  -0.580|   -0.580|-576.049| -576.049|     7.27%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/21 05:54:47   3080] |  -0.580|   -0.580|-575.572| -575.572|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/21 05:54:47   3080] |  -0.580|   -0.580|-567.620| -567.620|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/21 05:54:47   3080] |  -0.580|   -0.580|-567.144| -567.144|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:48   3081] |  -0.580|   -0.580|-567.119| -567.119|     7.27%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:48   3081] |  -0.580|   -0.580|-566.942| -566.942|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/21 05:54:48   3081] |  -0.580|   -0.580|-566.680| -566.680|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:48   3081] |  -0.580|   -0.580|-566.486| -566.486|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:48   3081] |  -0.580|   -0.580|-566.418| -566.418|     7.27%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/21 05:54:49   3082] |  -0.580|   -0.580|-565.729| -565.729|     7.27%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/21 05:54:50   3082] |  -0.580|   -0.580|-564.365| -564.365|     7.28%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/21 05:54:50   3083] |  -0.580|   -0.580|-564.318| -564.318|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/21 05:54:50   3083] |  -0.580|   -0.580|-563.015| -563.015|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/21 05:54:50   3083] |  -0.580|   -0.580|-562.981| -562.981|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_3_/D    |
[03/21 05:54:51   3084] |  -0.580|   -0.580|-549.195| -549.195|     7.28%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:51   3084] |  -0.580|   -0.580|-541.880| -541.880|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:54:52   3085] |  -0.580|   -0.580|-541.706| -541.706|     7.28%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:52   3085] |  -0.580|   -0.580|-537.346| -537.346|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:53   3086] |  -0.580|   -0.580|-537.182| -537.182|     7.28%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:54:53   3086] |  -0.580|   -0.580|-534.511| -534.511|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:53   3086] |  -0.580|   -0.580|-534.237| -534.237|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:53   3086] |  -0.580|   -0.580|-534.072| -534.072|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:54   3086] |  -0.580|   -0.580|-534.043| -534.043|     7.28%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:54   3087] |  -0.580|   -0.580|-534.018| -534.018|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:54:54   3087] |  -0.580|   -0.580|-532.651| -532.651|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:54:54   3087] |  -0.580|   -0.580|-532.270| -532.270|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/21 05:54:55   3088] |  -0.580|   -0.580|-530.817| -530.817|     7.28%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/21 05:54:55   3088] |  -0.580|   -0.580|-530.080| -530.080|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:54:55   3088] |  -0.580|   -0.580|-529.601| -529.601|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:54:55   3088] |  -0.580|   -0.580|-529.164| -529.164|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/21 05:54:56   3089] |  -0.580|   -0.580|-528.805| -528.805|     7.28%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:54:56   3089] |  -0.580|   -0.580|-527.210| -527.210|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:54:57   3090] |  -0.580|   -0.580|-525.680| -525.680|     7.28%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_2_/D    |
[03/21 05:54:57   3090] |  -0.580|   -0.580|-523.435| -523.435|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/21 05:54:57   3090] |  -0.580|   -0.580|-523.276| -523.276|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
[03/21 05:54:58   3091] |  -0.580|   -0.580|-523.043| -523.043|     7.28%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:54:58   3091] |  -0.580|   -0.580|-522.992| -522.992|     7.28%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:54:58   3091] |  -0.580|   -0.580|-522.890| -522.890|     7.29%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_2_/D    |
[03/21 05:54:58   3091] |  -0.580|   -0.580|-522.510| -522.510|     7.29%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/21 05:54:58   3091] |  -0.580|   -0.580|-522.351| -522.351|     7.29%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:54:59   3092] |  -0.580|   -0.580|-522.152| -522.152|     7.29%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:55:00   3092] |  -0.580|   -0.580|-520.938| -520.938|     7.29%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/21 05:55:00   3093] |  -0.580|   -0.580|-520.801| -520.801|     7.29%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/21 05:55:00   3093] |  -0.580|   -0.580|-520.797| -520.797|     7.29%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_2_/D    |
[03/21 05:55:00   3093] |  -0.580|   -0.580|-520.793| -520.793|     7.29%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/21 05:55:01   3094] |  -0.580|   -0.580|-520.714| -520.714|     7.29%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_2_/D    |
[03/21 05:55:01   3094] |  -0.580|   -0.580|-520.628| -520.628|     7.29%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/21 05:55:01   3094] |  -0.580|   -0.580|-520.623| -520.623|     7.29%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/21 05:55:02   3095] |  -0.580|   -0.580|-520.340| -520.340|     7.29%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
[03/21 05:55:02   3095] |  -0.580|   -0.580|-520.273| -520.273|     7.29%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_2_/D    |
[03/21 05:55:03   3096] |  -0.580|   -0.580|-520.162| -520.162|     7.29%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/21 05:55:04   3097] |  -0.580|   -0.580|-520.119| -520.119|     7.29%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/21 05:55:05   3098] |  -0.580|   -0.580|-520.104| -520.104|     7.30%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/21 05:55:05   3098] |  -0.580|   -0.580|-520.060| -520.060|     7.30%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_1_/D    |
[03/21 05:55:05   3098] |  -0.580|   -0.580|-519.895| -519.895|     7.30%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/21 05:55:06   3099] |  -0.580|   -0.580|-519.878| -519.878|     7.30%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/21 05:55:07   3100] |  -0.580|   -0.580|-519.837| -519.837|     7.30%|   0:00:01.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/21 05:55:07   3100] |  -0.580|   -0.580|-519.819| -519.819|     7.30%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_2_/D    |
[03/21 05:55:07   3100] |  -0.580|   -0.580|-519.875| -519.875|     7.30%|   0:00:00.0| 1639.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:55:07   3100] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:07   3100] 
[03/21 05:55:07   3100] *** Finish Core Optimize Step (cpu=0:05:01 real=0:05:01 mem=1639.5M) ***
[03/21 05:55:07   3100] Active Path Group: default 
[03/21 05:55:07   3100] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:07   3100] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:55:07   3100] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:07   3100] |  -0.012|   -0.580|  -0.012| -519.875|     7.30%|   0:00:00.0| 1639.5M|   WC_VIEW|  default| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/21 05:55:07   3100] |   0.017|   -0.580|   0.000| -519.870|     7.30%|   0:00:00.0| 1639.5M|   WC_VIEW|  default| psum_mem_instance/WEN                              |
[03/21 05:55:07   3100] |   0.017|   -0.580|   0.000| -519.870|     7.30%|   0:00:00.0| 1639.5M|   WC_VIEW|  default| psum_mem_instance/WEN                              |
[03/21 05:55:07   3100] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:07   3100] 
[03/21 05:55:07   3100] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1639.5M) ***
[03/21 05:55:07   3100] 
[03/21 05:55:07   3100] *** Finished Optimize Step Cumulative (cpu=0:05:01 real=0:05:01 mem=1639.5M) ***
[03/21 05:55:07   3100] ** GigaOpt Optimizer WNS Slack -0.580 TNS Slack -519.870 Density 7.30
[03/21 05:55:08   3100] *** Starting refinePlace (0:51:41 mem=1655.5M) ***
[03/21 05:55:08   3101] Total net bbox length = 6.106e+05 (3.449e+05 2.657e+05) (ext = 1.341e+05)
[03/21 05:55:08   3101] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:08   3101] default core: bins with density >  0.75 = 6.14 % ( 307 / 5000 )
[03/21 05:55:08   3101] Density distribution unevenness ratio = 90.093%
[03/21 05:55:08   3101] RPlace IncrNP: Rollback Lev = -3
[03/21 05:55:08   3101] RPlace: Density =1.030000, incremental np is triggered.
[03/21 05:55:08   3101] nrCritNet: 1.97% ( 495 / 25134 ) cutoffSlk: -588.5ps stdDelay: 14.2ps
[03/21 05:55:13   3106] default core: bins with density >  0.75 =  6.2 % ( 310 / 5000 )
[03/21 05:55:13   3106] Density distribution unevenness ratio = 90.075%
[03/21 05:55:13   3106] RPlace postIncrNP: Density = 1.030000 -> 1.005556.
[03/21 05:55:13   3106] RPlace postIncrNP Info: Density distribution changes:
[03/21 05:55:13   3106] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:55:13   3106] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/21 05:55:13   3106] [1.00 - 1.05] :	 3 (0.06%) -> 1 (0.02%)
[03/21 05:55:13   3106] [0.95 - 1.00] :	 32 (0.64%) -> 21 (0.42%)
[03/21 05:55:13   3106] [0.90 - 0.95] :	 100 (2.00%) -> 88 (1.76%)
[03/21 05:55:13   3106] [0.85 - 0.90] :	 100 (2.00%) -> 123 (2.46%)
[03/21 05:55:13   3106] [0.80 - 0.85] :	 42 (0.84%) -> 46 (0.92%)
[03/21 05:55:13   3106] [CPU] RefinePlace/IncrNP (cpu=0:00:05.5, real=0:00:05.0, mem=1706.6MB) @(0:51:41 - 0:51:47).
[03/21 05:55:13   3106] Move report: incrNP moves 4602 insts, mean move: 3.84 um, max move: 33.20 um
[03/21 05:55:13   3106] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9589_0): (702.00, 392.20) --> (677.80, 401.20)
[03/21 05:55:13   3106] Move report: Timing Driven Placement moves 4602 insts, mean move: 3.84 um, max move: 33.20 um
[03/21 05:55:13   3106] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9589_0): (702.00, 392.20) --> (677.80, 401.20)
[03/21 05:55:13   3106] 	Runtime: CPU: 0:00:05.5 REAL: 0:00:05.0 MEM: 1706.6MB
[03/21 05:55:13   3106] Starting refinePlace ...
[03/21 05:55:13   3106] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:13   3106] default core: bins with density >  0.75 =  6.2 % ( 310 / 5000 )
[03/21 05:55:13   3106] Density distribution unevenness ratio = 89.885%
[03/21 05:55:14   3107]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:55:14   3107] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1706.6MB) @(0:51:47 - 0:51:48).
[03/21 05:55:14   3107] Move report: preRPlace moves 8133 insts, mean move: 0.68 um, max move: 5.60 um
[03/21 05:55:14   3107] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPC3137_n1143): (626.20, 448.00) --> (630.00, 449.80)
[03/21 05:55:14   3107] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[03/21 05:55:14   3107] wireLenOptFixPriorityInst 0 inst fixed
[03/21 05:55:14   3107] Placement tweakage begins.
[03/21 05:55:14   3107] wire length = 6.676e+05
[03/21 05:55:15   3109] wire length = 6.361e+05
[03/21 05:55:15   3109] Placement tweakage ends.
[03/21 05:55:15   3109] Move report: tweak moves 5569 insts, mean move: 2.21 um, max move: 10.00 um
[03/21 05:55:15   3109] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/U90): (893.00, 491.20) --> (903.00, 491.20)
[03/21 05:55:15   3109] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:01.0, mem=1706.6MB) @(0:51:48 - 0:51:49).
[03/21 05:55:16   3109] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:16   3109] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=1706.6MB) @(0:51:49 - 0:51:49).
[03/21 05:55:16   3109] Move report: Detail placement moves 10991 insts, mean move: 1.44 um, max move: 9.00 um
[03/21 05:55:16   3109] 	Max move on inst (mac_array_instance/FE_OCPC2612_q_temp_75_): (1086.20, 476.80) --> (1095.20, 476.80)
[03/21 05:55:16   3109] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1706.6MB
[03/21 05:55:16   3109] Statistics of distance of Instance movement in refine placement:
[03/21 05:55:16   3109]   maximum (X+Y) =        33.20 um
[03/21 05:55:16   3109]   inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9589_0) with max move: (702, 392.2) -> (677.8, 401.2)
[03/21 05:55:16   3109]   mean    (X+Y) =         2.42 um
[03/21 05:55:16   3109] Total instances flipped for WireLenOpt: 1059
[03/21 05:55:16   3109] Total instances flipped, including legalization: 3604
[03/21 05:55:16   3109] Summary Report:
[03/21 05:55:16   3109] Instances move: 12918 (out of 22868 movable)
[03/21 05:55:16   3109] Mean displacement: 2.42 um
[03/21 05:55:16   3109] Max displacement: 33.20 um (Instance: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_9589_0) (702, 392.2) -> (677.8, 401.2)
[03/21 05:55:16   3109] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/21 05:55:16   3109] Total instances moved : 12918
[03/21 05:55:16   3109] Total net bbox length = 5.850e+05 (3.165e+05 2.686e+05) (ext = 1.341e+05)
[03/21 05:55:16   3109] Runtime: CPU: 0:00:08.3 REAL: 0:00:08.0 MEM: 1706.6MB
[03/21 05:55:16   3109] [CPU] RefinePlace/total (cpu=0:00:08.3, real=0:00:08.0, mem=1706.6MB) @(0:51:41 - 0:51:49).
[03/21 05:55:16   3109] *** Finished refinePlace (0:51:49 mem=1706.6M) ***
[03/21 05:55:16   3109] Finished re-routing un-routed nets (0:00:00.1 1706.6M)
[03/21 05:55:16   3109] 
[03/21 05:55:17   3110] 
[03/21 05:55:17   3110] Density : 0.0730
[03/21 05:55:17   3110] Max route overflow : 0.0001
[03/21 05:55:17   3110] 
[03/21 05:55:17   3110] 
[03/21 05:55:17   3110] *** Finish Physical Update (cpu=0:00:09.6 real=0:00:10.0 mem=1706.6M) ***
[03/21 05:55:17   3110] ** GigaOpt Optimizer WNS Slack -0.578 TNS Slack -523.747 Density 7.30
[03/21 05:55:17   3110] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:55:17   3110] Layer 7 has 1340 constrained nets 
[03/21 05:55:17   3110] **** End NDR-Layer Usage Statistics ****
[03/21 05:55:17   3110] 
[03/21 05:55:17   3110] *** Finish pre-CTS Setup Fixing (cpu=0:05:11 real=0:05:11 mem=1706.6M) ***
[03/21 05:55:17   3110] 
[03/21 05:55:17   3110] End: GigaOpt Optimization in TNS mode
[03/21 05:55:17   3110] Info: 1 clock net  excluded from IPO operation.
[03/21 05:55:17   3110] Begin: Area Reclaim Optimization
[03/21 05:55:17   3110] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:55:17   3110] #spOpts: N=65 mergeVia=F 
[03/21 05:55:18   3111] Reclaim Optimization WNS Slack -0.578  TNS Slack -523.747 Density 7.30
[03/21 05:55:18   3111] +----------+---------+--------+--------+------------+--------+
[03/21 05:55:18   3111] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/21 05:55:18   3111] +----------+---------+--------+--------+------------+--------+
[03/21 05:55:18   3111] |     7.30%|        -|  -0.578|-523.747|   0:00:00.0| 1650.8M|
[03/21 05:55:18   3112] |     7.30%|       13|  -0.578|-523.747|   0:00:00.0| 1650.8M|
[03/21 05:55:19   3112] |     7.29%|      170|  -0.578|-523.752|   0:00:01.0| 1650.8M|
[03/21 05:55:19   3113] |     7.29%|        3|  -0.578|-523.752|   0:00:00.0| 1650.8M|
[03/21 05:55:19   3113] |     7.29%|        2|  -0.578|-523.752|   0:00:00.0| 1650.8M|
[03/21 05:55:20   3113] |     7.29%|        0|  -0.578|-523.752|   0:00:01.0| 1650.8M|
[03/21 05:55:20   3113] +----------+---------+--------+--------+------------+--------+
[03/21 05:55:20   3113] Reclaim Optimization End WNS Slack -0.578  TNS Slack -523.752 Density 7.29
[03/21 05:55:20   3113] 
[03/21 05:55:20   3113] ** Summary: Restruct = 0 Buffer Deletion = 13 Declone = 0 Resize = 173 **
[03/21 05:55:20   3113] --------------------------------------------------------------
[03/21 05:55:20   3113] |                                   | Total     | Sequential |
[03/21 05:55:20   3113] --------------------------------------------------------------
[03/21 05:55:20   3113] | Num insts resized                 |     168  |       1    |
[03/21 05:55:20   3113] | Num insts undone                  |       2  |       0    |
[03/21 05:55:20   3113] | Num insts Downsized               |     168  |       1    |
[03/21 05:55:20   3113] | Num insts Samesized               |       0  |       0    |
[03/21 05:55:20   3113] | Num insts Upsized                 |       0  |       0    |
[03/21 05:55:20   3113] | Num multiple commits+uncommits    |       5  |       -    |
[03/21 05:55:20   3113] --------------------------------------------------------------
[03/21 05:55:20   3113] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:55:20   3113] Layer 7 has 1338 constrained nets 
[03/21 05:55:20   3113] **** End NDR-Layer Usage Statistics ****
[03/21 05:55:20   3113] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
[03/21 05:55:20   3113] *** Starting refinePlace (0:51:54 mem=1650.8M) ***
[03/21 05:55:20   3113] Total net bbox length = 5.851e+05 (3.165e+05 2.685e+05) (ext = 1.342e+05)
[03/21 05:55:20   3113] Starting refinePlace ...
[03/21 05:55:20   3113] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:20   3113] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:20   3113] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1650.8MB) @(0:51:54 - 0:51:54).
[03/21 05:55:20   3113] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:20   3113] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1650.8MB
[03/21 05:55:20   3113] Statistics of distance of Instance movement in refine placement:
[03/21 05:55:20   3113]   maximum (X+Y) =         0.00 um
[03/21 05:55:20   3113]   mean    (X+Y) =         0.00 um
[03/21 05:55:20   3113] Summary Report:
[03/21 05:55:20   3113] Instances move: 0 (out of 22855 movable)
[03/21 05:55:20   3113] Mean displacement: 0.00 um
[03/21 05:55:20   3113] Max displacement: 0.00 um 
[03/21 05:55:20   3113] Total instances moved : 0
[03/21 05:55:20   3113] Total net bbox length = 5.851e+05 (3.165e+05 2.685e+05) (ext = 1.342e+05)
[03/21 05:55:20   3113] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1650.8MB
[03/21 05:55:20   3113] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1650.8MB) @(0:51:54 - 0:51:54).
[03/21 05:55:20   3113] *** Finished refinePlace (0:51:54 mem=1650.8M) ***
[03/21 05:55:20   3113] Finished re-routing un-routed nets (0:00:00.0 1650.8M)
[03/21 05:55:20   3113] 
[03/21 05:55:20   3114] 
[03/21 05:55:20   3114] Density : 0.0729
[03/21 05:55:20   3114] Max route overflow : 0.0001
[03/21 05:55:20   3114] 
[03/21 05:55:20   3114] 
[03/21 05:55:20   3114] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1650.8M) ***
[03/21 05:55:20   3114] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1501.96M, totSessionCpu=0:51:54).
[03/21 05:55:21   3114] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/21 05:55:21   3114] [PSP] Started earlyGlobalRoute kernel
[03/21 05:55:21   3114] [PSP] Initial Peak syMemory usage = 1502.0 MB
[03/21 05:55:21   3114] (I)       Reading DB...
[03/21 05:55:21   3114] (I)       congestionReportName   : 
[03/21 05:55:21   3114] (I)       buildTerm2TermWires    : 1
[03/21 05:55:21   3114] (I)       doTrackAssignment      : 1
[03/21 05:55:21   3114] (I)       dumpBookshelfFiles     : 0
[03/21 05:55:21   3114] (I)       numThreads             : 1
[03/21 05:55:21   3114] [NR-eagl] honorMsvRouteConstraint: false
[03/21 05:55:21   3114] (I)       honorPin               : false
[03/21 05:55:21   3114] (I)       honorPinGuide          : true
[03/21 05:55:21   3114] (I)       honorPartition         : false
[03/21 05:55:21   3114] (I)       allowPartitionCrossover: false
[03/21 05:55:21   3114] (I)       honorSingleEntry       : true
[03/21 05:55:21   3114] (I)       honorSingleEntryStrong : true
[03/21 05:55:21   3114] (I)       handleViaSpacingRule   : false
[03/21 05:55:21   3114] (I)       PDConstraint           : none
[03/21 05:55:21   3114] (I)       expBetterNDRHandling   : false
[03/21 05:55:21   3114] [NR-eagl] honorClockSpecNDR      : 0
[03/21 05:55:21   3114] (I)       routingEffortLevel     : 3
[03/21 05:55:21   3114] [NR-eagl] minRouteLayer          : 2
[03/21 05:55:21   3114] [NR-eagl] maxRouteLayer          : 2147483647
[03/21 05:55:21   3114] (I)       numRowsPerGCell        : 1
[03/21 05:55:21   3114] (I)       speedUpLargeDesign     : 0
[03/21 05:55:21   3114] (I)       speedUpBlkViolationClean: 0
[03/21 05:55:21   3114] (I)       multiThreadingTA       : 0
[03/21 05:55:21   3114] (I)       blockedPinEscape       : 1
[03/21 05:55:21   3114] (I)       blkAwareLayerSwitching : 0
[03/21 05:55:21   3114] (I)       betterClockWireModeling: 1
[03/21 05:55:21   3114] (I)       punchThroughDistance   : 500.00
[03/21 05:55:21   3114] (I)       scenicBound            : 1.15
[03/21 05:55:21   3114] (I)       maxScenicToAvoidBlk    : 100.00
[03/21 05:55:21   3114] (I)       source-to-sink ratio   : 0.00
[03/21 05:55:21   3114] (I)       targetCongestionRatioH : 1.00
[03/21 05:55:21   3114] (I)       targetCongestionRatioV : 1.00
[03/21 05:55:21   3114] (I)       layerCongestionRatio   : 0.70
[03/21 05:55:21   3114] (I)       m1CongestionRatio      : 0.10
[03/21 05:55:21   3114] (I)       m2m3CongestionRatio    : 0.70
[03/21 05:55:21   3114] (I)       localRouteEffort       : 1.00
[03/21 05:55:21   3114] (I)       numSitesBlockedByOneVia: 8.00
[03/21 05:55:21   3114] (I)       supplyScaleFactorH     : 1.00
[03/21 05:55:21   3114] (I)       supplyScaleFactorV     : 1.00
[03/21 05:55:21   3114] (I)       highlight3DOverflowFactor: 0.00
[03/21 05:55:21   3114] (I)       doubleCutViaModelingRatio: 0.00
[03/21 05:55:21   3114] (I)       blockTrack             : 
[03/21 05:55:21   3114] (I)       readTROption           : true
[03/21 05:55:21   3114] (I)       extraSpacingBothSide   : false
[03/21 05:55:21   3114] [NR-eagl] numTracksPerClockWire  : 0
[03/21 05:55:21   3114] (I)       routeSelectedNetsOnly  : false
[03/21 05:55:21   3114] (I)       before initializing RouteDB syMemory usage = 1511.7 MB
[03/21 05:55:21   3114] (I)       starting read tracks
[03/21 05:55:21   3114] (I)       build grid graph
[03/21 05:55:21   3114] (I)       build grid graph start
[03/21 05:55:21   3114] [NR-eagl] Layer1 has no routable track
[03/21 05:55:21   3114] [NR-eagl] Layer2 has single uniform track structure
[03/21 05:55:21   3114] [NR-eagl] Layer3 has single uniform track structure
[03/21 05:55:21   3114] [NR-eagl] Layer4 has single uniform track structure
[03/21 05:55:21   3114] [NR-eagl] Layer5 has single uniform track structure
[03/21 05:55:21   3114] [NR-eagl] Layer6 has single uniform track structure
[03/21 05:55:21   3114] [NR-eagl] Layer7 has single uniform track structure
[03/21 05:55:21   3114] [NR-eagl] Layer8 has single uniform track structure
[03/21 05:55:21   3114] (I)       build grid graph end
[03/21 05:55:21   3114] (I)       Layer1   numNetMinLayer=23784
[03/21 05:55:21   3114] (I)       Layer2   numNetMinLayer=0
[03/21 05:55:21   3114] (I)       Layer3   numNetMinLayer=0
[03/21 05:55:21   3114] (I)       Layer4   numNetMinLayer=0
[03/21 05:55:21   3114] (I)       Layer5   numNetMinLayer=0
[03/21 05:55:21   3114] (I)       Layer6   numNetMinLayer=0
[03/21 05:55:21   3114] (I)       Layer7   numNetMinLayer=1337
[03/21 05:55:21   3114] (I)       Layer8   numNetMinLayer=0
[03/21 05:55:21   3114] (I)       numViaLayers=7
[03/21 05:55:21   3114] (I)       end build via table
[03/21 05:55:21   3114] [NR-eagl] numRoutingBlks=0 numInstBlks=865 numPGBlocks=1649 numBumpBlks=0 numBoundaryFakeBlks=0
[03/21 05:55:21   3114] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/21 05:55:21   3114] (I)       readDataFromPlaceDB
[03/21 05:55:21   3114] (I)       Read net information..
[03/21 05:55:21   3114] [NR-eagl] Read numTotalNets=25121  numIgnoredNets=0
[03/21 05:55:21   3114] (I)       Read testcase time = 0.010 seconds
[03/21 05:55:21   3114] 
[03/21 05:55:21   3114] (I)       totalPins=80161  totalGlobalPin=75314 (93.95%)
[03/21 05:55:21   3114] (I)       Model blockage into capacity
[03/21 05:55:21   3114] (I)       Read numBlocks=3628  numPreroutedWires=0  numCapScreens=0
[03/21 05:55:21   3115] (I)       blocked area on Layer1 : 0  (0.00%)
[03/21 05:55:21   3115] (I)       blocked area on Layer2 : 638702927600  (9.09%)
[03/21 05:55:21   3115] (I)       blocked area on Layer3 : 504922881400  (7.18%)
[03/21 05:55:21   3115] (I)       blocked area on Layer4 : 554583288000  (7.89%)
[03/21 05:55:21   3115] (I)       blocked area on Layer5 : 548986272000  (7.81%)
[03/21 05:55:21   3115] (I)       blocked area on Layer6 : 629202000  (0.01%)
[03/21 05:55:21   3115] (I)       blocked area on Layer7 : 0  (0.00%)
[03/21 05:55:21   3115] (I)       blocked area on Layer8 : 0  (0.00%)
[03/21 05:55:21   3115] (I)       Modeling time = 0.280 seconds
[03/21 05:55:21   3115] 
[03/21 05:55:21   3115] (I)       Number of ignored nets = 0
[03/21 05:55:21   3115] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/21 05:55:21   3115] (I)       Number of clock nets = 1.  Ignored: No
[03/21 05:55:21   3115] (I)       Number of analog nets = 0.  Ignored: Yes
[03/21 05:55:21   3115] (I)       Number of special nets = 0.  Ignored: Yes
[03/21 05:55:21   3115] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/21 05:55:21   3115] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/21 05:55:21   3115] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/21 05:55:21   3115] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/21 05:55:21   3115] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/21 05:55:21   3115] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/21 05:55:21   3115] (I)       Before initializing earlyGlobalRoute syMemory usage = 1511.7 MB
[03/21 05:55:21   3115] (I)       Layer1  viaCost=300.00
[03/21 05:55:21   3115] (I)       Layer2  viaCost=100.00
[03/21 05:55:21   3115] (I)       Layer3  viaCost=100.00
[03/21 05:55:21   3115] (I)       Layer4  viaCost=100.00
[03/21 05:55:21   3115] (I)       Layer5  viaCost=100.00
[03/21 05:55:21   3115] (I)       Layer6  viaCost=200.00
[03/21 05:55:21   3115] (I)       Layer7  viaCost=100.00
[03/21 05:55:21   3115] (I)       ---------------------Grid Graph Info--------------------
[03/21 05:55:21   3115] (I)       routing area        :  (0, 0) - (3700000, 1900000)
[03/21 05:55:21   3115] (I)       core area           :  (50000, 50000) - (3650000, 1850000)
[03/21 05:55:21   3115] (I)       Site Width          :   400  (dbu)
[03/21 05:55:21   3115] (I)       Row Height          :  3600  (dbu)
[03/21 05:55:21   3115] (I)       GCell Width         :  3600  (dbu)
[03/21 05:55:21   3115] (I)       GCell Height        :  3600  (dbu)
[03/21 05:55:21   3115] (I)       grid                :  1027   527     8
[03/21 05:55:21   3115] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/21 05:55:21   3115] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/21 05:55:21   3115] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/21 05:55:21   3115] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/21 05:55:21   3115] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/21 05:55:21   3115] (I)       First Track Coord   :     0   200   400   200   400   200  2000  2200
[03/21 05:55:21   3115] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/21 05:55:21   3115] (I)       Total num of tracks :     0  9250  4749  9250  4749  9250  1187  2312
[03/21 05:55:21   3115] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/21 05:55:21   3115] (I)       --------------------------------------------------------
[03/21 05:55:21   3115] 
[03/21 05:55:21   3115] [NR-eagl] ============ Routing rule table ============
[03/21 05:55:21   3115] [NR-eagl] Rule id 0. Nets 25121 
[03/21 05:55:21   3115] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/21 05:55:21   3115] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/21 05:55:21   3115] [NR-eagl] ========================================
[03/21 05:55:21   3115] [NR-eagl] 
[03/21 05:55:21   3115] (I)       After initializing earlyGlobalRoute syMemory usage = 1545.8 MB
[03/21 05:55:21   3115] (I)       Loading and dumping file time : 0.54 seconds
[03/21 05:55:21   3115] (I)       ============= Initialization =============
[03/21 05:55:21   3115] (I)       total 2D Cap : 2437473 = (1219049 H, 1218424 V)
[03/21 05:55:21   3115] [NR-eagl] Layer group 1: route 1337 net(s) in layer range [7, 8]
[03/21 05:55:21   3115] (I)       ============  Phase 1a Route ============
[03/21 05:55:21   3115] (I)       Phase 1a runs 0.01 seconds
[03/21 05:55:21   3115] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/21 05:55:21   3115] (I)       Usage: 44901 = (19994 H, 24907 V) = (1.64% H, 2.04% V) = (3.599e+04um H, 4.483e+04um V)
[03/21 05:55:21   3115] (I)       
[03/21 05:55:21   3115] (I)       ============  Phase 1b Route ============
[03/21 05:55:21   3115] (I)       Phase 1b runs 0.01 seconds
[03/21 05:55:21   3115] (I)       Usage: 44967 = (20015 H, 24952 V) = (1.64% H, 2.05% V) = (3.603e+04um H, 4.491e+04um V)
[03/21 05:55:21   3115] (I)       
[03/21 05:55:21   3115] (I)       earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.11% V. EstWL: 8.094060e+04um
[03/21 05:55:21   3115] (I)       ============  Phase 1c Route ============
[03/21 05:55:21   3115] (I)       Level2 Grid: 206 x 106
[03/21 05:55:21   3115] (I)       Phase 1c runs 0.01 seconds
[03/21 05:55:21   3115] (I)       Usage: 44970 = (20018 H, 24952 V) = (1.64% H, 2.05% V) = (3.603e+04um H, 4.491e+04um V)
[03/21 05:55:21   3115] (I)       
[03/21 05:55:21   3115] (I)       ============  Phase 1d Route ============
[03/21 05:55:21   3115] (I)       Phase 1d runs 0.00 seconds
[03/21 05:55:21   3115] (I)       Usage: 44972 = (20020 H, 24952 V) = (1.64% H, 2.05% V) = (3.604e+04um H, 4.491e+04um V)
[03/21 05:55:21   3115] (I)       
[03/21 05:55:21   3115] (I)       ============  Phase 1e Route ============
[03/21 05:55:21   3115] (I)       Phase 1e runs 0.00 seconds
[03/21 05:55:21   3115] (I)       Usage: 44972 = (20020 H, 24952 V) = (1.64% H, 2.05% V) = (3.604e+04um H, 4.491e+04um V)
[03/21 05:55:21   3115] (I)       
[03/21 05:55:21   3115] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.06% H + 0.10% V. EstWL: 8.094960e+04um
[03/21 05:55:21   3115] [NR-eagl] 
[03/21 05:55:21   3115] (I)       dpBasedLA: time=0.02  totalOF=10335  totalVia=52508  totalWL=44972  total(Via+WL)=97480 
[03/21 05:55:21   3115] (I)       total 2D Cap : 25366205 = (10277715 H, 15088490 V)
[03/21 05:55:21   3115] [NR-eagl] Layer group 2: route 23784 net(s) in layer range [2, 8]
[03/21 05:55:21   3115] (I)       ============  Phase 1a Route ============
[03/21 05:55:21   3115] (I)       Phase 1a runs 0.06 seconds
[03/21 05:55:21   3115] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/21 05:55:21   3115] (I)       Usage: 347201 = (185955 H, 161246 V) = (1.81% H, 1.07% V) = (3.347e+05um H, 2.902e+05um V)
[03/21 05:55:21   3115] (I)       
[03/21 05:55:21   3115] (I)       ============  Phase 1b Route ============
[03/21 05:55:21   3115] (I)       Phase 1b runs 0.02 seconds
[03/21 05:55:21   3115] (I)       Usage: 347203 = (185955 H, 161248 V) = (1.81% H, 1.07% V) = (3.347e+05um H, 2.902e+05um V)
[03/21 05:55:21   3115] (I)       
[03/21 05:55:21   3115] (I)       earlyGlobalRoute overflow of layer group 2: 0.56% H + 0.00% V. EstWL: 5.440158e+05um
[03/21 05:55:21   3115] (I)       ============  Phase 1c Route ============
[03/21 05:55:21   3115] (I)       Level2 Grid: 206 x 106
[03/21 05:55:22   3115] (I)       Phase 1c runs 0.06 seconds
[03/21 05:55:22   3115] (I)       Usage: 353997 = (192358 H, 161639 V) = (1.87% H, 1.07% V) = (3.462e+05um H, 2.910e+05um V)
[03/21 05:55:22   3115] (I)       
[03/21 05:55:22   3115] (I)       ============  Phase 1d Route ============
[03/21 05:55:22   3115] (I)       Phase 1d runs 0.01 seconds
[03/21 05:55:22   3115] (I)       Usage: 353997 = (192358 H, 161639 V) = (1.87% H, 1.07% V) = (3.462e+05um H, 2.910e+05um V)
[03/21 05:55:22   3115] (I)       
[03/21 05:55:22   3115] (I)       ============  Phase 1e Route ============
[03/21 05:55:22   3115] (I)       Phase 1e runs 0.00 seconds
[03/21 05:55:22   3115] (I)       Usage: 353997 = (192358 H, 161639 V) = (1.87% H, 1.07% V) = (3.462e+05um H, 2.910e+05um V)
[03/21 05:55:22   3115] (I)       
[03/21 05:55:22   3115] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 5.562450e+05um
[03/21 05:55:22   3115] [NR-eagl] 
[03/21 05:55:22   3115] (I)       dpBasedLA: time=0.09  totalOF=13873  totalVia=128861  totalWL=309022  total(Via+WL)=437883 
[03/21 05:55:22   3115] (I)       ============  Phase 1l Route ============
[03/21 05:55:22   3115] (I)       Total Global Routing Runtime: 0.56 seconds
[03/21 05:55:22   3115] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[03/21 05:55:22   3115] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[03/21 05:55:22   3115] (I)       
[03/21 05:55:22   3115] (I)       ============= track Assignment ============
[03/21 05:55:22   3115] (I)       extract Global 3D Wires
[03/21 05:55:22   3115] (I)       Extract Global WL : time=0.01
[03/21 05:55:22   3115] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/21 05:55:22   3115] (I)       Initialization real time=0.08 seconds
[03/21 05:55:22   3116] (I)       Kernel real time=0.26 seconds
[03/21 05:55:22   3116] (I)       End Greedy Track Assignment
[03/21 05:55:22   3116] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 79326
[03/21 05:55:22   3116] [NR-eagl] Layer2(M2)(V) length: 1.421823e+05um, number of vias: 103073
[03/21 05:55:22   3116] [NR-eagl] Layer3(M3)(H) length: 2.165092e+05um, number of vias: 11811
[03/21 05:55:22   3116] [NR-eagl] Layer4(M4)(V) length: 6.204189e+04um, number of vias: 8524
[03/21 05:55:22   3116] [NR-eagl] Layer5(M5)(H) length: 8.513539e+04um, number of vias: 8098
[03/21 05:55:22   3116] [NR-eagl] Layer6(M6)(V) length: 4.471791e+04um, number of vias: 7201
[03/21 05:55:22   3116] [NR-eagl] Layer7(M7)(H) length: 4.835980e+04um, number of vias: 8024
[03/21 05:55:22   3116] [NR-eagl] Layer8(M8)(V) length: 5.072712e+04um, number of vias: 0
[03/21 05:55:22   3116] [NR-eagl] Total length: 6.496737e+05um, number of vias: 226057
[03/21 05:55:22   3116] [NR-eagl] End Peak syMemory usage = 1484.4 MB
[03/21 05:55:22   3116] [NR-eagl] Early Global Router Kernel+IO runtime : 1.89 seconds
[03/21 05:55:23   3116] Extraction called for design 'core' of instances=22858 and nets=25273 using extraction engine 'preRoute' .
[03/21 05:55:23   3116] PreRoute RC Extraction called for design core.
[03/21 05:55:23   3116] RC Extraction called in multi-corner(2) mode.
[03/21 05:55:23   3116] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 05:55:23   3116] RCMode: PreRoute
[03/21 05:55:23   3116]       RC Corner Indexes            0       1   
[03/21 05:55:23   3116] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 05:55:23   3116] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 05:55:23   3116] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 05:55:23   3116] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 05:55:23   3116] Shrink Factor                : 1.00000
[03/21 05:55:23   3116] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 05:55:23   3116] Using capacitance table file ...
[03/21 05:55:23   3116] Updating RC grid for preRoute extraction ...
[03/21 05:55:23   3116] Initializing multi-corner capacitance tables ... 
[03/21 05:55:23   3116] Initializing multi-corner resistance tables ...
[03/21 05:55:23   3117] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1480.340M)
[03/21 05:55:24   3117] Compute RC Scale Done ...
[03/21 05:55:24   3117] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/21 05:55:24   3117] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/21 05:55:24   3117] 
[03/21 05:55:24   3117] ** np local hotspot detection info verbose **
[03/21 05:55:24   3117] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/21 05:55:24   3117] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/21 05:55:24   3117] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/21 05:55:24   3117] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/21 05:55:24   3117] 
[03/21 05:55:24   3117] #################################################################################
[03/21 05:55:24   3117] # Design Stage: PreRoute
[03/21 05:55:24   3117] # Design Name: core
[03/21 05:55:24   3117] # Design Mode: 65nm
[03/21 05:55:24   3117] # Analysis Mode: MMMC Non-OCV 
[03/21 05:55:24   3117] # Parasitics Mode: No SPEF/RCDB
[03/21 05:55:24   3117] # Signoff Settings: SI Off 
[03/21 05:55:24   3117] #################################################################################
[03/21 05:55:25   3118] AAE_INFO: 1 threads acquired from CTE.
[03/21 05:55:25   3118] Calculate delays in BcWc mode...
[03/21 05:55:25   3118] Topological Sorting (CPU = 0:00:00.0, MEM = 1535.6M, InitMEM = 1535.6M)
[03/21 05:55:28   3121] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 05:55:28   3121] End delay calculation. (MEM=1571.17 CPU=0:00:02.9 REAL=0:00:03.0)
[03/21 05:55:28   3121] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1571.2M) ***
[03/21 05:55:28   3122] Begin: GigaOpt postEco DRV Optimization
[03/21 05:55:28   3122] Info: 1 clock net  excluded from IPO operation.
[03/21 05:55:28   3122] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:55:28   3122] #spOpts: N=65 
[03/21 05:55:28   3122] Core basic site is core
[03/21 05:55:28   3122] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:55:31   3124] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:55:31   3124] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/21 05:55:31   3124] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:55:31   3124] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/21 05:55:31   3124] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:55:31   3124] DEBUG: @coeDRVCandCache::init.
[03/21 05:55:31   3125] Info: violation cost 0.133333 (cap = 0.000000, tran = 0.133333, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:55:31   3125] |     7   |     7   |     0   |      0  |     0   |     0   |     0   |     0   | -0.73 |          0|          0|          0|   7.29  |            |           |
[03/21 05:55:31   3125] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:55:31   3125] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.73 |          4|          0|          3|   7.29  |   0:00:00.0|    1647.5M|
[03/21 05:55:31   3125] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 05:55:31   3125] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.73 |          0|          0|          0|   7.29  |   0:00:00.0|    1647.5M|
[03/21 05:55:31   3125] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 05:55:31   3125] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:55:31   3125] Layer 7 has 472 constrained nets 
[03/21 05:55:31   3125] **** End NDR-Layer Usage Statistics ****
[03/21 05:55:31   3125] 
[03/21 05:55:31   3125] *** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1647.5M) ***
[03/21 05:55:31   3125] 
[03/21 05:55:32   3125] *** Starting refinePlace (0:52:06 mem=1679.5M) ***
[03/21 05:55:32   3125] Total net bbox length = 5.851e+05 (3.165e+05 2.685e+05) (ext = 1.339e+05)
[03/21 05:55:32   3125] Starting refinePlace ...
[03/21 05:55:32   3125] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:32   3125] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:32   3125] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1679.5MB) @(0:52:06 - 0:52:06).
[03/21 05:55:32   3125] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:32   3125] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1679.5MB
[03/21 05:55:32   3125] Statistics of distance of Instance movement in refine placement:
[03/21 05:55:32   3125]   maximum (X+Y) =         0.00 um
[03/21 05:55:32   3125]   mean    (X+Y) =         0.00 um
[03/21 05:55:32   3125] Summary Report:
[03/21 05:55:32   3125] Instances move: 0 (out of 22859 movable)
[03/21 05:55:32   3125] Mean displacement: 0.00 um
[03/21 05:55:32   3125] Max displacement: 0.00 um 
[03/21 05:55:32   3125] Total instances moved : 0
[03/21 05:55:32   3125] Total net bbox length = 5.851e+05 (3.165e+05 2.685e+05) (ext = 1.339e+05)
[03/21 05:55:32   3125] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1679.5MB
[03/21 05:55:32   3125] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1679.5MB) @(0:52:06 - 0:52:06).
[03/21 05:55:32   3125] *** Finished refinePlace (0:52:06 mem=1679.5M) ***
[03/21 05:55:32   3125] Finished re-routing un-routed nets (0:00:00.0 1679.5M)
[03/21 05:55:32   3125] 
[03/21 05:55:32   3126] 
[03/21 05:55:32   3126] Density : 0.0729
[03/21 05:55:32   3126] Max route overflow : 0.0001
[03/21 05:55:32   3126] 
[03/21 05:55:32   3126] 
[03/21 05:55:32   3126] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1679.5M) ***
[03/21 05:55:32   3126] DEBUG: @coeDRVCandCache::cleanup.
[03/21 05:55:32   3126] End: GigaOpt postEco DRV Optimization
[03/21 05:55:32   3126] GigaOpt: WNS changes after routing: -0.578 -> -0.726 (bump = 0.148)
[03/21 05:55:32   3126] Begin: GigaOpt postEco optimization
[03/21 05:55:32   3126] Info: 1 clock net  excluded from IPO operation.
[03/21 05:55:32   3126] PhyDesignGrid: maxLocalDensity 1.00
[03/21 05:55:32   3126] #spOpts: N=65 
[03/21 05:55:35   3128] *info: 1 clock net excluded
[03/21 05:55:35   3128] *info: 2 special nets excluded.
[03/21 05:55:35   3128] *info: 150 no-driver nets excluded.
[03/21 05:55:36   3129] ** GigaOpt Optimizer WNS Slack -0.727 TNS Slack -610.635 Density 7.29
[03/21 05:55:36   3129] Optimizer WNS Pass 0
[03/21 05:55:36   3129] Active Path Group: reg2reg  
[03/21 05:55:36   3129] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:36   3129] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:55:36   3129] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:36   3129] |  -0.727|   -0.727|-600.724| -610.635|     7.29%|   0:00:00.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_14_/D   |
[03/21 05:55:36   3130] |  -0.688|   -0.688|-596.265| -606.176|     7.29%|   0:00:00.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:55:36   3130] |  -0.676|   -0.676|-596.302| -606.213|     7.29%|   0:00:00.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:55:36   3130] |  -0.665|   -0.665|-595.839| -605.750|     7.29%|   0:00:00.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:55:36   3130] |  -0.652|   -0.652|-594.124| -604.035|     7.29%|   0:00:00.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:55:38   3131] |  -0.647|   -0.647|-592.037| -601.948|     7.29%|   0:00:02.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:55:39   3133] |  -0.644|   -0.644|-590.911| -600.822|     7.29%|   0:00:01.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:55:40   3134] |  -0.641|   -0.641|-589.444| -599.355|     7.29%|   0:00:01.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 05:55:41   3135] |  -0.641|   -0.641|-588.032| -597.943|     7.29%|   0:00:01.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 05:55:42   3135] |  -0.641|   -0.641|-587.534| -597.445|     7.29%|   0:00:01.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 05:55:42   3136] |  -0.637|   -0.637|-586.763| -596.674|     7.29%|   0:00:00.0| 1681.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:55:45   3138] |  -0.637|   -0.637|-585.551| -595.462|     7.29%|   0:00:03.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:55:45   3139] |  -0.637|   -0.637|-585.986| -595.897|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:55:45   3139] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:45   3139] 
[03/21 05:55:45   3139] *** Finish Core Optimize Step (cpu=0:00:09.6 real=0:00:09.0 mem=1664.8M) ***
[03/21 05:55:45   3139] Active Path Group: default 
[03/21 05:55:45   3139] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:45   3139] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:55:45   3139] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:45   3139] |  -0.084|   -0.637|  -9.920| -595.897|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/21 05:55:45   3139] |        |         |        |         |          |            |        |          |         | _reg_24_/CDN                                       |
[03/21 05:55:46   3139] |  -0.056|   -0.637|  -8.253| -594.227|     7.29%|   0:00:01.0| 1664.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/21 05:55:46   3139] |        |         |        |         |          |            |        |          |         | _reg_40_/CDN                                       |
[03/21 05:55:46   3139] |  -0.042|   -0.637|  -5.435| -591.409|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|  default| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/21 05:55:46   3139] |        |         |        |         |          |            |        |          |         | _reg_24_/CDN                                       |
[03/21 05:55:46   3139] |  -0.034|   -0.637|  -3.661| -589.621|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|  default| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/21 05:55:46   3139] |        |         |        |         |          |            |        |          |         | _reg_63_/CDN                                       |
[03/21 05:55:46   3140] |  -0.019|   -0.637|  -2.011| -587.972|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|  default| ofifo_inst/col_idx_7__fifo_instance/q4_reg_10_/E   |
[03/21 05:55:46   3140] |  -0.011|   -0.637|  -0.018| -585.984|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|  default| qmem_instance/CEN                                  |
[03/21 05:55:46   3140] |  -0.001|   -0.637|  -0.002| -585.975|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|  default| mac_array_instance/col_idx_6__mac_col_inst/query_q |
[03/21 05:55:46   3140] |        |         |        |         |          |            |        |          |         | _reg_40_/CDN                                       |
[03/21 05:55:46   3140] |  -0.000|   -0.637|  -0.000| -585.976|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|  default| ofifo_inst/col_idx_2__fifo_instance/q6_reg_3_/D    |
[03/21 05:55:47   3140] |   0.000|   -0.637|   0.000| -585.958|     7.29%|   0:00:01.0| 1664.8M|        NA|       NA| NA                                                 |
[03/21 05:55:47   3140] |   0.000|   -0.637|   0.000| -585.958|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|       NA| NA                                                 |
[03/21 05:55:47   3140] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:47   3140] 
[03/21 05:55:47   3140] *** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:02.0 mem=1664.8M) ***
[03/21 05:55:47   3140] 
[03/21 05:55:47   3140] *** Finished Optimize Step Cumulative (cpu=0:00:10.8 real=0:00:11.0 mem=1664.8M) ***
[03/21 05:55:47   3140] ** GigaOpt Optimizer WNS Slack -0.637 TNS Slack -585.958 Density 7.29
[03/21 05:55:47   3140] *** Starting refinePlace (0:52:21 mem=1664.8M) ***
[03/21 05:55:47   3140] Total net bbox length = 5.855e+05 (3.167e+05 2.689e+05) (ext = 1.344e+05)
[03/21 05:55:47   3140] Starting refinePlace ...
[03/21 05:55:47   3140] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:47   3141] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:47   3141] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1664.8MB) @(0:52:21 - 0:52:21).
[03/21 05:55:47   3141] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:55:47   3141] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1664.8MB
[03/21 05:55:47   3141] Statistics of distance of Instance movement in refine placement:
[03/21 05:55:47   3141]   maximum (X+Y) =         0.00 um
[03/21 05:55:47   3141]   mean    (X+Y) =         0.00 um
[03/21 05:55:47   3141] Summary Report:
[03/21 05:55:47   3141] Instances move: 0 (out of 22875 movable)
[03/21 05:55:47   3141] Mean displacement: 0.00 um
[03/21 05:55:47   3141] Max displacement: 0.00 um 
[03/21 05:55:47   3141] Total instances moved : 0
[03/21 05:55:47   3141] Total net bbox length = 5.855e+05 (3.167e+05 2.689e+05) (ext = 1.344e+05)
[03/21 05:55:47   3141] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1664.8MB
[03/21 05:55:47   3141] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1664.8MB) @(0:52:21 - 0:52:21).
[03/21 05:55:47   3141] *** Finished refinePlace (0:52:21 mem=1664.8M) ***
[03/21 05:55:47   3141] Finished re-routing un-routed nets (0:00:00.0 1664.8M)
[03/21 05:55:47   3141] 
[03/21 05:55:47   3141] 
[03/21 05:55:47   3141] Density : 0.0729
[03/21 05:55:47   3141] Max route overflow : 0.0001
[03/21 05:55:47   3141] 
[03/21 05:55:47   3141] 
[03/21 05:55:47   3141] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1664.8M) ***
[03/21 05:55:47   3141] ** GigaOpt Optimizer WNS Slack -0.637 TNS Slack -585.958 Density 7.29
[03/21 05:55:47   3141] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:55:47   3141] Layer 7 has 477 constrained nets 
[03/21 05:55:47   3141] **** End NDR-Layer Usage Statistics ****
[03/21 05:55:47   3141] 
[03/21 05:55:47   3141] *** Finish pre-CTS Setup Fixing (cpu=0:00:12.1 real=0:00:12.0 mem=1664.8M) ***
[03/21 05:55:47   3141] 
[03/21 05:55:48   3141] End: GigaOpt postEco optimization
[03/21 05:55:48   3141] GigaOpt: WNS changes after postEco optimization: -0.578 -> -0.637 (bump = 0.059)
[03/21 05:55:48   3141] Begin: GigaOpt nonLegal postEco optimization
[03/21 05:55:48   3141] Info: 1 clock net  excluded from IPO operation.
[03/21 05:55:48   3141] PhyDesignGrid: maxLocalDensity 1.00
[03/21 05:55:48   3141] #spOpts: N=65 
[03/21 05:55:50   3144] *info: 1 clock net excluded
[03/21 05:55:50   3144] *info: 2 special nets excluded.
[03/21 05:55:50   3144] *info: 150 no-driver nets excluded.
[03/21 05:55:51   3145] ** GigaOpt Optimizer WNS Slack -0.637 TNS Slack -585.958 Density 7.29
[03/21 05:55:51   3145] Optimizer WNS Pass 0
[03/21 05:55:51   3145] Active Path Group: reg2reg  
[03/21 05:55:51   3145] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:51   3145] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:55:51   3145] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:55:51   3145] |  -0.637|   -0.637|-585.958| -585.958|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_12_/D   |
[03/21 05:56:02   3156] |  -0.628|   -0.628|-580.531| -580.531|     7.30%|   0:00:11.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:56:02   3156] |  -0.628|   -0.628|-580.438| -580.438|     7.29%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_15_/D   |
[03/21 05:56:03   3157] |  -0.627|   -0.627|-580.194| -580.194|     7.30%|   0:00:01.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:56:04   3158] |  -0.627|   -0.627|-580.133| -580.133|     7.30%|   0:00:01.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_16_/D   |
[03/21 05:56:04   3158] |  -0.625|   -0.625|-579.951| -579.951|     7.30%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:56:06   3159] |  -0.625|   -0.625|-579.299| -579.299|     7.30%|   0:00:02.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:56:06   3159] |  -0.625|   -0.625|-579.070| -579.070|     7.30%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:56:06   3160] |  -0.623|   -0.623|-578.673| -578.673|     7.30%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:56:07   3161] |  -0.623|   -0.623|-578.230| -578.230|     7.30%|   0:00:01.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_17_/D   |
[03/21 05:56:20   3174] |  -0.623|   -0.623|-577.886| -577.886|     7.31%|   0:00:13.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:23   3176] |  -0.623|   -0.623|-577.132| -577.132|     7.31%|   0:00:03.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:23   3177] |  -0.623|   -0.623|-577.016| -577.016|     7.31%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:23   3177] |  -0.623|   -0.623|-576.854| -576.854|     7.32%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:25   3179] |  -0.623|   -0.623|-576.826| -576.826|     7.32%|   0:00:02.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:26   3180] |  -0.623|   -0.623|-576.682| -576.682|     7.32%|   0:00:01.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:27   3181] |  -0.623|   -0.623|-576.739| -576.739|     7.32%|   0:00:01.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:27   3181] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:56:27   3181] 
[03/21 05:56:27   3181] *** Finish Core Optimize Step (cpu=0:00:36.1 real=0:00:36.0 mem=1664.8M) ***
[03/21 05:56:27   3181] 
[03/21 05:56:27   3181] *** Finished Optimize Step Cumulative (cpu=0:00:36.1 real=0:00:36.0 mem=1664.8M) ***
[03/21 05:56:27   3181] ** GigaOpt Optimizer WNS Slack -0.623 TNS Slack -576.739 Density 7.32
[03/21 05:56:27   3181] *** Starting refinePlace (0:53:02 mem=1664.8M) ***
[03/21 05:56:27   3181] Total net bbox length = 5.868e+05 (3.175e+05 2.693e+05) (ext = 1.344e+05)
[03/21 05:56:27   3181] Starting refinePlace ...
[03/21 05:56:27   3181] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:56:28   3182] default core: bins with density >  0.75 = 6.18 % ( 309 / 5000 )
[03/21 05:56:28   3182] Density distribution unevenness ratio = 89.993%
[03/21 05:56:28   3182]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:56:28   3182] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1664.8MB) @(0:53:02 - 0:53:03).
[03/21 05:56:28   3182] Move report: preRPlace moves 1832 insts, mean move: 0.72 um, max move: 5.60 um
[03/21 05:56:28   3182] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC3183_n1276): (1117.80, 518.20) --> (1119.80, 514.60)
[03/21 05:56:28   3182] 	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
[03/21 05:56:28   3182] Move report: Detail placement moves 1832 insts, mean move: 0.72 um, max move: 5.60 um
[03/21 05:56:28   3182] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC3183_n1276): (1117.80, 518.20) --> (1119.80, 514.60)
[03/21 05:56:28   3182] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1664.8MB
[03/21 05:56:28   3182] Statistics of distance of Instance movement in refine placement:
[03/21 05:56:28   3182]   maximum (X+Y) =         5.60 um
[03/21 05:56:28   3182]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC3183_n1276) with max move: (1117.8, 518.2) -> (1119.8, 514.6)
[03/21 05:56:28   3182]   mean    (X+Y) =         0.72 um
[03/21 05:56:28   3182] Summary Report:
[03/21 05:56:28   3182] Instances move: 1832 (out of 23005 movable)
[03/21 05:56:28   3182] Mean displacement: 0.72 um
[03/21 05:56:28   3182] Max displacement: 5.60 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_OCPC3183_n1276) (1117.8, 518.2) -> (1119.8, 514.6)
[03/21 05:56:28   3182] 	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
[03/21 05:56:28   3182] Total instances moved : 1832
[03/21 05:56:28   3182] Total net bbox length = 5.876e+05 (3.181e+05 2.695e+05) (ext = 1.344e+05)
[03/21 05:56:28   3182] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1664.8MB
[03/21 05:56:28   3182] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=1664.8MB) @(0:53:02 - 0:53:03).
[03/21 05:56:28   3182] *** Finished refinePlace (0:53:03 mem=1664.8M) ***
[03/21 05:56:29   3183] Finished re-routing un-routed nets (0:00:00.0 1664.8M)
[03/21 05:56:29   3183] 
[03/21 05:56:29   3183] 
[03/21 05:56:29   3183] Density : 0.0732
[03/21 05:56:29   3183] Max route overflow : 0.0001
[03/21 05:56:29   3183] 
[03/21 05:56:29   3183] 
[03/21 05:56:29   3183] *** Finish Physical Update (cpu=0:00:01.7 real=0:00:02.0 mem=1664.8M) ***
[03/21 05:56:29   3183] ** GigaOpt Optimizer WNS Slack -0.623 TNS Slack -576.739 Density 7.32
[03/21 05:56:29   3183] Optimizer WNS Pass 1
[03/21 05:56:29   3183] Active Path Group: reg2reg  
[03/21 05:56:29   3183] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:56:29   3183] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:56:29   3183] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:56:29   3183] |  -0.623|   -0.623|-576.739| -576.739|     7.32%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:36   3190] |  -0.619|   -0.619|-575.445| -575.445|     7.32%|   0:00:07.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:38   3192] |  -0.619|   -0.619|-575.192| -575.192|     7.32%|   0:00:02.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:39   3192] |  -0.617|   -0.617|-575.332| -575.332|     7.32%|   0:00:01.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 05:56:45   3199] |  -0.617|   -0.617|-572.186| -572.186|     7.32%|   0:00:06.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:46   3200] |  -0.617|   -0.617|-572.081| -572.081|     7.33%|   0:00:01.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:46   3200] |  -0.617|   -0.617|-571.754| -571.754|     7.33%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:56:56   3210] |  -0.617|   -0.617|-571.693| -571.693|     7.33%|   0:00:10.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:02   3216] |  -0.617|   -0.617|-571.322| -571.322|     7.34%|   0:00:06.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:03   3217] |  -0.617|   -0.617|-571.271| -571.271|     7.34%|   0:00:01.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:03   3217] |  -0.617|   -0.617|-571.271| -571.271|     7.34%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:03   3217] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:57:03   3217] 
[03/21 05:57:03   3217] *** Finish Core Optimize Step (cpu=0:00:33.8 real=0:00:34.0 mem=1664.8M) ***
[03/21 05:57:03   3217] 
[03/21 05:57:03   3217] *** Finished Optimize Step Cumulative (cpu=0:00:33.9 real=0:00:34.0 mem=1664.8M) ***
[03/21 05:57:03   3217] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -571.271 Density 7.34
[03/21 05:57:03   3217] *** Starting refinePlace (0:53:38 mem=1664.8M) ***
[03/21 05:57:03   3217] Total net bbox length = 5.888e+05 (3.188e+05 2.699e+05) (ext = 1.344e+05)
[03/21 05:57:03   3217] Starting refinePlace ...
[03/21 05:57:03   3217] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:57:03   3217] default core: bins with density >  0.75 = 6.18 % ( 309 / 5000 )
[03/21 05:57:03   3217] Density distribution unevenness ratio = 89.976%
[03/21 05:57:04   3218]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:57:04   3218] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1664.8MB) @(0:53:38 - 0:53:39).
[03/21 05:57:04   3218] Move report: preRPlace moves 1758 insts, mean move: 0.74 um, max move: 4.60 um
[03/21 05:57:04   3218] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8174_0): (970.20, 462.40) --> (967.40, 460.60)
[03/21 05:57:04   3218] 	Length: 22 sites, height: 1 rows, site name: core, cell type: ND2D8
[03/21 05:57:04   3218] wireLenOptFixPriorityInst 0 inst fixed
[03/21 05:57:04   3218] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:57:04   3218] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1664.8MB) @(0:53:39 - 0:53:39).
[03/21 05:57:04   3218] Move report: Detail placement moves 1758 insts, mean move: 0.74 um, max move: 4.60 um
[03/21 05:57:04   3218] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8174_0): (970.20, 462.40) --> (967.40, 460.60)
[03/21 05:57:04   3218] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1664.8MB
[03/21 05:57:04   3218] Statistics of distance of Instance movement in refine placement:
[03/21 05:57:04   3218]   maximum (X+Y) =         4.60 um
[03/21 05:57:04   3218]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8174_0) with max move: (970.2, 462.4) -> (967.4, 460.6)
[03/21 05:57:04   3218]   mean    (X+Y) =         0.74 um
[03/21 05:57:04   3218] Total instances flipped for legalization: 99
[03/21 05:57:04   3218] Summary Report:
[03/21 05:57:04   3218] Instances move: 1758 (out of 23085 movable)
[03/21 05:57:04   3218] Mean displacement: 0.74 um
[03/21 05:57:04   3218] Max displacement: 4.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_8174_0) (970.2, 462.4) -> (967.4, 460.6)
[03/21 05:57:04   3218] 	Length: 22 sites, height: 1 rows, site name: core, cell type: ND2D8
[03/21 05:57:04   3218] Total instances moved : 1758
[03/21 05:57:04   3218] Total net bbox length = 5.894e+05 (3.193e+05 2.701e+05) (ext = 1.344e+05)
[03/21 05:57:04   3218] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1664.8MB
[03/21 05:57:04   3218] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1664.8MB) @(0:53:38 - 0:53:39).
[03/21 05:57:04   3218] *** Finished refinePlace (0:53:39 mem=1664.8M) ***
[03/21 05:57:05   3219] Finished re-routing un-routed nets (0:00:00.0 1664.8M)
[03/21 05:57:05   3219] 
[03/21 05:57:05   3219] 
[03/21 05:57:05   3219] Density : 0.0734
[03/21 05:57:05   3219] Max route overflow : 0.0001
[03/21 05:57:05   3219] 
[03/21 05:57:05   3219] 
[03/21 05:57:05   3219] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=1664.8M) ***
[03/21 05:57:05   3219] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -571.271 Density 7.34
[03/21 05:57:05   3219] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:57:05   3219] Layer 7 has 446 constrained nets 
[03/21 05:57:05   3219] **** End NDR-Layer Usage Statistics ****
[03/21 05:57:05   3219] 
[03/21 05:57:05   3219] *** Finish pre-CTS Setup Fixing (cpu=0:01:14 real=0:01:14 mem=1664.8M) ***
[03/21 05:57:05   3219] 
[03/21 05:57:05   3219] End: GigaOpt nonLegal postEco optimization
[03/21 05:57:05   3219] Design TNS changes after trial route: -523.652 -> -571.171
[03/21 05:57:05   3219] Begin: GigaOpt TNS recovery
[03/21 05:57:05   3219] Info: 1 clock net  excluded from IPO operation.
[03/21 05:57:05   3219] PhyDesignGrid: maxLocalDensity 1.00
[03/21 05:57:05   3219] #spOpts: N=65 
[03/21 05:57:08   3222] *info: 1 clock net excluded
[03/21 05:57:08   3222] *info: 2 special nets excluded.
[03/21 05:57:08   3222] *info: 150 no-driver nets excluded.
[03/21 05:57:09   3223] ** GigaOpt Optimizer WNS Slack -0.617 TNS Slack -571.271 Density 7.34
[03/21 05:57:09   3223] Optimizer TNS Opt
[03/21 05:57:09   3223] Active Path Group: reg2reg  
[03/21 05:57:09   3223] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:57:09   3223] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:57:09   3223] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:57:09   3223] |  -0.617|   -0.617|-571.271| -571.271|     7.34%|   0:00:00.0| 1664.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:15   3229] |  -0.614|   -0.614|-570.036| -570.036|     7.35%|   0:00:06.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:17   3231] |  -0.614|   -0.614|-569.131| -569.131|     7.35%|   0:00:02.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:17   3231] |  -0.614|   -0.614|-568.249| -568.249|     7.35%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:21   3235] |  -0.614|   -0.614|-567.732| -567.732|     7.35%|   0:00:04.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/21 05:57:24   3238] |  -0.614|   -0.614|-567.605| -567.605|     7.35%|   0:00:03.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_13_/D   |
[03/21 05:57:25   3240] |  -0.614|   -0.614|-566.184| -566.184|     7.35%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/21 05:57:26   3240] |  -0.614|   -0.614|-565.492| -565.492|     7.35%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_16_/D   |
[03/21 05:57:27   3241] |  -0.614|   -0.614|-563.472| -563.472|     7.35%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/21 05:57:27   3241] |  -0.614|   -0.614|-563.396| -563.396|     7.35%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/21 05:57:28   3242] |  -0.614|   -0.614|-563.034| -563.034|     7.35%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/21 05:57:28   3242] |  -0.614|   -0.614|-562.867| -562.867|     7.35%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/21 05:57:28   3242] |  -0.614|   -0.614|-562.839| -562.839|     7.35%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_12_/D   |
[03/21 05:57:29   3243] |  -0.614|   -0.614|-561.885| -561.885|     7.35%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/21 05:57:29   3243] |  -0.614|   -0.614|-561.776| -561.776|     7.35%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/21 05:57:30   3244] |  -0.614|   -0.614|-560.790| -560.790|     7.35%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D   |
[03/21 05:57:31   3245] |  -0.614|   -0.614|-560.787| -560.787|     7.35%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D   |
[03/21 05:57:31   3245] |  -0.614|   -0.614|-560.170| -560.170|     7.35%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D    |
[03/21 05:57:31   3245] |  -0.614|   -0.614|-560.132| -560.132|     7.35%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/21 05:57:31   3246] |  -0.614|   -0.614|-560.097| -560.097|     7.35%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/21 05:57:32   3246] |  -0.614|   -0.614|-559.875| -559.875|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
[03/21 05:57:32   3246] |  -0.614|   -0.614|-559.858| -559.858|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D    |
[03/21 05:57:33   3247] |  -0.614|   -0.614|-559.817| -559.817|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/21 05:57:33   3247] |  -0.614|   -0.614|-559.799| -559.799|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_8_/D    |
[03/21 05:57:33   3247] |  -0.614|   -0.614|-559.740| -559.740|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D    |
[03/21 05:57:34   3248] |  -0.614|   -0.614|-559.633| -559.633|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D    |
[03/21 05:57:34   3248] |  -0.614|   -0.614|-559.534| -559.534|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_7_/D    |
[03/21 05:57:35   3249] |  -0.614|   -0.614|-559.242| -559.242|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_/D    |
[03/21 05:57:35   3249] |  -0.614|   -0.614|-559.045| -559.045|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_7_/D    |
[03/21 05:57:35   3249] |  -0.614|   -0.614|-557.265| -557.265|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/21 05:57:36   3250] |  -0.614|   -0.614|-557.200| -557.200|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/21 05:57:36   3250] |  -0.614|   -0.614|-557.148| -557.148|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/21 05:57:36   3250] |  -0.614|   -0.614|-557.132| -557.132|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/21 05:57:36   3250] |  -0.614|   -0.614|-557.050| -557.050|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_6_/D    |
[03/21 05:57:36   3250] |  -0.614|   -0.614|-556.910| -556.910|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/21 05:57:36   3250] |  -0.614|   -0.614|-556.800| -556.800|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_6_/D    |
[03/21 05:57:37   3251] |  -0.614|   -0.614|-556.576| -556.576|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/21 05:57:37   3251] |  -0.614|   -0.614|-556.565| -556.565|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_6_/D    |
[03/21 05:57:38   3252] |  -0.614|   -0.614|-556.448| -556.448|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/21 05:57:38   3252] |  -0.614|   -0.614|-556.256| -556.256|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/21 05:57:39   3253] |  -0.614|   -0.614|-556.204| -556.204|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/21 05:57:39   3253] |  -0.614|   -0.614|-556.123| -556.123|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_5_/D    |
[03/21 05:57:39   3253] |  -0.614|   -0.614|-556.086| -556.086|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
[03/21 05:57:39   3253] |  -0.614|   -0.614|-555.940| -555.940|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
[03/21 05:57:39   3253] |  -0.614|   -0.614|-555.808| -555.808|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D    |
[03/21 05:57:40   3254] |  -0.614|   -0.614|-555.786| -555.786|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/21 05:57:40   3254] |  -0.614|   -0.614|-555.744| -555.744|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/21 05:57:40   3254] |  -0.614|   -0.614|-555.723| -555.723|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D    |
[03/21 05:57:40   3254] |  -0.614|   -0.614|-554.706| -554.706|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_3_/D    |
[03/21 05:57:41   3255] |  -0.614|   -0.614|-554.623| -554.623|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_3_/D    |
[03/21 05:57:41   3255] |  -0.614|   -0.614|-554.615| -554.615|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
[03/21 05:57:41   3255] |  -0.614|   -0.614|-554.530| -554.530|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_3_/D    |
[03/21 05:57:42   3256] |  -0.614|   -0.614|-553.379| -553.379|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/21 05:57:42   3256] |  -0.614|   -0.614|-553.204| -553.204|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/21 05:57:42   3256] |  -0.614|   -0.614|-553.006| -553.006|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/21 05:57:42   3256] |  -0.614|   -0.614|-552.861| -552.861|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:57:42   3256] |  -0.614|   -0.614|-552.821| -552.821|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:57:42   3256] |  -0.614|   -0.614|-552.713| -552.713|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:57:43   3257] |  -0.614|   -0.614|-552.768| -552.768|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/21 05:57:43   3258] |  -0.614|   -0.614|-552.424| -552.424|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_2_/D    |
[03/21 05:57:44   3258] |  -0.614|   -0.614|-552.033| -552.033|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D    |
[03/21 05:57:44   3258] |  -0.614|   -0.614|-552.128| -552.128|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:44   3258] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:57:44   3258] 
[03/21 05:57:44   3258] *** Finish Core Optimize Step (cpu=0:00:35.3 real=0:00:35.0 mem=1649.7M) ***
[03/21 05:57:44   3258] 
[03/21 05:57:44   3258] *** Finished Optimize Step Cumulative (cpu=0:00:35.4 real=0:00:35.0 mem=1649.7M) ***
[03/21 05:57:44   3258] ** GigaOpt Optimizer WNS Slack -0.614 TNS Slack -552.128 Density 7.36
[03/21 05:57:44   3258] *** Starting refinePlace (0:54:19 mem=1649.7M) ***
[03/21 05:57:44   3258] Total net bbox length = 5.901e+05 (3.197e+05 2.704e+05) (ext = 1.344e+05)
[03/21 05:57:44   3258] Starting refinePlace ...
[03/21 05:57:44   3258] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:57:44   3259] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:57:44   3259] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1649.7MB) @(0:54:19 - 0:54:19).
[03/21 05:57:44   3259] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:57:44   3259] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1649.7MB
[03/21 05:57:44   3259] Statistics of distance of Instance movement in refine placement:
[03/21 05:57:44   3259]   maximum (X+Y) =         0.00 um
[03/21 05:57:44   3259]   mean    (X+Y) =         0.00 um
[03/21 05:57:44   3259] Summary Report:
[03/21 05:57:44   3259] Instances move: 0 (out of 23147 movable)
[03/21 05:57:44   3259] Mean displacement: 0.00 um
[03/21 05:57:44   3259] Max displacement: 0.00 um 
[03/21 05:57:44   3259] Total instances moved : 0
[03/21 05:57:44   3259] Total net bbox length = 5.901e+05 (3.197e+05 2.704e+05) (ext = 1.344e+05)
[03/21 05:57:44   3259] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1649.7MB
[03/21 05:57:44   3259] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1649.7MB) @(0:54:19 - 0:54:19).
[03/21 05:57:44   3259] *** Finished refinePlace (0:54:19 mem=1649.7M) ***
[03/21 05:57:45   3259] Finished re-routing un-routed nets (0:00:00.0 1649.7M)
[03/21 05:57:45   3259] 
[03/21 05:57:45   3259] 
[03/21 05:57:45   3259] Density : 0.0736
[03/21 05:57:45   3259] Max route overflow : 0.0001
[03/21 05:57:45   3259] 
[03/21 05:57:45   3259] 
[03/21 05:57:45   3259] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1649.7M) ***
[03/21 05:57:45   3259] ** GigaOpt Optimizer WNS Slack -0.614 TNS Slack -552.308 Density 7.36
[03/21 05:57:45   3259] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:57:45   3259] Layer 7 has 462 constrained nets 
[03/21 05:57:45   3259] **** End NDR-Layer Usage Statistics ****
[03/21 05:57:45   3259] 
[03/21 05:57:45   3259] *** Finish pre-CTS Setup Fixing (cpu=0:00:36.7 real=0:00:37.0 mem=1649.7M) ***
[03/21 05:57:45   3259] 
[03/21 05:57:45   3259] End: GigaOpt TNS recovery
[03/21 05:57:45   3259] GigaOpt: WNS changes after routing: -0.578 -> -0.614 (bump = 0.036)
[03/21 05:57:45   3259] Begin: GigaOpt postEco optimization
[03/21 05:57:45   3259] Info: 1 clock net  excluded from IPO operation.
[03/21 05:57:45   3259] PhyDesignGrid: maxLocalDensity 1.00
[03/21 05:57:45   3259] #spOpts: N=65 
[03/21 05:57:48   3262] *info: 1 clock net excluded
[03/21 05:57:48   3262] *info: 2 special nets excluded.
[03/21 05:57:48   3262] *info: 150 no-driver nets excluded.
[03/21 05:57:49   3263] ** GigaOpt Optimizer WNS Slack -0.614 TNS Slack -552.308 Density 7.36
[03/21 05:57:49   3263] Optimizer WNS Pass 0
[03/21 05:57:49   3263] Active Path Group: reg2reg  
[03/21 05:57:49   3263] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:57:49   3263] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:57:49   3263] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:57:49   3263] |  -0.614|   -0.614|-552.308| -552.308|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:55   3269] |  -0.612|   -0.612|-552.030| -552.030|     7.36%|   0:00:06.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:55   3269] |  -0.612|   -0.612|-552.030| -552.030|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:57:55   3269] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:57:55   3269] 
[03/21 05:57:55   3269] *** Finish Core Optimize Step (cpu=0:00:06.3 real=0:00:06.0 mem=1649.7M) ***
[03/21 05:57:55   3269] 
[03/21 05:57:55   3269] *** Finished Optimize Step Cumulative (cpu=0:00:06.3 real=0:00:06.0 mem=1649.7M) ***
[03/21 05:57:55   3269] ** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -552.030 Density 7.36
[03/21 05:57:55   3270] *** Starting refinePlace (0:54:30 mem=1649.7M) ***
[03/21 05:57:55   3270] Total net bbox length = 5.902e+05 (3.197e+05 2.704e+05) (ext = 1.344e+05)
[03/21 05:57:55   3270] Starting refinePlace ...
[03/21 05:57:55   3270] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:57:55   3270] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:57:55   3270] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1649.7MB) @(0:54:30 - 0:54:30).
[03/21 05:57:55   3270] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:57:55   3270] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1649.7MB
[03/21 05:57:55   3270] Statistics of distance of Instance movement in refine placement:
[03/21 05:57:55   3270]   maximum (X+Y) =         0.00 um
[03/21 05:57:55   3270]   mean    (X+Y) =         0.00 um
[03/21 05:57:55   3270] Summary Report:
[03/21 05:57:55   3270] Instances move: 0 (out of 23155 movable)
[03/21 05:57:55   3270] Mean displacement: 0.00 um
[03/21 05:57:55   3270] Max displacement: 0.00 um 
[03/21 05:57:55   3270] Total instances moved : 0
[03/21 05:57:55   3270] Total net bbox length = 5.902e+05 (3.197e+05 2.704e+05) (ext = 1.344e+05)
[03/21 05:57:55   3270] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1649.7MB
[03/21 05:57:55   3270] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1649.7MB) @(0:54:30 - 0:54:30).
[03/21 05:57:55   3270] *** Finished refinePlace (0:54:30 mem=1649.7M) ***
[03/21 05:57:56   3270] Finished re-routing un-routed nets (0:00:00.0 1649.7M)
[03/21 05:57:56   3270] 
[03/21 05:57:56   3270] 
[03/21 05:57:56   3270] Density : 0.0736
[03/21 05:57:56   3270] Max route overflow : 0.0001
[03/21 05:57:56   3270] 
[03/21 05:57:56   3270] 
[03/21 05:57:56   3270] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1649.7M) ***
[03/21 05:57:56   3270] ** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -552.030 Density 7.36
[03/21 05:57:56   3270] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:57:56   3270] Layer 7 has 463 constrained nets 
[03/21 05:57:56   3270] **** End NDR-Layer Usage Statistics ****
[03/21 05:57:56   3270] 
[03/21 05:57:56   3270] *** Finish pre-CTS Setup Fixing (cpu=0:00:07.6 real=0:00:08.0 mem=1649.7M) ***
[03/21 05:57:56   3270] 
[03/21 05:57:56   3270] End: GigaOpt postEco optimization
[03/21 05:57:56   3270] *** Steiner Routed Nets: 3.738%; Threshold: 100; Threshold for Hold: 100
[03/21 05:57:56   3270] Start to check current routing status for nets...
[03/21 05:57:56   3270] Using hname+ instead name for net compare
[03/21 05:57:56   3270] All nets are already routed correctly.
[03/21 05:57:56   3270] End to check current routing status for nets (mem=1615.4M)
[03/21 05:57:56   3270] Begin: GigaOpt Optimization in post-eco TNS mode
[03/21 05:57:56   3270] Info: 1 clock net  excluded from IPO operation.
[03/21 05:57:56   3270] PhyDesignGrid: maxLocalDensity 1.00
[03/21 05:57:56   3270] #spOpts: N=65 
[03/21 05:57:56   3271] Core basic site is core
[03/21 05:57:56   3271] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:57:59   3273] *info: 1 clock net excluded
[03/21 05:57:59   3273] *info: 2 special nets excluded.
[03/21 05:57:59   3273] *info: 150 no-driver nets excluded.
[03/21 05:57:59   3274] ** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -552.030 Density 7.36
[03/21 05:57:59   3274] Optimizer TNS Opt
[03/21 05:58:00   3274] Active Path Group: reg2reg  
[03/21 05:58:00   3274] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:58:00   3274] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:58:00   3274] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:58:00   3274] |  -0.612|   -0.612|-552.030| -552.030|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:58:01   3276] |  -0.612|   -0.612|-551.991| -551.991|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_12_/D   |
[03/21 05:58:02   3277] |  -0.612|   -0.612|-551.991| -551.991|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_8_/D    |
[03/21 05:58:02   3277] |  -0.612|   -0.612|-551.991| -551.991|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_4_/D    |
[03/21 05:58:03   3277] |  -0.612|   -0.612|-551.991| -551.991|     7.36%|   0:00:01.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_2_/D    |
[03/21 05:58:03   3277] |  -0.612|   -0.612|-551.991| -551.991|     7.36%|   0:00:00.0| 1649.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:58:03   3277] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:58:03   3277] 
[03/21 05:58:03   3277] *** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=1649.7M) ***
[03/21 05:58:03   3277] 
[03/21 05:58:03   3277] *** Finished Optimize Step Cumulative (cpu=0:00:03.1 real=0:00:03.0 mem=1649.7M) ***
[03/21 05:58:03   3277] ** GigaOpt Optimizer WNS Slack -0.612 TNS Slack -551.991 Density 7.36
[03/21 05:58:03   3277] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:58:03   3277] Layer 7 has 463 constrained nets 
[03/21 05:58:03   3277] **** End NDR-Layer Usage Statistics ****
[03/21 05:58:03   3277] 
[03/21 05:58:03   3277] *** Finish pre-CTS Setup Fixing (cpu=0:00:03.3 real=0:00:04.0 mem=1649.7M) ***
[03/21 05:58:03   3277] 
[03/21 05:58:03   3277] End: GigaOpt Optimization in post-eco TNS mode
[03/21 05:58:03   3277] **optDesign ... cpu = 0:51:27, real = 0:51:23, mem = 1500.9M, totSessionCpu=0:54:38 **
[03/21 05:58:03   3277] ** Profile ** Start :  cpu=0:00:00.0, mem=1500.9M
[03/21 05:58:03   3278] ** Profile ** Other data :  cpu=0:00:00.2, mem=1500.9M
[03/21 05:58:03   3278] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1508.9M
[03/21 05:58:04   3278] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1508.9M
[03/21 05:58:04   3278] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.612  | -0.612  |  0.003  |
|           TNS (ns):|-551.987 |-551.987 |  0.000  |
|    Violating Paths:|  1151   |  1151   |    0    |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.362%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1508.9M
[03/21 05:58:04   3278] Info: 1 clock net  excluded from IPO operation.
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] Begin Power Analysis
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278]     0.00V	    VSS
[03/21 05:58:04   3278]     0.90V	    VDD
[03/21 05:58:04   3278] Begin Processing Timing Library for Power Calculation
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] Begin Processing Timing Library for Power Calculation
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] Begin Processing Power Net/Grid for Power Calculation
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1197.13MB/1197.13MB)
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] Begin Processing Timing Window Data for Power Calculation
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1197.13MB/1197.13MB)
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] Begin Processing User Attributes
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1197.13MB/1197.13MB)
[03/21 05:58:04   3278] 
[03/21 05:58:04   3278] Begin Processing Signal Activity
[03/21 05:58:04   3278] 
[03/21 05:58:05   3280] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1198.18MB/1198.18MB)
[03/21 05:58:05   3280] 
[03/21 05:58:05   3280] Begin Power Computation
[03/21 05:58:05   3280] 
[03/21 05:58:05   3280]       ----------------------------------------------------------
[03/21 05:58:05   3280]       # of cell(s) missing both power/leakage table: 0
[03/21 05:58:05   3280]       # of cell(s) missing power table: 2
[03/21 05:58:05   3280]       # of cell(s) missing leakage table: 2
[03/21 05:58:05   3280]       # of MSMV cell(s) missing power_level: 0
[03/21 05:58:05   3280]       ----------------------------------------------------------
[03/21 05:58:05   3280] CellName                                  Missing Table(s)
[03/21 05:58:05   3280] sram_w16                                  internal power, leakge power, 
[03/21 05:58:05   3280] sram_w16_2                                internal power, leakge power, 
[03/21 05:58:05   3280] 
[03/21 05:58:05   3280] 
[03/21 05:58:08   3282] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1198.28MB/1198.28MB)
[03/21 05:58:08   3282] 
[03/21 05:58:08   3282] Begin Processing User Attributes
[03/21 05:58:08   3282] 
[03/21 05:58:08   3282] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1198.28MB/1198.28MB)
[03/21 05:58:08   3282] 
[03/21 05:58:08   3282] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1198.28MB/1198.28MB)
[03/21 05:58:08   3282] 
[03/21 05:58:09   3283]   Timing Snapshot: (REF)
[03/21 05:58:09   3283]      Weighted WNS: -0.612
[03/21 05:58:09   3283]       All  PG WNS: -0.612
[03/21 05:58:09   3283]       High PG WNS: -0.612
[03/21 05:58:09   3283]       All  PG TNS: -551.991
[03/21 05:58:09   3283]       High PG TNS: -551.991
[03/21 05:58:09   3283]          Tran DRV: 0
[03/21 05:58:09   3283]           Cap DRV: 0
[03/21 05:58:09   3283]        Fanout DRV: 0
[03/21 05:58:09   3283]            Glitch: 0
[03/21 05:58:09   3283]    Category Slack: { [L, -0.612] [H, -0.612] }
[03/21 05:58:09   3283] 
[03/21 05:58:09   3283] Begin: Power Optimization
[03/21 05:58:09   3283] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:58:09   3283] #spOpts: N=65 mergeVia=F 
[03/21 05:58:10   3284] Reclaim Optimization WNS Slack -0.612  TNS Slack -551.991 Density 7.36
[03/21 05:58:10   3284] +----------+---------+--------+--------+------------+--------+
[03/21 05:58:10   3284] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/21 05:58:10   3284] +----------+---------+--------+--------+------------+--------+
[03/21 05:58:10   3284] |     7.36%|        -|  -0.612|-551.991|   0:00:00.0| 1657.7M|
[03/21 05:58:14   3288] |     7.36%|        0|  -0.612|-551.991|   0:00:04.0| 1657.7M|
[03/21 05:58:24   3299] |     7.36%|       27|  -0.612|-551.861|   0:00:10.0| 1657.7M|
[03/21 05:58:49   3323] |     7.35%|      118|  -0.612|-551.842|   0:00:25.0| 1650.0M|
[03/21 05:58:49   3324] |     7.35%|        1|  -0.612|-551.842|   0:00:00.0| 1650.0M|
[03/21 05:58:59   3334] |     7.33%|     1385|  -0.612|-550.932|   0:00:10.0| 1652.3M|
[03/21 05:58:59   3334] +----------+---------+--------+--------+------------+--------+
[03/21 05:58:59   3334] Reclaim Optimization End WNS Slack -0.612  TNS Slack -550.932 Density 7.33
[03/21 05:58:59   3334] 
[03/21 05:58:59   3334] ** Summary: Restruct = 119 Buffer Deletion = 0 Declone = 0 Resize = 1417 **
[03/21 05:58:59   3334] --------------------------------------------------------------
[03/21 05:58:59   3334] |                                   | Total     | Sequential |
[03/21 05:58:59   3334] --------------------------------------------------------------
[03/21 05:58:59   3334] | Num insts resized                 |    1273  |       4    |
[03/21 05:58:59   3334] | Num insts undone                  |      32  |       1    |
[03/21 05:58:59   3334] | Num insts Downsized               |     176  |       4    |
[03/21 05:58:59   3334] | Num insts Samesized               |    1097  |       0    |
[03/21 05:58:59   3334] | Num insts Upsized                 |       0  |       0    |
[03/21 05:58:59   3334] | Num multiple commits+uncommits    |      80  |       -    |
[03/21 05:58:59   3334] --------------------------------------------------------------
[03/21 05:58:59   3334] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:58:59   3334] Layer 7 has 463 constrained nets 
[03/21 05:58:59   3334] **** End NDR-Layer Usage Statistics ****
[03/21 05:58:59   3334] ** Finished Core Power Optimization (cpu = 0:00:50.5) (real = 0:00:50.0) **
[03/21 05:58:59   3334] Executing incremental physical updates
[03/21 05:58:59   3334] #spOpts: N=65 mergeVia=F 
[03/21 05:59:00   3334] *** Starting refinePlace (0:55:35 mem=1617.9M) ***
[03/21 05:59:00   3334] Total net bbox length = 5.899e+05 (3.197e+05 2.702e+05) (ext = 1.344e+05)
[03/21 05:59:00   3334] default core: bins with density >  0.75 = 6.18 % ( 309 / 5000 )
[03/21 05:59:00   3334] Density distribution unevenness ratio = 90.131%
[03/21 05:59:00   3334] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1617.9MB) @(0:55:35 - 0:55:35).
[03/21 05:59:00   3334] Starting refinePlace ...
[03/21 05:59:00   3334] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:59:00   3334] default core: bins with density >  0.75 = 6.18 % ( 309 / 5000 )
[03/21 05:59:00   3334] Density distribution unevenness ratio = 89.979%
[03/21 05:59:01   3335]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 05:59:01   3335] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1617.9MB) @(0:55:35 - 0:55:36).
[03/21 05:59:01   3335] Move report: preRPlace moves 638 insts, mean move: 0.52 um, max move: 4.20 um
[03/21 05:59:01   3335] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_): (980.80, 403.00) --> (983.20, 401.20)
[03/21 05:59:01   3335] 	Length: 35 sites, height: 1 rows, site name: core, cell type: EDFCNQD4
[03/21 05:59:01   3335] wireLenOptFixPriorityInst 0 inst fixed
[03/21 05:59:01   3335] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:59:01   3335] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1617.9MB) @(0:55:36 - 0:55:36).
[03/21 05:59:01   3335] Move report: Detail placement moves 638 insts, mean move: 0.52 um, max move: 4.20 um
[03/21 05:59:01   3335] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_): (980.80, 403.00) --> (983.20, 401.20)
[03/21 05:59:01   3335] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1617.9MB
[03/21 05:59:01   3335] Statistics of distance of Instance movement in refine placement:
[03/21 05:59:01   3335]   maximum (X+Y) =         4.20 um
[03/21 05:59:01   3335]   inst (mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_) with max move: (980.8, 403) -> (983.2, 401.2)
[03/21 05:59:01   3335]   mean    (X+Y) =         0.52 um
[03/21 05:59:01   3335] Total instances flipped for legalization: 40
[03/21 05:59:01   3335] Summary Report:
[03/21 05:59:01   3335] Instances move: 638 (out of 23000 movable)
[03/21 05:59:01   3335] Mean displacement: 0.52 um
[03/21 05:59:01   3335] Max displacement: 4.20 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_35_) (980.8, 403) -> (983.2, 401.2)
[03/21 05:59:01   3335] 	Length: 35 sites, height: 1 rows, site name: core, cell type: EDFCNQD4
[03/21 05:59:01   3335] Total instances moved : 638
[03/21 05:59:01   3335] Total net bbox length = 5.900e+05 (3.199e+05 2.702e+05) (ext = 1.344e+05)
[03/21 05:59:01   3335] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1617.9MB
[03/21 05:59:01   3335] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=1617.9MB) @(0:55:35 - 0:55:36).
[03/21 05:59:01   3335] *** Finished refinePlace (0:55:36 mem=1617.9M) ***
[03/21 05:59:01   3336]   Timing Snapshot: (TGT)
[03/21 05:59:01   3336]      Weighted WNS: -0.612
[03/21 05:59:01   3336]       All  PG WNS: -0.612
[03/21 05:59:01   3336]       High PG WNS: -0.612
[03/21 05:59:01   3336]       All  PG TNS: -550.932
[03/21 05:59:01   3336]       High PG TNS: -550.932
[03/21 05:59:01   3336]          Tran DRV: 0
[03/21 05:59:01   3336]           Cap DRV: 0
[03/21 05:59:01   3336]        Fanout DRV: 0
[03/21 05:59:01   3336]            Glitch: 0
[03/21 05:59:01   3336]    Category Slack: { [L, -0.612] [H, -0.612] }
[03/21 05:59:01   3336] 
[03/21 05:59:01   3336] Checking setup slack degradation ...
[03/21 05:59:01   3336] 
[03/21 05:59:01   3336] Recovery Manager:
[03/21 05:59:01   3336]   Low  Effort WNS Jump: 0.000 (REF: -0.612, TGT: -0.612, Threshold: 0.010) - Skip
[03/21 05:59:01   3336]   High Effort WNS Jump: 0.000 (REF: -0.612, TGT: -0.612, Threshold: 0.010) - Skip
[03/21 05:59:01   3336]   Low  Effort TNS Jump: 0.000 (REF: -551.991, TGT: -550.932, Threshold: 50.000) - Skip
[03/21 05:59:01   3336]   High Effort TNS Jump: 0.000 (REF: -551.991, TGT: -550.932, Threshold: 50.000) - Skip
[03/21 05:59:01   3336] 
[03/21 05:59:02   3337] Info: 1 clock net  excluded from IPO operation.
[03/21 05:59:02   3337] PhyDesignGrid: maxLocalDensity 0.98
[03/21 05:59:02   3337] #spOpts: N=65 mergeVia=F 
[03/21 05:59:04   3339] Info: 1 clock net  excluded from IPO operation.
[03/21 05:59:05   3340] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:59:05   3340] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 05:59:05   3340] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:59:05   3340] |  -0.612|   -0.612|-550.932| -550.932|     7.33%|   0:00:00.0| 1652.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_18_/D   |
[03/21 05:59:06   3341] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 05:59:06   3341] 
[03/21 05:59:06   3341] *** Finish pre-CTS Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1652.3M) ***
[03/21 05:59:06   3341] 
[03/21 05:59:06   3341] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1652.3M) ***
[03/21 05:59:06   3341] **** Begin NDR-Layer Usage Statistics ****
[03/21 05:59:06   3341] Layer 7 has 463 constrained nets 
[03/21 05:59:06   3341] **** End NDR-Layer Usage Statistics ****
[03/21 05:59:06   3341] 
[03/21 05:59:06   3341] Begin Power Analysis
[03/21 05:59:06   3341] 
[03/21 05:59:06   3341]     0.00V	    VSS
[03/21 05:59:06   3341]     0.90V	    VDD
[03/21 05:59:06   3341] Begin Processing Timing Library for Power Calculation
[03/21 05:59:06   3341] 
[03/21 05:59:07   3341] Begin Processing Timing Library for Power Calculation
[03/21 05:59:07   3341] 
[03/21 05:59:07   3341] 
[03/21 05:59:07   3341] 
[03/21 05:59:07   3341] Begin Processing Power Net/Grid for Power Calculation
[03/21 05:59:07   3341] 
[03/21 05:59:07   3341] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.72MB/1256.72MB)
[03/21 05:59:07   3341] 
[03/21 05:59:07   3341] Begin Processing Timing Window Data for Power Calculation
[03/21 05:59:07   3341] 
[03/21 05:59:07   3341] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.72MB/1256.72MB)
[03/21 05:59:07   3341] 
[03/21 05:59:07   3341] Begin Processing User Attributes
[03/21 05:59:07   3341] 
[03/21 05:59:07   3341] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1256.72MB/1256.72MB)
[03/21 05:59:07   3341] 
[03/21 05:59:07   3341] Begin Processing Signal Activity
[03/21 05:59:07   3341] 
[03/21 05:59:08   3343] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1257.22MB/1257.22MB)
[03/21 05:59:08   3343] 
[03/21 05:59:08   3343] Begin Power Computation
[03/21 05:59:08   3343] 
[03/21 05:59:08   3343]       ----------------------------------------------------------
[03/21 05:59:08   3343]       # of cell(s) missing both power/leakage table: 0
[03/21 05:59:08   3343]       # of cell(s) missing power table: 2
[03/21 05:59:08   3343]       # of cell(s) missing leakage table: 2
[03/21 05:59:08   3343]       # of MSMV cell(s) missing power_level: 0
[03/21 05:59:08   3343]       ----------------------------------------------------------
[03/21 05:59:08   3343] CellName                                  Missing Table(s)
[03/21 05:59:08   3343] sram_w16                                  internal power, leakge power, 
[03/21 05:59:08   3343] sram_w16_2                                internal power, leakge power, 
[03/21 05:59:08   3343] 
[03/21 05:59:08   3343] 
[03/21 05:59:11   3346] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1257.22MB/1257.22MB)
[03/21 05:59:11   3346] 
[03/21 05:59:11   3346] Begin Processing User Attributes
[03/21 05:59:11   3346] 
[03/21 05:59:11   3346] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1257.22MB/1257.22MB)
[03/21 05:59:11   3346] 
[03/21 05:59:11   3346] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1257.22MB/1257.22MB)
[03/21 05:59:11   3346] 
[03/21 05:59:11   3346] *** Finished Leakage Power Optimization (cpu=0:01:03, real=0:01:02, mem=1500.70M, totSessionCpu=0:55:47).
[03/21 05:59:12   3346] Extraction called for design 'core' of instances=23003 and nets=25410 using extraction engine 'preRoute' .
[03/21 05:59:12   3346] PreRoute RC Extraction called for design core.
[03/21 05:59:12   3346] RC Extraction called in multi-corner(2) mode.
[03/21 05:59:12   3346] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 05:59:12   3346] RCMode: PreRoute
[03/21 05:59:12   3346]       RC Corner Indexes            0       1   
[03/21 05:59:12   3346] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 05:59:12   3346] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:12   3346] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:12   3346] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:12   3346] Shrink Factor                : 1.00000
[03/21 05:59:12   3346] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 05:59:12   3346] Using capacitance table file ...
[03/21 05:59:12   3346] Initializing multi-corner capacitance tables ... 
[03/21 05:59:12   3346] Initializing multi-corner resistance tables ...
[03/21 05:59:12   3347] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 1482.152M)
[03/21 05:59:12   3347] doiPBLastSyncSlave
[03/21 05:59:12   3347] #################################################################################
[03/21 05:59:12   3347] # Design Stage: PreRoute
[03/21 05:59:12   3347] # Design Name: core
[03/21 05:59:12   3347] # Design Mode: 65nm
[03/21 05:59:12   3347] # Analysis Mode: MMMC Non-OCV 
[03/21 05:59:12   3347] # Parasitics Mode: No SPEF/RCDB
[03/21 05:59:12   3347] # Signoff Settings: SI Off 
[03/21 05:59:12   3347] #################################################################################
[03/21 05:59:13   3348] AAE_INFO: 1 threads acquired from CTE.
[03/21 05:59:13   3348] Calculate delays in BcWc mode...
[03/21 05:59:13   3348] Topological Sorting (CPU = 0:00:00.1, MEM = 1487.7M, InitMEM = 1484.2M)
[03/21 05:59:17   3351] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/21 05:59:17   3351] End delay calculation. (MEM=1559.45 CPU=0:00:02.9 REAL=0:00:03.0)
[03/21 05:59:17   3351] *** CDM Built up (cpu=0:00:04.1  real=0:00:05.0  mem= 1559.4M) ***
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] Begin Power Analysis
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352]     0.00V	    VSS
[03/21 05:59:17   3352]     0.90V	    VDD
[03/21 05:59:17   3352] Begin Processing Timing Library for Power Calculation
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] Begin Processing Timing Library for Power Calculation
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] Begin Processing Power Net/Grid for Power Calculation
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1206.91MB/1206.91MB)
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] Begin Processing Timing Window Data for Power Calculation
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1206.91MB/1206.91MB)
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] Begin Processing User Attributes
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1206.91MB/1206.91MB)
[03/21 05:59:17   3352] 
[03/21 05:59:17   3352] Begin Processing Signal Activity
[03/21 05:59:17   3352] 
[03/21 05:59:18   3353] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1207.41MB/1207.41MB)
[03/21 05:59:18   3353] 
[03/21 05:59:18   3353] Begin Power Computation
[03/21 05:59:18   3353] 
[03/21 05:59:18   3353]       ----------------------------------------------------------
[03/21 05:59:18   3353]       # of cell(s) missing both power/leakage table: 0
[03/21 05:59:18   3353]       # of cell(s) missing power table: 2
[03/21 05:59:18   3353]       # of cell(s) missing leakage table: 2
[03/21 05:59:18   3353]       # of MSMV cell(s) missing power_level: 0
[03/21 05:59:18   3353]       ----------------------------------------------------------
[03/21 05:59:18   3353] CellName                                  Missing Table(s)
[03/21 05:59:18   3353] sram_w16                                  internal power, leakge power, 
[03/21 05:59:18   3353] sram_w16_2                                internal power, leakge power, 
[03/21 05:59:18   3353] 
[03/21 05:59:18   3353] 
[03/21 05:59:21   3356] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1207.41MB/1207.41MB)
[03/21 05:59:21   3356] 
[03/21 05:59:21   3356] Begin Processing User Attributes
[03/21 05:59:21   3356] 
[03/21 05:59:21   3356] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1207.41MB/1207.41MB)
[03/21 05:59:21   3356] 
[03/21 05:59:21   3356] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1207.41MB/1207.41MB)
[03/21 05:59:21   3356] 
[03/21 05:59:22   3356] <optDesign CMD> Restore Using all VT Cells
[03/21 05:59:22   3356] Reported timing to dir ./timingReports
[03/21 05:59:22   3356] **optDesign ... cpu = 0:52:46, real = 0:52:42, mem = 1502.2M, totSessionCpu=0:55:57 **
[03/21 05:59:22   3356] ** Profile ** Start :  cpu=0:00:00.0, mem=1502.2M
[03/21 05:59:22   3356] ** Profile ** Other data :  cpu=0:00:00.2, mem=1502.2M
[03/21 05:59:22   3357] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1512.2M
[03/21 05:59:23   3357] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1504.2M
[03/21 05:59:23   3358] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1504.2M
[03/21 05:59:23   3358] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.611  | -0.611  |  0.009  |
|           TNS (ns):|-550.689 |-550.689 |  0.000  |
|    Violating Paths:|  1151   |  1151   |    0    |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.333%
Routing Overflow: 0.01% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1504.2M
[03/21 05:59:23   3358] **optDesign ... cpu = 0:52:48, real = 0:52:43, mem = 1502.2M, totSessionCpu=0:55:58 **
[03/21 05:59:23   3358] *** Finished optDesign ***
[03/21 05:59:23   3358] 
[03/21 05:59:23   3358] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:53:05 real=  0:53:01)
[03/21 05:59:23   3358] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.5 real=0:00:03.4)
[03/21 05:59:23   3358] 	OPT_RUNTIME:            reclaim (count =  7): (cpu=0:00:45.3 real=0:00:45.1)
[03/21 05:59:23   3358] 	OPT_RUNTIME:                ofo (count =  1): (cpu=  0:01:32 real=  0:01:32)
[03/21 05:59:23   3358] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:01:46 real=  0:01:45)
[03/21 05:59:23   3358] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:07:44 real=  0:07:43)
[03/21 05:59:23   3358] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:07:47 real=  0:07:47)
[03/21 05:59:23   3358] 	OPT_RUNTIME:          phyUpdate (count = 16): (cpu=  0:01:01 real=0:00:59.5)
[03/21 05:59:23   3358] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:36:57 real=  0:36:55)
[03/21 05:59:23   3358] 	OPT_RUNTIME:             wnsOpt (count = 10): (cpu=  0:36:59 real=  0:36:59)
[03/21 05:59:23   3358] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:07.1 real=0:00:07.1)
[03/21 05:59:23   3358] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:02:48 real=  0:02:47)
[03/21 05:59:23   3358] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:09 real=  0:01:09)
[03/21 05:59:23   3358] Info: pop threads available for lower-level modules during optimization.
[03/21 05:59:23   3358]  *** Writing scheduling file: 'scheduling_file.cts.8748' ***
[03/21 05:59:23   3358] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/21 05:59:23   3358] **place_opt_design ... cpu = 0:55:32, real = 0:55:28, mem = 1432.1M **
[03/21 05:59:23   3358] *** Finished GigaPlace ***
[03/21 05:59:23   3358] 
[03/21 05:59:23   3358] *** Summary of all messages that are not suppressed in this session:
[03/21 05:59:23   3358] Severity  ID               Count  Summary                                  
[03/21 05:59:23   3358] WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
[03/21 05:59:23   3358] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/21 05:59:23   3358] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/21 05:59:23   3358] WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
[03/21 05:59:23   3358] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/21 05:59:23   3358] WARNING   IMPOPT-7098         24  WARNING: %s is an undriven net with %d f...
[03/21 05:59:23   3358] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/21 05:59:23   3358] *** Message Summary: 34 warning(s), 0 error(s)
[03/21 05:59:23   3358] 
[03/21 05:59:23   3358] <CMD> saveDesign placement.enc
[03/21 05:59:23   3358] Writing Netlist "placement.enc.dat.tmp/core.v.gz" ...
[03/21 05:59:24   3358] Saving AAE Data ...
[03/21 05:59:24   3358] Saving scheduling_file.cts.8748 in placement.enc.dat/scheduling_file.cts
[03/21 05:59:24   3358] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/21 05:59:24   3358] Saving mode setting ...
[03/21 05:59:24   3358] Saving global file ...
[03/21 05:59:24   3358] Saving floorplan file ...
[03/21 05:59:24   3358] Saving Drc markers ...
[03/21 05:59:24   3358] ... No Drc file written since there is no markers found.
[03/21 05:59:24   3358] Saving placement file ...
[03/21 05:59:24   3358] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1432.1M) ***
[03/21 05:59:24   3358] Saving route file ...
[03/21 05:59:25   3359] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1432.1M) ***
[03/21 05:59:25   3359] Saving DEF file ...
[03/21 05:59:25   3359] Saving rc congestion map placement.enc.dat.tmp/core.congmap.gz ...
[03/21 05:59:25   3359] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/21 05:59:25   3359] 
[03/21 05:59:25   3359] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/21 05:59:25   3359] 
[03/21 05:59:25   3359] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/21 05:59:27   3360] Generated self-contained design placement.enc.dat.tmp
[03/21 05:59:27   3360] 
[03/21 05:59:27   3360] *** Summary of all messages that are not suppressed in this session:
[03/21 05:59:27   3360] Severity  ID               Count  Summary                                  
[03/21 05:59:27   3360] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/21 05:59:27   3360] ERROR     IMPOAX-142           2  %s                                       
[03/21 05:59:27   3360] *** Message Summary: 0 warning(s), 3 error(s)
[03/21 05:59:27   3360] 
[03/21 05:59:27   3360] <CMD> set_ccopt_property -update_io_latency false
[03/21 05:59:27   3360] <CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
[03/21 05:59:27   3360] Creating clock tree spec for modes (timing configs): CON
[03/21 05:59:27   3360] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/21 05:59:28   3361] Analyzing clock structure... 
[03/21 05:59:28   3362] Analyzing clock structure done.
[03/21 05:59:28   3362] Wrote: ./constraints/core.ccopt
[03/21 05:59:28   3362] <CMD> ccopt_design
[03/21 05:59:28   3362] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/21 05:59:28   3362] (ccopt_design): create_ccopt_clock_tree_spec
[03/21 05:59:28   3362] Creating clock tree spec for modes (timing configs): CON
[03/21 05:59:28   3362] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/21 05:59:29   3363] Analyzing clock structure... 
[03/21 05:59:29   3363] Analyzing clock structure done.
[03/21 05:59:29   3363] Extracting original clock gating for clk... 
[03/21 05:59:29   3363]   clock_tree clk contains 2435 sinks and 0 clock gates.
[03/21 05:59:29   3363]   Extraction for clk complete.
[03/21 05:59:29   3363] Extracting original clock gating for clk done.
[03/21 05:59:29   3363] Checking clock tree convergence... 
[03/21 05:59:29   3363] Checking clock tree convergence done.
[03/21 05:59:29   3363] Preferred extra space for top nets is 0
[03/21 05:59:29   3363] Preferred extra space for trunk nets is 1
[03/21 05:59:29   3363] Preferred extra space for leaf nets is 1
[03/21 05:59:29   3363] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/21 05:59:29   3363] Set place::cacheFPlanSiteMark to 1
[03/21 05:59:29   3363] Using CCOpt effort low.
[03/21 05:59:29   3363] #spOpts: N=65 
[03/21 05:59:29   3363] Core basic site is core
[03/21 05:59:30   3363] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:59:30   3363] Begin checking placement ... (start mem=1421.9M, init mem=1421.9M)
[03/21 05:59:30   3363] *info: Placed = 23003          (Fixed = 3)
[03/21 05:59:30   3363] *info: Unplaced = 0           
[03/21 05:59:30   3363] Placement Density:7.33%(106541/1452893)
[03/21 05:59:30   3363] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1421.9M)
[03/21 05:59:30   3363] Validating CTS configuration... 
[03/21 05:59:30   3363]   Non-default CCOpt properties:
[03/21 05:59:30   3363]   preferred_extra_space is set for at least one key
[03/21 05:59:30   3363]   route_type is set for at least one key
[03/21 05:59:30   3363]   update_io_latency: 0 (default: true)
[03/21 05:59:30   3363] setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
[03/21 05:59:30   3363] #spOpts: N=65 
[03/21 05:59:30   3363] Core basic site is core
[03/21 05:59:30   3363] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:59:30   3364]   Route type trimming info:
[03/21 05:59:30   3364]     No route type modifications were made.
[03/21 05:59:30   3364]   Clock tree balancer configuration for clock_tree clk:
[03/21 05:59:30   3364]   Non-default CCOpt properties for clock tree clk:
[03/21 05:59:30   3364]     route_type (leaf): default_route_type_leaf (default: default)
[03/21 05:59:30   3364]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/21 05:59:30   3364]     route_type (top): default_route_type_nonleaf (default: default)
[03/21 05:59:30   3364]   For power_domain auto-default and effective power_domain auto-default:
[03/21 05:59:30   3364]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/21 05:59:30   3364]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/21 05:59:30   3364]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/21 05:59:30   3364]     Unblocked area available for placement of any clock cells in power_domain auto-default: 1543153.741um^2
[03/21 05:59:30   3364]   Top Routing info:
[03/21 05:59:30   3364]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/21 05:59:30   3364]     Unshielded; Mask Constraint: 0.
[03/21 05:59:30   3364]   Trunk Routing info:
[03/21 05:59:30   3364]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/21 05:59:30   3364]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/21 05:59:30   3364]   Leaf Routing info:
[03/21 05:59:30   3364]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/21 05:59:30   3364]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/21 05:59:30   3364]   Rebuilding timing graph... 
[03/21 05:59:31   3364]   Rebuilding timing graph done.
[03/21 05:59:31   3364]   For timing_corner WC:setup, late:
[03/21 05:59:31   3364]     Slew time target (leaf):    0.105ns
[03/21 05:59:31   3364]     Slew time target (trunk):   0.105ns
[03/21 05:59:31   3364]     Slew time target (top):     0.105ns
[03/21 05:59:31   3364]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/21 05:59:31   3364]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/21 05:59:31   3364]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/21 05:59:31   3365]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/21 05:59:31   3365]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/21 05:59:31   3365]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/21 05:59:31   3365]   Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
[03/21 05:59:31   3365]   Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
[03/21 05:59:31   3365]   Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
[03/21 05:59:31   3365]   Clock tree balancer configuration for skew_group clk/CON:
[03/21 05:59:31   3365]     Sources:                     pin clk
[03/21 05:59:31   3365]     Total number of sinks:       2435
[03/21 05:59:31   3365]     Delay constrained sinks:     2435
[03/21 05:59:31   3365]     Non-leaf sinks:              0
[03/21 05:59:31   3365]     Ignore pins:                 0
[03/21 05:59:31   3365]    Timing corner WC:setup.late:
[03/21 05:59:31   3365]     Skew target:                 0.057ns
[03/21 05:59:31   3365] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/21 05:59:31   3365] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/21 05:59:31   3365] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/21 05:59:31   3365]   
[03/21 05:59:31   3365]   Via Selection for Estimated Routes (rule default):
[03/21 05:59:31   3365]   
[03/21 05:59:31   3365]   ----------------------------------------------------------------
[03/21 05:59:31   3365]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/21 05:59:31   3365]   Range                    (Ohm)    (fF)     (fs)     Only
[03/21 05:59:31   3365]   ----------------------------------------------------------------
[03/21 05:59:31   3365]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/21 05:59:31   3365]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/21 05:59:31   3365]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/21 05:59:31   3365]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/21 05:59:31   3365]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/21 05:59:31   3365]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/21 05:59:31   3365]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/21 05:59:31   3365]   ----------------------------------------------------------------
[03/21 05:59:31   3365]   
[03/21 05:59:31   3365] Validating CTS configuration done.
[03/21 05:59:31   3365] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/21 05:59:31   3365]  * CCOpt property update_io_latency is false
[03/21 05:59:31   3365] 
[03/21 05:59:31   3365] All good
[03/21 05:59:31   3365] Executing ccopt post-processing.
[03/21 05:59:31   3365] Synthesizing clock trees with CCOpt...
[03/21 05:59:31   3365] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/21 05:59:31   3365] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/21 05:59:31   3365] [PSP] Started earlyGlobalRoute kernel
[03/21 05:59:31   3365] [PSP] Initial Peak syMemory usage = 1481.6 MB
[03/21 05:59:31   3365] (I)       Reading DB...
[03/21 05:59:32   3365] (I)       congestionReportName   : 
[03/21 05:59:32   3365] (I)       buildTerm2TermWires    : 1
[03/21 05:59:32   3365] (I)       doTrackAssignment      : 1
[03/21 05:59:32   3365] (I)       dumpBookshelfFiles     : 0
[03/21 05:59:32   3365] (I)       numThreads             : 1
[03/21 05:59:32   3365] [NR-eagl] honorMsvRouteConstraint: false
[03/21 05:59:32   3365] (I)       honorPin               : false
[03/21 05:59:32   3365] (I)       honorPinGuide          : true
[03/21 05:59:32   3365] (I)       honorPartition         : false
[03/21 05:59:32   3365] (I)       allowPartitionCrossover: false
[03/21 05:59:32   3365] (I)       honorSingleEntry       : true
[03/21 05:59:32   3365] (I)       honorSingleEntryStrong : true
[03/21 05:59:32   3365] (I)       handleViaSpacingRule   : false
[03/21 05:59:32   3365] (I)       PDConstraint           : none
[03/21 05:59:32   3365] (I)       expBetterNDRHandling   : false
[03/21 05:59:32   3365] [NR-eagl] honorClockSpecNDR      : 0
[03/21 05:59:32   3365] (I)       routingEffortLevel     : 3
[03/21 05:59:32   3365] [NR-eagl] minRouteLayer          : 2
[03/21 05:59:32   3365] [NR-eagl] maxRouteLayer          : 2147483647
[03/21 05:59:32   3365] (I)       numRowsPerGCell        : 1
[03/21 05:59:32   3365] (I)       speedUpLargeDesign     : 0
[03/21 05:59:32   3365] (I)       speedUpBlkViolationClean: 0
[03/21 05:59:32   3365] (I)       multiThreadingTA       : 0
[03/21 05:59:32   3365] (I)       blockedPinEscape       : 1
[03/21 05:59:32   3365] (I)       blkAwareLayerSwitching : 0
[03/21 05:59:32   3365] (I)       betterClockWireModeling: 1
[03/21 05:59:32   3365] (I)       punchThroughDistance   : 500.00
[03/21 05:59:32   3365] (I)       scenicBound            : 1.15
[03/21 05:59:32   3365] (I)       maxScenicToAvoidBlk    : 100.00
[03/21 05:59:32   3365] (I)       source-to-sink ratio   : 0.00
[03/21 05:59:32   3365] (I)       targetCongestionRatioH : 1.00
[03/21 05:59:32   3365] (I)       targetCongestionRatioV : 1.00
[03/21 05:59:32   3365] (I)       layerCongestionRatio   : 0.70
[03/21 05:59:32   3365] (I)       m1CongestionRatio      : 0.10
[03/21 05:59:32   3365] (I)       m2m3CongestionRatio    : 0.70
[03/21 05:59:32   3365] (I)       localRouteEffort       : 1.00
[03/21 05:59:32   3365] (I)       numSitesBlockedByOneVia: 8.00
[03/21 05:59:32   3365] (I)       supplyScaleFactorH     : 1.00
[03/21 05:59:32   3365] (I)       supplyScaleFactorV     : 1.00
[03/21 05:59:32   3365] (I)       highlight3DOverflowFactor: 0.00
[03/21 05:59:32   3365] (I)       doubleCutViaModelingRatio: 0.00
[03/21 05:59:32   3365] (I)       blockTrack             : 
[03/21 05:59:32   3365] (I)       readTROption           : true
[03/21 05:59:32   3365] (I)       extraSpacingBothSide   : false
[03/21 05:59:32   3365] [NR-eagl] numTracksPerClockWire  : 0
[03/21 05:59:32   3365] (I)       routeSelectedNetsOnly  : false
[03/21 05:59:32   3365] (I)       before initializing RouteDB syMemory usage = 1481.6 MB
[03/21 05:59:32   3365] (I)       starting read tracks
[03/21 05:59:32   3365] (I)       build grid graph
[03/21 05:59:32   3365] (I)       build grid graph start
[03/21 05:59:32   3365] [NR-eagl] Layer1 has no routable track
[03/21 05:59:32   3365] [NR-eagl] Layer2 has single uniform track structure
[03/21 05:59:32   3365] [NR-eagl] Layer3 has single uniform track structure
[03/21 05:59:32   3365] [NR-eagl] Layer4 has single uniform track structure
[03/21 05:59:32   3365] [NR-eagl] Layer5 has single uniform track structure
[03/21 05:59:32   3365] [NR-eagl] Layer6 has single uniform track structure
[03/21 05:59:32   3365] [NR-eagl] Layer7 has single uniform track structure
[03/21 05:59:32   3365] [NR-eagl] Layer8 has single uniform track structure
[03/21 05:59:32   3365] (I)       build grid graph end
[03/21 05:59:32   3365] (I)       Layer1   numNetMinLayer=24796
[03/21 05:59:32   3365] (I)       Layer2   numNetMinLayer=0
[03/21 05:59:32   3365] (I)       Layer3   numNetMinLayer=0
[03/21 05:59:32   3365] (I)       Layer4   numNetMinLayer=0
[03/21 05:59:32   3365] (I)       Layer5   numNetMinLayer=0
[03/21 05:59:32   3365] (I)       Layer6   numNetMinLayer=0
[03/21 05:59:32   3365] (I)       Layer7   numNetMinLayer=462
[03/21 05:59:32   3365] (I)       Layer8   numNetMinLayer=0
[03/21 05:59:32   3365] (I)       numViaLayers=7
[03/21 05:59:32   3365] (I)       end build via table
[03/21 05:59:32   3365] [NR-eagl] numRoutingBlks=0 numInstBlks=865 numPGBlocks=1649 numBumpBlks=0 numBoundaryFakeBlks=0
[03/21 05:59:32   3365] [NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[03/21 05:59:32   3365] (I)       readDataFromPlaceDB
[03/21 05:59:32   3365] (I)       Read net information..
[03/21 05:59:32   3365] [NR-eagl] Read numTotalNets=25258  numIgnoredNets=0
[03/21 05:59:32   3365] (I)       Read testcase time = 0.010 seconds
[03/21 05:59:32   3365] 
[03/21 05:59:32   3365] (I)       totalPins=80589  totalGlobalPin=75797 (94.05%)
[03/21 05:59:32   3365] (I)       Model blockage into capacity
[03/21 05:59:32   3365] (I)       Read numBlocks=3628  numPreroutedWires=0  numCapScreens=0
[03/21 05:59:32   3366] (I)       blocked area on Layer1 : 0  (0.00%)
[03/21 05:59:32   3366] (I)       blocked area on Layer2 : 638702927600  (9.09%)
[03/21 05:59:32   3366] (I)       blocked area on Layer3 : 504922881400  (7.18%)
[03/21 05:59:32   3366] (I)       blocked area on Layer4 : 554583288000  (7.89%)
[03/21 05:59:32   3366] (I)       blocked area on Layer5 : 548986272000  (7.81%)
[03/21 05:59:32   3366] (I)       blocked area on Layer6 : 629202000  (0.01%)
[03/21 05:59:32   3366] (I)       blocked area on Layer7 : 0  (0.00%)
[03/21 05:59:32   3366] (I)       blocked area on Layer8 : 0  (0.00%)
[03/21 05:59:32   3366] (I)       Modeling time = 0.290 seconds
[03/21 05:59:32   3366] 
[03/21 05:59:32   3366] (I)       Number of ignored nets = 0
[03/21 05:59:32   3366] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/21 05:59:32   3366] (I)       Number of clock nets = 1.  Ignored: No
[03/21 05:59:32   3366] (I)       Number of analog nets = 0.  Ignored: Yes
[03/21 05:59:32   3366] (I)       Number of special nets = 0.  Ignored: Yes
[03/21 05:59:32   3366] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/21 05:59:32   3366] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/21 05:59:32   3366] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/21 05:59:32   3366] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/21 05:59:32   3366] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/21 05:59:32   3366] [NR-eagl] There are 1 clock nets ( 0 with NDR ).
[03/21 05:59:32   3366] (I)       Before initializing earlyGlobalRoute syMemory usage = 1481.6 MB
[03/21 05:59:32   3366] (I)       Layer1  viaCost=300.00
[03/21 05:59:32   3366] (I)       Layer2  viaCost=100.00
[03/21 05:59:32   3366] (I)       Layer3  viaCost=100.00
[03/21 05:59:32   3366] (I)       Layer4  viaCost=100.00
[03/21 05:59:32   3366] (I)       Layer5  viaCost=100.00
[03/21 05:59:32   3366] (I)       Layer6  viaCost=200.00
[03/21 05:59:32   3366] (I)       Layer7  viaCost=100.00
[03/21 05:59:32   3366] (I)       ---------------------Grid Graph Info--------------------
[03/21 05:59:32   3366] (I)       routing area        :  (0, 0) - (3700000, 1900000)
[03/21 05:59:32   3366] (I)       core area           :  (50000, 50000) - (3650000, 1850000)
[03/21 05:59:32   3366] (I)       Site Width          :   400  (dbu)
[03/21 05:59:32   3366] (I)       Row Height          :  3600  (dbu)
[03/21 05:59:32   3366] (I)       GCell Width         :  3600  (dbu)
[03/21 05:59:32   3366] (I)       GCell Height        :  3600  (dbu)
[03/21 05:59:32   3366] (I)       grid                :  1027   527     8
[03/21 05:59:32   3366] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/21 05:59:32   3366] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/21 05:59:32   3366] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/21 05:59:32   3366] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/21 05:59:32   3366] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/21 05:59:32   3366] (I)       First Track Coord   :     0   200   400   200   400   200  2000  2200
[03/21 05:59:32   3366] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/21 05:59:32   3366] (I)       Total num of tracks :     0  9250  4749  9250  4749  9250  1187  2312
[03/21 05:59:32   3366] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/21 05:59:32   3366] (I)       --------------------------------------------------------
[03/21 05:59:32   3366] 
[03/21 05:59:32   3366] [NR-eagl] ============ Routing rule table ============
[03/21 05:59:32   3366] [NR-eagl] Rule id 0. Nets 25258 
[03/21 05:59:32   3366] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/21 05:59:32   3366] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/21 05:59:32   3366] [NR-eagl] ========================================
[03/21 05:59:32   3366] [NR-eagl] 
[03/21 05:59:32   3366] (I)       After initializing earlyGlobalRoute syMemory usage = 1481.6 MB
[03/21 05:59:32   3366] (I)       Loading and dumping file time : 0.61 seconds
[03/21 05:59:32   3366] (I)       ============= Initialization =============
[03/21 05:59:32   3366] (I)       total 2D Cap : 2437473 = (1219049 H, 1218424 V)
[03/21 05:59:32   3366] [NR-eagl] Layer group 1: route 462 net(s) in layer range [7, 8]
[03/21 05:59:32   3366] (I)       ============  Phase 1a Route ============
[03/21 05:59:32   3366] (I)       Phase 1a runs 0.00 seconds
[03/21 05:59:32   3366] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/21 05:59:32   3366] (I)       Usage: 27281 = (13194 H, 14087 V) = (1.08% H, 1.16% V) = (2.375e+04um H, 2.536e+04um V)
[03/21 05:59:32   3366] (I)       
[03/21 05:59:32   3366] (I)       ============  Phase 1b Route ============
[03/21 05:59:32   3366] (I)       Phase 1b runs 0.00 seconds
[03/21 05:59:32   3366] (I)       Usage: 27310 = (13209 H, 14101 V) = (1.08% H, 1.16% V) = (2.378e+04um H, 2.538e+04um V)
[03/21 05:59:32   3366] (I)       
[03/21 05:59:32   3366] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.915800e+04um
[03/21 05:59:32   3366] (I)       ============  Phase 1c Route ============
[03/21 05:59:32   3366] (I)       Level2 Grid: 206 x 106
[03/21 05:59:32   3366] (I)       Phase 1c runs 0.01 seconds
[03/21 05:59:32   3366] (I)       Usage: 27310 = (13209 H, 14101 V) = (1.08% H, 1.16% V) = (2.378e+04um H, 2.538e+04um V)
[03/21 05:59:32   3366] (I)       
[03/21 05:59:32   3366] (I)       ============  Phase 1d Route ============
[03/21 05:59:32   3366] (I)       Phase 1d runs 0.01 seconds
[03/21 05:59:32   3366] (I)       Usage: 27320 = (13223 H, 14097 V) = (1.08% H, 1.16% V) = (2.380e+04um H, 2.537e+04um V)
[03/21 05:59:32   3366] (I)       
[03/21 05:59:32   3366] (I)       ============  Phase 1e Route ============
[03/21 05:59:32   3366] (I)       Phase 1e runs 0.00 seconds
[03/21 05:59:32   3366] (I)       Usage: 27320 = (13223 H, 14097 V) = (1.08% H, 1.16% V) = (2.380e+04um H, 2.537e+04um V)
[03/21 05:59:32   3366] (I)       
[03/21 05:59:32   3366] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.917600e+04um
[03/21 05:59:32   3366] [NR-eagl] 
[03/21 05:59:32   3366] (I)       dpBasedLA: time=0.02  totalOF=3115  totalVia=23457  totalWL=27319  total(Via+WL)=50776 
[03/21 05:59:32   3366] (I)       total 2D Cap : 25366205 = (10277715 H, 15088490 V)
[03/21 05:59:32   3366] [NR-eagl] Layer group 2: route 24796 net(s) in layer range [2, 8]
[03/21 05:59:32   3366] (I)       ============  Phase 1a Route ============
[03/21 05:59:32   3366] (I)       Phase 1a runs 0.07 seconds
[03/21 05:59:32   3366] (I)       blkAvoiding Routing :  time=0.04  numBlkSegs=0
[03/21 05:59:32   3366] (I)       Usage: 349819 = (187777 H, 162042 V) = (1.83% H, 1.07% V) = (3.380e+05um H, 2.917e+05um V)
[03/21 05:59:32   3366] (I)       
[03/21 05:59:32   3366] (I)       ============  Phase 1b Route ============
[03/21 05:59:32   3366] (I)       Phase 1b runs 0.01 seconds
[03/21 05:59:32   3366] (I)       Usage: 349823 = (187777 H, 162046 V) = (1.83% H, 1.07% V) = (3.380e+05um H, 2.917e+05um V)
[03/21 05:59:32   3366] (I)       
[03/21 05:59:32   3366] (I)       earlyGlobalRoute overflow of layer group 2: 0.56% H + 0.00% V. EstWL: 5.805054e+05um
[03/21 05:59:32   3366] (I)       ============  Phase 1c Route ============
[03/21 05:59:32   3366] (I)       Level2 Grid: 206 x 106
[03/21 05:59:32   3366] (I)       Phase 1c runs 0.06 seconds
[03/21 05:59:32   3366] (I)       Usage: 356617 = (194180 H, 162437 V) = (1.89% H, 1.08% V) = (3.495e+05um H, 2.924e+05um V)
[03/21 05:59:32   3366] (I)       
[03/21 05:59:32   3366] (I)       ============  Phase 1d Route ============
[03/21 05:59:32   3366] (I)       Phase 1d runs 0.01 seconds
[03/21 05:59:32   3366] (I)       Usage: 356617 = (194180 H, 162437 V) = (1.89% H, 1.08% V) = (3.495e+05um H, 2.924e+05um V)
[03/21 05:59:32   3366] (I)       
[03/21 05:59:32   3366] (I)       ============  Phase 1e Route ============
[03/21 05:59:32   3366] (I)       Phase 1e runs 0.00 seconds
[03/21 05:59:32   3366] (I)       Usage: 356617 = (194180 H, 162437 V) = (1.89% H, 1.08% V) = (3.495e+05um H, 2.924e+05um V)
[03/21 05:59:32   3366] (I)       
[03/21 05:59:32   3366] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 5.927346e+05um
[03/21 05:59:32   3366] [NR-eagl] 
[03/21 05:59:33   3366] (I)       dpBasedLA: time=0.10  totalOF=6607  totalVia=139792  totalWL=329295  total(Via+WL)=469087 
[03/21 05:59:33   3366] (I)       ============  Phase 1l Route ============
[03/21 05:59:33   3366] (I)       Total Global Routing Runtime: 0.61 seconds
[03/21 05:59:33   3366] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[03/21 05:59:33   3366] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[03/21 05:59:33   3366] (I)       
[03/21 05:59:33   3366] (I)       ============= track Assignment ============
[03/21 05:59:33   3366] (I)       extract Global 3D Wires
[03/21 05:59:33   3366] (I)       Extract Global WL : time=0.02
[03/21 05:59:33   3366] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/21 05:59:33   3366] (I)       Initialization real time=0.07 seconds
[03/21 05:59:33   3367] (I)       Kernel real time=0.28 seconds
[03/21 05:59:33   3367] (I)       End Greedy Track Assignment
[03/21 05:59:33   3367] [NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 79754
[03/21 05:59:33   3367] [NR-eagl] Layer2(M2)(V) length: 1.518154e+05um, number of vias: 106179
[03/21 05:59:33   3367] [NR-eagl] Layer3(M3)(H) length: 2.302846e+05um, number of vias: 8826
[03/21 05:59:33   3367] [NR-eagl] Layer4(M4)(V) length: 7.329750e+04um, number of vias: 4718
[03/21 05:59:33   3367] [NR-eagl] Layer5(M5)(H) length: 8.716269e+04um, number of vias: 4125
[03/21 05:59:33   3367] [NR-eagl] Layer6(M6)(V) length: 4.486304e+04um, number of vias: 3232
[03/21 05:59:33   3367] [NR-eagl] Layer7(M7)(H) length: 3.544400e+04um, number of vias: 3772
[03/21 05:59:33   3367] [NR-eagl] Layer8(M8)(V) length: 3.077860e+04um, number of vias: 0
[03/21 05:59:33   3367] [NR-eagl] Total length: 6.536459e+05um, number of vias: 210606
[03/21 05:59:33   3367] [NR-eagl] End Peak syMemory usage = 1421.8 MB
[03/21 05:59:33   3367] [NR-eagl] Early Global Router Kernel+IO runtime : 1.89 seconds
[03/21 05:59:33   3367] setPlaceMode -congEffort medium -modulePlan true -placeIoPins false -reorderScan false -timingDriven true
[03/21 05:59:33   3367] #spOpts: N=65 
[03/21 05:59:33   3367] Core basic site is core
[03/21 05:59:33   3367] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 05:59:33   3367] Validating CTS configuration... 
[03/21 05:59:33   3367]   Non-default CCOpt properties:
[03/21 05:59:33   3367]   cts_merge_clock_gates is set for at least one key
[03/21 05:59:33   3367]   cts_merge_clock_logic is set for at least one key
[03/21 05:59:33   3367]   preferred_extra_space is set for at least one key
[03/21 05:59:33   3367]   route_type is set for at least one key
[03/21 05:59:33   3367]   update_io_latency: 0 (default: true)
[03/21 05:59:33   3367]   Route type trimming info:
[03/21 05:59:33   3367]     No route type modifications were made.
[03/21 05:59:33   3367]   Clock tree balancer configuration for clock_tree clk:
[03/21 05:59:33   3367]   Non-default CCOpt properties for clock tree clk:
[03/21 05:59:33   3367]     cts_merge_clock_gates: true (default: false)
[03/21 05:59:33   3367]     cts_merge_clock_logic: true (default: false)
[03/21 05:59:33   3367]     route_type (leaf): default_route_type_leaf (default: default)
[03/21 05:59:33   3367]     route_type (trunk): default_route_type_nonleaf (default: default)
[03/21 05:59:33   3367]     route_type (top): default_route_type_nonleaf (default: default)
[03/21 05:59:34   3367]   For power_domain auto-default and effective power_domain auto-default:
[03/21 05:59:34   3367]     Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/21 05:59:34   3367]     Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/21 05:59:34   3367]     Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/21 05:59:34   3367]     Unblocked area available for placement of any clock cells in power_domain auto-default: 1544441.580um^2
[03/21 05:59:34   3367]   Top Routing info:
[03/21 05:59:34   3367]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/21 05:59:34   3367]     Unshielded; Mask Constraint: 0.
[03/21 05:59:34   3367]   Trunk Routing info:
[03/21 05:59:34   3367]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/21 05:59:34   3367]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/21 05:59:34   3367]   Leaf Routing info:
[03/21 05:59:34   3367]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/21 05:59:34   3367]     Unshielded; Preferred extra space: 1; Mask Constraint: 0.
[03/21 05:59:34   3367] Updating RC grid for preRoute extraction ...
[03/21 05:59:34   3367] Initializing multi-corner capacitance tables ... 
[03/21 05:59:34   3367] Initializing multi-corner resistance tables ...
[03/21 05:59:34   3368]   Rebuilding timing graph... 
[03/21 05:59:34   3368]   Rebuilding timing graph done.
[03/21 05:59:34   3368]   For timing_corner WC:setup, late:
[03/21 05:59:34   3368]     Slew time target (leaf):    0.105ns
[03/21 05:59:34   3368]     Slew time target (trunk):   0.105ns
[03/21 05:59:34   3368]     Slew time target (top):     0.105ns
[03/21 05:59:34   3368]     Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
[03/21 05:59:34   3368]     Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
[03/21 05:59:34   3368]   Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
[03/21 05:59:34   3368]     Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/21 05:59:34   3368]     Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
[03/21 05:59:35   3368]     Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/21 05:59:35   3368]   Clock tree balancer configuration for skew_group clk/CON:
[03/21 05:59:35   3368]     Sources:                     pin clk
[03/21 05:59:35   3368]     Total number of sinks:       2435
[03/21 05:59:35   3368]     Delay constrained sinks:     2435
[03/21 05:59:35   3368]     Non-leaf sinks:              0
[03/21 05:59:35   3368]     Ignore pins:                 0
[03/21 05:59:35   3368]    Timing corner WC:setup.late:
[03/21 05:59:35   3368]     Skew target:                 0.057ns
[03/21 05:59:35   3368] **WARN: (IMPCCOPT-1361):	Routing info for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/21 05:59:35   3368] **WARN: (IMPCCOPT-1361):	Routing info for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/21 05:59:35   3368] **WARN: (IMPCCOPT-1361):	Routing info for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/21 05:59:35   3368]   
[03/21 05:59:35   3368]   Via Selection for Estimated Routes (rule default):
[03/21 05:59:35   3368]   
[03/21 05:59:35   3368]   ----------------------------------------------------------------
[03/21 05:59:35   3368]   Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/21 05:59:35   3368]   Range                    (Ohm)    (fF)     (fs)     Only
[03/21 05:59:35   3368]   ----------------------------------------------------------------
[03/21 05:59:35   3368]   M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/21 05:59:35   3368]   M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/21 05:59:35   3368]   M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/21 05:59:35   3368]   M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/21 05:59:35   3368]   M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/21 05:59:35   3368]   M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/21 05:59:35   3368]   M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/21 05:59:35   3368]   ----------------------------------------------------------------
[03/21 05:59:35   3368]   
[03/21 05:59:35   3368] Validating CTS configuration done.
[03/21 05:59:35   3368] Adding driver cell for primary IO roots...
[03/21 05:59:35   3368] Maximizing clock DAG abstraction... 
[03/21 05:59:35   3368] Maximizing clock DAG abstraction done.
[03/21 05:59:35   3368] Synthesizing clock trees... #spOpts: N=65 
[03/21 05:59:35   3368] 
[03/21 05:59:35   3368]   Merging duplicate siblings in DAG... 
[03/21 05:59:35   3368]     Resynthesising clock tree into netlist... 
[03/21 05:59:35   3369]     Resynthesising clock tree into netlist done.
[03/21 05:59:35   3369]     Summary of the merge of duplicate siblings
[03/21 05:59:35   3369]     
[03/21 05:59:35   3369]     ----------------------------------------------------------
[03/21 05:59:35   3369]     Description                          Number of occurrences
[03/21 05:59:35   3369]     ----------------------------------------------------------
[03/21 05:59:35   3369]     Total clock gates                              0
[03/21 05:59:35   3369]     Globally unique enables                        0
[03/21 05:59:35   3369]     Potentially mergeable clock gates              0
[03/21 05:59:35   3369]     Actually merged                                0
[03/21 05:59:35   3369]     ----------------------------------------------------------
[03/21 05:59:35   3369]     
[03/21 05:59:35   3369]     
[03/21 05:59:35   3369]     Disconnecting clock tree from netlist... 
[03/21 05:59:35   3369]     Disconnecting clock tree from netlist done.
[03/21 05:59:35   3369]   Merging duplicate siblings in DAG done.
[03/21 05:59:35   3369]   Clustering... 
[03/21 05:59:35   3369]     Clock DAG stats before clustering:
[03/21 05:59:35   3369]       cell counts    : b=0, i=0, cg=0, l=0, total=0
[03/21 05:59:35   3369]       cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/21 05:59:35   3369]     Clustering clock_tree clk... 
[03/21 05:59:35   3369]       Creating channel graph for ccopt_3_8... 
[03/21 05:59:35   3369]       Creating channel graph for ccopt_3_8 done.
[03/21 05:59:35   3369]       Creating channel graph for ccopt_3_4_available_3_8... 
[03/21 05:59:35   3369]         Channel graph considering 3 blockages
[03/21 05:59:35   3369]         Fully blocked area 0 square microns
[03/21 05:59:35   3369]       Creating channel graph for ccopt_3_4_available_3_8 done.
[03/21 05:59:35   3369]       Rebuilding timing graph... 
[03/21 05:59:35   3369]       Rebuilding timing graph done.
[03/21 05:59:38   3372]     Clustering clock_tree clk done.
[03/21 05:59:38   3372]     Clock DAG stats after bottom-up phase:
[03/21 05:59:38   3372]       cell counts    : b=60, i=0, cg=0, l=0, total=60
[03/21 05:59:38   3372]       cell areas     : b=604.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=604.800um^2
[03/21 05:59:38   3372]     Legalizing clock trees... 
[03/21 05:59:38   3372]       Resynthesising clock tree into netlist... 
[03/21 05:59:38   3372]       Resynthesising clock tree into netlist done.
[03/21 05:59:38   3372] #spOpts: N=65 
[03/21 05:59:38   3372] *** Starting refinePlace (0:56:13 mem=1491.0M) ***
[03/21 05:59:38   3372] Total net bbox length = 5.958e+05 (3.231e+05 2.727e+05) (ext = 1.346e+05)
[03/21 05:59:38   3372] Starting refinePlace ...
[03/21 05:59:38   3372] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:59:39   3372] default core: bins with density >  0.75 = 6.26 % ( 313 / 5000 )
[03/21 05:59:39   3372] Density distribution unevenness ratio = 89.963%
[03/21 05:59:39   3373]   Spread Effort: high, standalone mode, useDDP on.
[03/21 05:59:39   3373] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1491.0MB) @(0:56:13 - 0:56:14).
[03/21 05:59:39   3373] Move report: preRPlace moves 1660 insts, mean move: 0.98 um, max move: 7.40 um
[03/21 05:59:39   3373] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U897): (859.40, 453.40) --> (855.60, 457.00)
[03/21 05:59:39   3373] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/21 05:59:39   3373] wireLenOptFixPriorityInst 2432 inst fixed
[03/21 05:59:39   3373] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:59:39   3373] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1491.0MB) @(0:56:14 - 0:56:14).
[03/21 05:59:39   3373] Move report: Detail placement moves 1660 insts, mean move: 0.98 um, max move: 7.40 um
[03/21 05:59:39   3373] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U897): (859.40, 453.40) --> (855.60, 457.00)
[03/21 05:59:39   3373] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1491.0MB
[03/21 05:59:39   3373] Statistics of distance of Instance movement in refine placement:
[03/21 05:59:39   3373]   maximum (X+Y) =         7.40 um
[03/21 05:59:39   3373]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U897) with max move: (859.4, 453.4) -> (855.6, 457)
[03/21 05:59:39   3373]   mean    (X+Y) =         0.98 um
[03/21 05:59:39   3373] Summary Report:
[03/21 05:59:39   3373] Instances move: 1660 (out of 23060 movable)
[03/21 05:59:39   3373] Mean displacement: 0.98 um
[03/21 05:59:39   3373] Max displacement: 7.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U897) (859.4, 453.4) -> (855.6, 457)
[03/21 05:59:39   3373] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/21 05:59:39   3373] Total instances moved : 1660
[03/21 05:59:39   3373] Total net bbox length = 5.965e+05 (3.236e+05 2.729e+05) (ext = 1.346e+05)
[03/21 05:59:39   3373] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1491.0MB
[03/21 05:59:39   3373] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=1491.0MB) @(0:56:13 - 0:56:14).
[03/21 05:59:39   3373] *** Finished refinePlace (0:56:14 mem=1491.0M) ***
[03/21 05:59:40   3373] #spOpts: N=65 
[03/21 05:59:40   3373]       Disconnecting clock tree from netlist... 
[03/21 05:59:40   3373]       Disconnecting clock tree from netlist done.
[03/21 05:59:40   3374] #spOpts: N=65 
[03/21 05:59:40   3374]       Rebuilding timing graph... 
[03/21 05:59:40   3374]       Rebuilding timing graph done.
[03/21 05:59:40   3374]       
[03/21 05:59:40   3374]       Clock tree legalization - Histogram:
[03/21 05:59:40   3374]       ====================================
[03/21 05:59:40   3374]       
[03/21 05:59:40   3374]       --------------------------------
[03/21 05:59:40   3374]       Movement (um)    Number of cells
[03/21 05:59:40   3374]       --------------------------------
[03/21 05:59:40   3374]       [3.6,3.96)             10
[03/21 05:59:40   3374]       [3.96,4.32)             0
[03/21 05:59:40   3374]       [4.32,4.68)             0
[03/21 05:59:40   3374]       [4.68,5.04)             0
[03/21 05:59:40   3374]       [5.04,5.4)              0
[03/21 05:59:40   3374]       [5.4,5.76)              0
[03/21 05:59:40   3374]       [5.76,6.12)             0
[03/21 05:59:40   3374]       [6.12,6.48)             0
[03/21 05:59:40   3374]       [6.48,6.84)             0
[03/21 05:59:40   3374]       [6.84,7.2)              2
[03/21 05:59:40   3374]       --------------------------------
[03/21 05:59:40   3374]       
[03/21 05:59:40   3374]       
[03/21 05:59:40   3374]       Clock tree legalization - Top 10 Movements:
[03/21 05:59:40   3374]       ===========================================
[03/21 05:59:40   3374]       
[03/21 05:59:40   3374]       ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/21 05:59:40   3374]       Movement (um)    Desired               Achieved              Node
[03/21 05:59:40   3374]                        location              location              
[03/21 05:59:40   3374]       ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/21 05:59:40   3374]            7.2         (882.308,448.717)     (882.308,441.517)     ccl clock buffer, uid:Af39e (a lib_cell CKBD16) at (879.800,440.800), in power domain auto-default
[03/21 05:59:40   3374]            7.2         (941.308,448.717)     (941.308,441.517)     ccl clock buffer, uid:Af3f7 (a lib_cell CKBD16) at (938.800,440.800), in power domain auto-default
[03/21 05:59:40   3374]            3.8         (1059.307,502.717)    (1063.108,502.717)    ccl clock buffer, uid:Af2ab (a lib_cell CKBD16) at (1060.600,502.000), in power domain auto-default
[03/21 05:59:40   3374]            3.6         (776.508,448.717)     (776.508,445.118)     ccl clock buffer, uid:Af29f (a lib_cell CKBD16) at (774.000,444.400), in power domain auto-default
[03/21 05:59:40   3374]            3.6         (1085.507,362.317)    (1085.507,365.918)    ccl clock buffer, uid:Af2a9 (a lib_cell CKBD16) at (1083.000,365.200), in power domain auto-default
[03/21 05:59:40   3374]            3.6         (1198.908,362.317)    (1198.908,358.717)    ccl clock buffer, uid:Af29b (a lib_cell CKBD16) at (1196.400,358.000), in power domain auto-default
[03/21 05:59:40   3374]            3.6         (1055.507,502.717)    (1055.507,499.117)    ccl clock buffer, uid:Af3ea (a lib_cell CKBD16) at (1053.000,498.400), in power domain auto-default
[03/21 05:59:40   3374]            3.6         (1085.507,362.317)    (1085.507,358.717)    ccl clock buffer, uid:Af3e7 (a lib_cell CKBD16) at (1083.000,358.000), in power domain auto-default
[03/21 05:59:40   3374]            3.6         (941.308,448.717)     (941.308,452.317)     ccl clock buffer, uid:Af3ec (a lib_cell CKBD16) at (938.800,451.600), in power domain auto-default
[03/21 05:59:40   3374]            3.6         (882.308,448.717)     (882.308,445.118)     ccl clock buffer, uid:Af3ab (a lib_cell CKBD16) at (879.800,444.400), in power domain auto-default
[03/21 05:59:40   3374]       ----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/21 05:59:40   3374]       
[03/21 05:59:40   3374]     Legalizing clock trees done.
[03/21 05:59:40   3374]     Clock DAG stats after 'Clustering':
[03/21 05:59:40   3374]       cell counts    : b=60, i=0, cg=0, l=0, total=60
[03/21 05:59:40   3374]       cell areas     : b=604.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=604.800um^2
[03/21 05:59:40   3374]       gate capacitance : top=0.000pF, trunk=0.330pF, leaf=2.553pF, total=2.883pF
[03/21 05:59:40   3374]       wire capacitance : top=0.000pF, trunk=0.485pF, leaf=2.023pF, total=2.509pF
[03/21 05:59:40   3374]       wire lengths   : top=0.000um, trunk=3386.620um, leaf=11189.002um, total=14575.622um
[03/21 05:59:40   3374]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:40   3374]     Clock DAG net violations after 'Clustering':
[03/21 05:59:40   3374]       Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns
[03/21 05:59:40   3374]     Clock tree state after 'Clustering':
[03/21 05:59:40   3374]       clock_tree clk: worst slew is leaf(0.113),trunk(0.088),top(nil), margined worst slew is leaf(0.113),trunk(0.088),top(nil)
[03/21 05:59:40   3374]       skew_group clk/CON: insertion delay [min=0.287, max=0.454, avg=0.392, sd=0.044], skew [0.167 vs 0.057*, 53.5% {0.373, 0.402, 0.430}] (wid=0.083 ws=0.056) (gid=0.410 gs=0.150)
[03/21 05:59:40   3374]     Clock network insertion delays are now [0.287ns, 0.454ns] average 0.392ns std.dev 0.044ns
[03/21 05:59:40   3374]   Clustering done.
[03/21 05:59:40   3374]   Resynthesising clock tree into netlist... 
[03/21 05:59:40   3374]   Resynthesising clock tree into netlist done.
[03/21 05:59:40   3374]   Updating congestion map to accurately time the clock tree... 
[03/21 05:59:41   3374]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=23063 and nets=29015 using extraction engine 'preRoute' .
[03/21 05:59:41   3374] PreRoute RC Extraction called for design core.
[03/21 05:59:41   3374] RC Extraction called in multi-corner(2) mode.
[03/21 05:59:41   3374] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 05:59:41   3374] RCMode: PreRoute
[03/21 05:59:41   3374]       RC Corner Indexes            0       1   
[03/21 05:59:41   3374] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 05:59:41   3374] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:41   3374] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:41   3374] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:41   3374] Shrink Factor                : 1.00000
[03/21 05:59:41   3374] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 05:59:41   3374] Using capacitance table file ...
[03/21 05:59:41   3374] Updating RC grid for preRoute extraction ...
[03/21 05:59:41   3374] Initializing multi-corner capacitance tables ... 
[03/21 05:59:41   3375] Initializing multi-corner resistance tables ...
[03/21 05:59:41   3375] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1425.801M)
[03/21 05:59:41   3375] 
[03/21 05:59:41   3375]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/21 05:59:41   3375]   Updating congestion map to accurately time the clock tree done.
[03/21 05:59:41   3375]   Disconnecting clock tree from netlist... 
[03/21 05:59:41   3375]   Disconnecting clock tree from netlist done.
[03/21 05:59:41   3375]   Rebuilding timing graph... 
[03/21 05:59:41   3375]   Rebuilding timing graph done.
[03/21 05:59:42   3375]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/21 05:59:42   3375]   Rebuilding timing graph   cell counts    : b=60, i=0, cg=0, l=0, total=60
[03/21 05:59:42   3375]   Rebuilding timing graph   cell areas     : b=604.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=604.800um^2
[03/21 05:59:42   3375]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.330pF, leaf=2.553pF, total=2.883pF
[03/21 05:59:42   3375]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.493pF, leaf=2.076pF, total=2.569pF
[03/21 05:59:42   3375]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3386.620um, leaf=11189.002um, total=14575.622um
[03/21 05:59:42   3375]   Rebuilding timing graph   sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:42   3375]   Rebuilding timing graph Clock DAG net violations After congestion update:
[03/21 05:59:42   3375]   Rebuilding timing graph   Transition : {count=1, worst=[0.008ns]} avg=0.008ns sd=0.000ns
[03/21 05:59:42   3375]   Clock tree state After congestion update:
[03/21 05:59:42   3375]     clock_tree clk: worst slew is leaf(0.113),trunk(0.089),top(nil), margined worst slew is leaf(0.113),trunk(0.089),top(nil)
[03/21 05:59:42   3375]     skew_group clk/CON: insertion delay [min=0.288, max=0.454, avg=0.393, sd=0.043], skew [0.166 vs 0.057*, 53.1% {0.375, 0.403, 0.432}] (wid=0.084 ws=0.057) (gid=0.410 gs=0.149)
[03/21 05:59:42   3375]   Clock network insertion delays are now [0.288ns, 0.454ns] average 0.393ns std.dev 0.043ns
[03/21 05:59:42   3375]   Fixing clock tree slew time and max cap violations... 
[03/21 05:59:42   3376]     Fixing clock tree overload: 
[03/21 05:59:42   3376]     Fixing clock tree overload: .
[03/21 05:59:42   3376]     Fixing clock tree overload: ..
[03/21 05:59:42   3376]     Fixing clock tree overload: ...
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% 
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% .
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ..
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ...
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% 
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% .
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ..
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ...
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/21 05:59:42   3376]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/21 05:59:42   3376]       cell counts    : b=60, i=0, cg=0, l=0, total=60
[03/21 05:59:42   3376]       cell areas     : b=604.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=604.800um^2
[03/21 05:59:42   3376]       gate capacitance : top=0.000pF, trunk=0.330pF, leaf=2.553pF, total=2.883pF
[03/21 05:59:42   3376]       wire capacitance : top=0.000pF, trunk=0.500pF, leaf=2.064pF, total=2.564pF
[03/21 05:59:42   3376]       wire lengths   : top=0.000um, trunk=3447.020um, leaf=11128.602um, total=14575.622um
[03/21 05:59:42   3376]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:42   3376]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
[03/21 05:59:42   3376]     Clock tree state after 'Fixing clock tree slew time and max cap violations':
[03/21 05:59:42   3376]       clock_tree clk: worst slew is leaf(0.098),trunk(0.089),top(nil), margined worst slew is leaf(0.098),trunk(0.089),top(nil)
[03/21 05:59:42   3376]       skew_group clk/CON: insertion delay [min=0.288, max=0.454, avg=0.393, sd=0.043], skew [0.166 vs 0.057*, 53.1% {0.375, 0.403, 0.432}] (wid=0.080 ws=0.053) (gid=0.410 gs=0.149)
[03/21 05:59:42   3376]     Clock network insertion delays are now [0.288ns, 0.454ns] average 0.393ns std.dev 0.043ns
[03/21 05:59:42   3376]   Fixing clock tree slew time and max cap violations done.
[03/21 05:59:42   3376]   Fixing clock tree slew time and max cap violations - detailed pass... 
[03/21 05:59:42   3376]     Fixing clock tree overload: 
[03/21 05:59:42   3376]     Fixing clock tree overload: .
[03/21 05:59:42   3376]     Fixing clock tree overload: ..
[03/21 05:59:42   3376]     Fixing clock tree overload: ...
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% 
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% .
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ..
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ...
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% 
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% .
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ..
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ...
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/21 05:59:42   3376]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/21 05:59:42   3376]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/21 05:59:42   3376]       cell counts    : b=60, i=0, cg=0, l=0, total=60
[03/21 05:59:42   3376]       cell areas     : b=604.800um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=604.800um^2
[03/21 05:59:42   3376]       gate capacitance : top=0.000pF, trunk=0.330pF, leaf=2.553pF, total=2.883pF
[03/21 05:59:42   3376]       wire capacitance : top=0.000pF, trunk=0.500pF, leaf=2.064pF, total=2.564pF
[03/21 05:59:42   3376]       wire lengths   : top=0.000um, trunk=3447.020um, leaf=11128.602um, total=14575.622um
[03/21 05:59:42   3376]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:42   3376]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
[03/21 05:59:42   3376]     Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/21 05:59:42   3376]       clock_tree clk: worst slew is leaf(0.098),trunk(0.089),top(nil), margined worst slew is leaf(0.098),trunk(0.089),top(nil)
[03/21 05:59:42   3376]       skew_group clk/CON: insertion delay [min=0.288, max=0.454, avg=0.393, sd=0.043], skew [0.166 vs 0.057*, 53.1% {0.375, 0.403, 0.432}] (wid=0.080 ws=0.053) (gid=0.410 gs=0.149)
[03/21 05:59:42   3376]     Clock network insertion delays are now [0.288ns, 0.454ns] average 0.393ns std.dev 0.043ns
[03/21 05:59:42   3376]   Fixing clock tree slew time and max cap violations - detailed pass done.
[03/21 05:59:42   3376]   Removing unnecessary root buffering... 
[03/21 05:59:42   3376]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/21 05:59:42   3376]       cell counts    : b=59, i=0, cg=0, l=0, total=59
[03/21 05:59:42   3376]       cell areas     : b=594.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=594.720um^2
[03/21 05:59:42   3376]       gate capacitance : top=0.000pF, trunk=0.324pF, leaf=2.553pF, total=2.877pF
[03/21 05:59:42   3376]       wire capacitance : top=0.000pF, trunk=0.529pF, leaf=2.064pF, total=2.593pF
[03/21 05:59:42   3376]       wire lengths   : top=0.000um, trunk=3698.956um, leaf=11128.602um, total=14827.557um
[03/21 05:59:42   3376]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:42   3376]     Clock DAG net violations after 'Removing unnecessary root buffering':none
[03/21 05:59:42   3376]     Clock tree state after 'Removing unnecessary root buffering':
[03/21 05:59:42   3376]       clock_tree clk: worst slew is leaf(0.098),trunk(0.104),top(nil), margined worst slew is leaf(0.098),trunk(0.104),top(nil)
[03/21 05:59:42   3376]       skew_group clk/CON: insertion delay [min=0.253, max=0.420, avg=0.361, sd=0.046], skew [0.167 vs 0.057*, 36.7% {0.339, 0.368, 0.397}] (wid=0.089 ws=0.052) (gid=0.364 gs=0.149)
[03/21 05:59:42   3376]     Clock network insertion delays are now [0.253ns, 0.420ns] average 0.361ns std.dev 0.046ns
[03/21 05:59:42   3376]   Removing unnecessary root buffering done.
[03/21 05:59:42   3376]   Equalizing net lengths... 
[03/21 05:59:42   3376]     Clock DAG stats after 'Equalizing net lengths':
[03/21 05:59:42   3376]       cell counts    : b=59, i=0, cg=0, l=0, total=59
[03/21 05:59:42   3376]       cell areas     : b=594.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=594.720um^2
[03/21 05:59:42   3376]       gate capacitance : top=0.000pF, trunk=0.324pF, leaf=2.553pF, total=2.877pF
[03/21 05:59:42   3376]       wire capacitance : top=0.000pF, trunk=0.529pF, leaf=2.064pF, total=2.593pF
[03/21 05:59:42   3376]       wire lengths   : top=0.000um, trunk=3698.956um, leaf=11128.602um, total=14827.557um
[03/21 05:59:42   3376]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:42   3376]     Clock DAG net violations after 'Equalizing net lengths':none
[03/21 05:59:42   3376]     Clock tree state after 'Equalizing net lengths':
[03/21 05:59:42   3376]       clock_tree clk: worst slew is leaf(0.098),trunk(0.104),top(nil), margined worst slew is leaf(0.098),trunk(0.104),top(nil)
[03/21 05:59:42   3376]       skew_group clk/CON: insertion delay [min=0.253, max=0.420, avg=0.361, sd=0.046], skew [0.167 vs 0.057*, 36.7% {0.339, 0.368, 0.397}] (wid=0.089 ws=0.052) (gid=0.364 gs=0.149)
[03/21 05:59:42   3376]     Clock network insertion delays are now [0.253ns, 0.420ns] average 0.361ns std.dev 0.046ns
[03/21 05:59:42   3376]   Equalizing net lengths done.
[03/21 05:59:42   3376]   Reducing insertion delay 1... 
[03/21 05:59:43   3377]     Clock DAG stats after 'Reducing insertion delay 1':
[03/21 05:59:43   3377]       cell counts    : b=59, i=0, cg=0, l=0, total=59
[03/21 05:59:43   3377]       cell areas     : b=594.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=594.720um^2
[03/21 05:59:43   3377]       gate capacitance : top=0.000pF, trunk=0.324pF, leaf=2.553pF, total=2.877pF
[03/21 05:59:43   3377]       wire capacitance : top=0.000pF, trunk=0.529pF, leaf=2.064pF, total=2.593pF
[03/21 05:59:43   3377]       wire lengths   : top=0.000um, trunk=3698.956um, leaf=11128.602um, total=14827.557um
[03/21 05:59:43   3377]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:43   3377]     Clock DAG net violations after 'Reducing insertion delay 1':none
[03/21 05:59:43   3377]     Clock tree state after 'Reducing insertion delay 1':
[03/21 05:59:43   3377]       clock_tree clk: worst slew is leaf(0.098),trunk(0.104),top(nil), margined worst slew is leaf(0.098),trunk(0.104),top(nil)
[03/21 05:59:43   3377]       skew_group clk/CON: insertion delay [min=0.253, max=0.420, avg=0.361, sd=0.046], skew [0.167 vs 0.057*, 36.7% {0.339, 0.368, 0.397}] (wid=0.089 ws=0.052) (gid=0.364 gs=0.149)
[03/21 05:59:43   3377]     Clock network insertion delays are now [0.253ns, 0.420ns] average 0.361ns std.dev 0.046ns
[03/21 05:59:43   3377]   Reducing insertion delay 1 done.
[03/21 05:59:43   3377]   Removing longest path buffering... 
[03/21 05:59:43   3377]     Clock DAG stats after removing longest path buffering:
[03/21 05:59:43   3377]       cell counts    : b=59, i=0, cg=0, l=0, total=59
[03/21 05:59:43   3377]       cell areas     : b=594.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=594.720um^2
[03/21 05:59:43   3377]       gate capacitance : top=0.000pF, trunk=0.324pF, leaf=2.553pF, total=2.877pF
[03/21 05:59:43   3377]       wire capacitance : top=0.000pF, trunk=0.529pF, leaf=2.064pF, total=2.593pF
[03/21 05:59:43   3377]       wire lengths   : top=0.000um, trunk=3698.956um, leaf=11128.602um, total=14827.557um
[03/21 05:59:43   3377]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:43   3377]     Clock DAG net violations after removing longest path buffering:none
[03/21 05:59:43   3377]     Clock tree state after removing longest path buffering:
[03/21 05:59:43   3377]       clock_tree clk: worst slew is leaf(0.098),trunk(0.104),top(nil), margined worst slew is leaf(0.098),trunk(0.104),top(nil)
[03/21 05:59:43   3377]       skew_group clk/CON: insertion delay [min=0.253, max=0.420, avg=0.361, sd=0.046], skew [0.167 vs 0.057*, 36.7% {0.339, 0.368, 0.397}] (wid=0.089 ws=0.052) (gid=0.364 gs=0.149)
[03/21 05:59:43   3377]     Clock network insertion delays are now [0.253ns, 0.420ns] average 0.361ns std.dev 0.046ns
[03/21 05:59:43   3377]     Clock DAG stats after 'Removing longest path buffering':
[03/21 05:59:43   3377]       cell counts    : b=59, i=0, cg=0, l=0, total=59
[03/21 05:59:43   3377]       cell areas     : b=594.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=594.720um^2
[03/21 05:59:43   3377]       gate capacitance : top=0.000pF, trunk=0.324pF, leaf=2.553pF, total=2.877pF
[03/21 05:59:43   3377]       wire capacitance : top=0.000pF, trunk=0.529pF, leaf=2.064pF, total=2.593pF
[03/21 05:59:43   3377]       wire lengths   : top=0.000um, trunk=3698.956um, leaf=11128.602um, total=14827.557um
[03/21 05:59:43   3377]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:43   3377]     Clock DAG net violations after 'Removing longest path buffering':none
[03/21 05:59:43   3377]     Clock tree state after 'Removing longest path buffering':
[03/21 05:59:43   3377]       clock_tree clk: worst slew is leaf(0.098),trunk(0.104),top(nil), margined worst slew is leaf(0.098),trunk(0.104),top(nil)
[03/21 05:59:43   3377]       skew_group clk/CON: insertion delay [min=0.253, max=0.420, avg=0.361, sd=0.046], skew [0.167 vs 0.057*, 36.7% {0.339, 0.368, 0.397}] (wid=0.089 ws=0.052) (gid=0.364 gs=0.149)
[03/21 05:59:43   3377]     Clock network insertion delays are now [0.253ns, 0.420ns] average 0.361ns std.dev 0.046ns
[03/21 05:59:43   3377]   Removing longest path buffering done.
[03/21 05:59:43   3377]   Reducing insertion delay 2... 
[03/21 05:59:46   3380]     Path optimization required 310 stage delay updates 
[03/21 05:59:46   3380]     Clock DAG stats after 'Reducing insertion delay 2':
[03/21 05:59:46   3380]       cell counts    : b=59, i=0, cg=0, l=0, total=59
[03/21 05:59:46   3380]       cell areas     : b=594.720um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=594.720um^2
[03/21 05:59:46   3380]       gate capacitance : top=0.000pF, trunk=0.324pF, leaf=2.553pF, total=2.877pF
[03/21 05:59:46   3380]       wire capacitance : top=0.000pF, trunk=0.528pF, leaf=2.063pF, total=2.591pF
[03/21 05:59:46   3380]       wire lengths   : top=0.000um, trunk=3693.566um, leaf=11119.147um, total=14812.712um
[03/21 05:59:46   3380]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:46   3380]     Clock DAG net violations after 'Reducing insertion delay 2':none
[03/21 05:59:46   3380]     Clock tree state after 'Reducing insertion delay 2':
[03/21 05:59:46   3380]       clock_tree clk: worst slew is leaf(0.098),trunk(0.104),top(nil), margined worst slew is leaf(0.098),trunk(0.104),top(nil)
[03/21 05:59:46   3380]       skew_group clk/CON: insertion delay [min=0.252, max=0.419, avg=0.360, sd=0.046], skew [0.167 vs 0.057*, 36.6% {0.339, 0.367, 0.396}] (wid=0.089 ws=0.052) (gid=0.364 gs=0.149)
[03/21 05:59:46   3380]     Clock network insertion delays are now [0.252ns, 0.419ns] average 0.360ns std.dev 0.046ns
[03/21 05:59:46   3380]   Reducing insertion delay 2 done.
[03/21 05:59:46   3380]   Reducing clock tree power 1... 
[03/21 05:59:46   3380]     Resizing gates: 
[03/21 05:59:46   3380]     Resizing gates: .
[03/21 05:59:46   3380]     Resizing gates: ..
[03/21 05:59:46   3380]     Resizing gates: ...
[03/21 05:59:47   3380]     Resizing gates: ... 20% 
[03/21 05:59:47   3380]     Resizing gates: ... 20% .
[03/21 05:59:47   3381]     Resizing gates: ... 20% ..
[03/21 05:59:47   3381]     Resizing gates: ... 20% ...
[03/21 05:59:47   3381]     Resizing gates: ... 20% ... 40% 
[03/21 05:59:47   3381]     Resizing gates: ... 20% ... 40% .
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ..
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ...
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ... 60% 
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ... 60% .
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/21 05:59:48   3382]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/21 05:59:48   3382]     Clock DAG stats after 'Reducing clock tree power 1':
[03/21 05:59:48   3382]       cell counts    : b=59, i=0, cg=0, l=0, total=59
[03/21 05:59:48   3382]       cell areas     : b=458.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=458.640um^2
[03/21 05:59:48   3382]       gate capacitance : top=0.000pF, trunk=0.252pF, leaf=2.553pF, total=2.805pF
[03/21 05:59:48   3382]       wire capacitance : top=0.000pF, trunk=0.529pF, leaf=2.062pF, total=2.590pF
[03/21 05:59:48   3382]       wire lengths   : top=0.000um, trunk=3696.626um, leaf=11107.646um, total=14804.272um
[03/21 05:59:48   3382]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:48   3382]     Clock DAG net violations after 'Reducing clock tree power 1':none
[03/21 05:59:48   3382]     Clock tree state after 'Reducing clock tree power 1':
[03/21 05:59:48   3382]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:49   3382]       skew_group clk/CON: insertion delay [min=0.267, max=0.416, avg=0.379, sd=0.041], skew [0.150 vs 0.057*, 77.7% {0.368, 0.396, 0.416}] (wid=0.091 ws=0.055) (gid=0.363 gs=0.133)
[03/21 05:59:49   3382]     Clock network insertion delays are now [0.267ns, 0.416ns] average 0.379ns std.dev 0.041ns
[03/21 05:59:49   3382]   Reducing clock tree power 1 done.
[03/21 05:59:49   3382]   Reducing clock tree power 2... 
[03/21 05:59:51   3385]     Path optimization required 210 stage delay updates 
[03/21 05:59:51   3385]     Clock DAG stats after 'Reducing clock tree power 2':
[03/21 05:59:51   3385]       cell counts    : b=59, i=0, cg=0, l=0, total=59
[03/21 05:59:51   3385]       cell areas     : b=458.640um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=458.640um^2
[03/21 05:59:51   3385]       gate capacitance : top=0.000pF, trunk=0.252pF, leaf=2.553pF, total=2.805pF
[03/21 05:59:51   3385]       wire capacitance : top=0.000pF, trunk=0.534pF, leaf=2.062pF, total=2.595pF
[03/21 05:59:51   3385]       wire lengths   : top=0.000um, trunk=3728.341um, leaf=11107.646um, total=14835.987um
[03/21 05:59:51   3385]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:51   3385]     Clock DAG net violations after 'Reducing clock tree power 2':none
[03/21 05:59:51   3385]     Clock tree state after 'Reducing clock tree power 2':
[03/21 05:59:51   3385]       clock_tree clk: worst slew is leaf(0.104),trunk(0.105),top(nil), margined worst slew is leaf(0.104),trunk(0.105),top(nil)
[03/21 05:59:51   3385]       skew_group clk/CON: insertion delay [min=0.273, max=0.416, avg=0.380, sd=0.039], skew [0.143 vs 0.057*, 77.7% {0.368, 0.396, 0.416}] (wid=0.091 ws=0.054) (gid=0.363 gs=0.130)
[03/21 05:59:51   3385]     Clock network insertion delays are now [0.273ns, 0.416ns] average 0.380ns std.dev 0.039ns
[03/21 05:59:51   3385]   Reducing clock tree power 2 done.
[03/21 05:59:51   3385]   Approximately balancing fragments step... 
[03/21 05:59:51   3385]     Resolving skew group constraints... 
[03/21 05:59:51   3385]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/21 05:59:51   3385]     Resolving skew group constraints done.
[03/21 05:59:51   3385]     Approximately balancing fragments... 
[03/21 05:59:51   3385]       Approximately balancing fragments, wire and cell delays, iteration 1... 
[03/21 05:59:52   3386]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/21 05:59:52   3386]           cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:52   3386]           cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:52   3386]           gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:52   3386]           wire capacitance : top=0.000pF, trunk=0.557pF, leaf=2.062pF, total=2.618pF
[03/21 05:59:52   3386]           wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:52   3386]           sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:52   3386]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
[03/21 05:59:52   3386]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/21 05:59:52   3386]       Approximately balancing fragments, wire and cell delays, iteration 2... 
[03/21 05:59:52   3386]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[03/21 05:59:52   3386]           cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:52   3386]           cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:52   3386]           gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:52   3386]           wire capacitance : top=0.000pF, trunk=0.557pF, leaf=2.062pF, total=2.618pF
[03/21 05:59:52   3386]           wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:52   3386]           sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:52   3386]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2:none
[03/21 05:59:52   3386]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[03/21 05:59:52   3386]     Approximately balancing fragments done.
[03/21 05:59:52   3386]     Clock DAG stats after 'Approximately balancing fragments step':
[03/21 05:59:52   3386]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:52   3386]       cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:52   3386]       gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:52   3386]       wire capacitance : top=0.000pF, trunk=0.557pF, leaf=2.062pF, total=2.618pF
[03/21 05:59:52   3386]       wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:52   3386]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:52   3386]     Clock DAG net violations after 'Approximately balancing fragments step':none
[03/21 05:59:52   3386]     Clock tree state after 'Approximately balancing fragments step':
[03/21 05:59:52   3386]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:52   3386]     Clock network insertion delays are now [0.362ns, 0.415ns] average 0.396ns std.dev 0.010ns
[03/21 05:59:52   3386]   Approximately balancing fragments step done.
[03/21 05:59:53   3386]   Clock DAG stats after Approximately balancing fragments:
[03/21 05:59:53   3386]     cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:53   3386]     cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:53   3386]     gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:53   3386]     wire capacitance : top=0.000pF, trunk=0.557pF, leaf=2.062pF, total=2.618pF
[03/21 05:59:53   3386]     wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:53   3386]     sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:53   3386]   Clock DAG net violations after Approximately balancing fragments:none
[03/21 05:59:53   3386]   Clock tree state after Approximately balancing fragments:
[03/21 05:59:53   3386]     clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:53   3386]     skew_group clk/CON: insertion delay [min=0.362, max=0.415, avg=0.396, sd=0.010], skew [0.052 vs 0.057, 99.2% {0.368, 0.397, 0.415}] (wid=0.091 ws=0.053) (gid=0.372 gs=0.061)
[03/21 05:59:53   3386]   Clock network insertion delays are now [0.362ns, 0.415ns] average 0.396ns std.dev 0.010ns
[03/21 05:59:53   3386]   Improving fragments clock skew... 
[03/21 05:59:53   3386]     Clock DAG stats after 'Improving fragments clock skew':
[03/21 05:59:53   3386]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:53   3386]       cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:53   3386]       gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:53   3386]       wire capacitance : top=0.000pF, trunk=0.557pF, leaf=2.062pF, total=2.618pF
[03/21 05:59:53   3386]       wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:53   3386]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:53   3386]     Clock DAG net violations after 'Improving fragments clock skew':none
[03/21 05:59:53   3386]     Clock tree state after 'Improving fragments clock skew':
[03/21 05:59:53   3386]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:53   3386]       skew_group clk/CON: insertion delay [min=0.362, max=0.415, avg=0.396, sd=0.010], skew [0.052 vs 0.057, 99.2% {0.368, 0.397, 0.415}] (wid=0.091 ws=0.053) (gid=0.372 gs=0.061)
[03/21 05:59:53   3387]     Clock network insertion delays are now [0.362ns, 0.415ns] average 0.396ns std.dev 0.010ns
[03/21 05:59:53   3387]   Improving fragments clock skew done.
[03/21 05:59:53   3387]   Approximately balancing step... 
[03/21 05:59:53   3387]     Resolving skew group constraints... 
[03/21 05:59:53   3387]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/21 05:59:53   3387]     Resolving skew group constraints done.
[03/21 05:59:53   3387]     Approximately balancing... 
[03/21 05:59:53   3387]       Approximately balancing, wire and cell delays, iteration 1... 
[03/21 05:59:53   3387]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/21 05:59:53   3387]           cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:53   3387]           cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:53   3387]           gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:53   3387]           wire capacitance : top=0.000pF, trunk=0.557pF, leaf=2.062pF, total=2.618pF
[03/21 05:59:53   3387]           wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:53   3387]           sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:53   3387]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
[03/21 05:59:53   3387]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/21 05:59:53   3387]     Approximately balancing done.
[03/21 05:59:53   3387]     Clock DAG stats after 'Approximately balancing step':
[03/21 05:59:53   3387]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:53   3387]       cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:53   3387]       gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:53   3387]       wire capacitance : top=0.000pF, trunk=0.557pF, leaf=2.062pF, total=2.618pF
[03/21 05:59:53   3387]       wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:53   3387]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:53   3387]     Clock DAG net violations after 'Approximately balancing step':none
[03/21 05:59:53   3387]     Clock tree state after 'Approximately balancing step':
[03/21 05:59:53   3387]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:53   3387]       skew_group clk/CON: insertion delay [min=0.362, max=0.415, avg=0.396, sd=0.010], skew [0.052 vs 0.057, 99.2% {0.368, 0.397, 0.415}] (wid=0.091 ws=0.053) (gid=0.372 gs=0.061)
[03/21 05:59:53   3387]     Clock network insertion delays are now [0.362ns, 0.415ns] average 0.396ns std.dev 0.010ns
[03/21 05:59:53   3387]   Approximately balancing step done.
[03/21 05:59:53   3387]   Fixing clock tree overload... 
[03/21 05:59:53   3387]     Fixing clock tree overload: 
[03/21 05:59:53   3387]     Fixing clock tree overload: .
[03/21 05:59:53   3387]     Fixing clock tree overload: ..
[03/21 05:59:53   3387]     Fixing clock tree overload: ...
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% 
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% .
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ..
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ...
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% 
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% .
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ..
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ...
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ... 60% 
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ... 60% .
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ... 60% ..
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ... 60% ...
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
[03/21 05:59:53   3387]     Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/21 05:59:53   3387]     Clock DAG stats after 'Fixing clock tree overload':
[03/21 05:59:53   3387]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:53   3387]       cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:53   3387]       gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:53   3387]       wire capacitance : top=0.000pF, trunk=0.557pF, leaf=2.062pF, total=2.618pF
[03/21 05:59:53   3387]       wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:53   3387]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:53   3387]     Clock DAG net violations after 'Fixing clock tree overload':none
[03/21 05:59:53   3387]     Clock tree state after 'Fixing clock tree overload':
[03/21 05:59:53   3387]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:53   3387]       skew_group clk/CON: insertion delay [min=0.362, max=0.415, avg=0.396, sd=0.010], skew [0.052 vs 0.057, 99.2% {0.368, 0.397, 0.415}] (wid=0.091 ws=0.053) (gid=0.372 gs=0.061)
[03/21 05:59:53   3387]     Clock network insertion delays are now [0.362ns, 0.415ns] average 0.396ns std.dev 0.010ns
[03/21 05:59:53   3387]   Fixing clock tree overload done.
[03/21 05:59:53   3387]   Approximately balancing paths... 
[03/21 05:59:53   3387]     Added 0 buffers.
[03/21 05:59:53   3387]     Clock DAG stats after 'Approximately balancing paths':
[03/21 05:59:53   3387]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:53   3387]       cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:53   3387]       gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:53   3387]       wire capacitance : top=0.000pF, trunk=0.557pF, leaf=2.062pF, total=2.618pF
[03/21 05:59:53   3387]       wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:53   3387]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:53   3387]     Clock DAG net violations after 'Approximately balancing paths':none
[03/21 05:59:53   3387]     Clock tree state after 'Approximately balancing paths':
[03/21 05:59:53   3387]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:53   3387]       skew_group clk/CON: insertion delay [min=0.362, max=0.415, avg=0.396, sd=0.010], skew [0.052 vs 0.057, 99.2% {0.368, 0.397, 0.415}] (wid=0.091 ws=0.053) (gid=0.372 gs=0.061)
[03/21 05:59:53   3387]     Clock network insertion delays are now [0.362ns, 0.415ns] average 0.396ns std.dev 0.010ns
[03/21 05:59:53   3387]   Approximately balancing paths done.
[03/21 05:59:53   3387]   Resynthesising clock tree into netlist... 
[03/21 05:59:53   3387]   Resynthesising clock tree into netlist done.
[03/21 05:59:53   3387]   Updating congestion map to accurately time the clock tree... 
[03/21 05:59:53   3387]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=23065 and nets=29016 using extraction engine 'preRoute' .
[03/21 05:59:53   3387] PreRoute RC Extraction called for design core.
[03/21 05:59:53   3387] RC Extraction called in multi-corner(2) mode.
[03/21 05:59:53   3387] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 05:59:53   3387] RCMode: PreRoute
[03/21 05:59:53   3387]       RC Corner Indexes            0       1   
[03/21 05:59:53   3387] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 05:59:53   3387] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:53   3387] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:53   3387] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:53   3387] Shrink Factor                : 1.00000
[03/21 05:59:53   3387] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 05:59:53   3387] Using capacitance table file ...
[03/21 05:59:53   3387] Updating RC grid for preRoute extraction ...
[03/21 05:59:53   3387] Initializing multi-corner capacitance tables ... 
[03/21 05:59:53   3387] Initializing multi-corner resistance tables ...
[03/21 05:59:54   3388] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1425.805M)
[03/21 05:59:54   3388] 
[03/21 05:59:54   3388]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/21 05:59:54   3388]   Updating congestion map to accurately time the clock tree done.
[03/21 05:59:54   3388]   Disconnecting clock tree from netlist... 
[03/21 05:59:54   3388]   Disconnecting clock tree from netlist done.
[03/21 05:59:54   3388]   Rebuilding timing graph... 
[03/21 05:59:54   3388]   Rebuilding timing graph done.
[03/21 05:59:54   3388]   Rebuilding timing graph Clock DAG stats After congestion update:
[03/21 05:59:54   3388]   Rebuilding timing graph   cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:54   3388]   Rebuilding timing graph   cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:54   3388]   Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:54   3388]   Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.558pF, leaf=2.062pF, total=2.619pF
[03/21 05:59:54   3388]   Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:54   3388]   Rebuilding timing graph   sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:54   3388]   Rebuilding timing graph Clock DAG net violations After congestion update:
[03/21 05:59:54   3388]   Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 05:59:54   3388]   Clock tree state After congestion update:
[03/21 05:59:54   3388]     clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:54   3388]     skew_group clk/CON: insertion delay [min=0.363, max=0.415, avg=0.397, sd=0.010], skew [0.052 vs 0.057, 99.2% {0.368, 0.397, 0.415}] (wid=0.091 ws=0.052) (gid=0.372 gs=0.061)
[03/21 05:59:54   3388]   Clock network insertion delays are now [0.363ns, 0.415ns] average 0.397ns std.dev 0.010ns
[03/21 05:59:54   3388]   Improving clock skew... 
[03/21 05:59:54   3388]     Clock DAG stats after 'Improving clock skew':
[03/21 05:59:54   3388]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:54   3388]       cell areas     : b=465.840um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=465.840um^2
[03/21 05:59:54   3388]       gate capacitance : top=0.000pF, trunk=0.257pF, leaf=2.553pF, total=2.810pF
[03/21 05:59:54   3388]       wire capacitance : top=0.000pF, trunk=0.558pF, leaf=2.062pF, total=2.619pF
[03/21 05:59:54   3388]       wire lengths   : top=0.000um, trunk=3882.863um, leaf=11107.646um, total=14990.509um
[03/21 05:59:54   3388]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:54   3388]     Clock DAG net violations after 'Improving clock skew':
[03/21 05:59:54   3388]       Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 05:59:54   3388]     Clock tree state after 'Improving clock skew':
[03/21 05:59:54   3388]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:54   3388]       skew_group clk/CON: insertion delay [min=0.363, max=0.415, avg=0.397, sd=0.010], skew [0.052 vs 0.057, 99.2% {0.368, 0.397, 0.415}] (wid=0.091 ws=0.052) (gid=0.372 gs=0.061)
[03/21 05:59:54   3388]     Clock network insertion delays are now [0.363ns, 0.415ns] average 0.397ns std.dev 0.010ns
[03/21 05:59:54   3388]   Improving clock skew done.
[03/21 05:59:54   3388]   Reducing clock tree power 3... 
[03/21 05:59:54   3388]     Initial gate capacitance is (rise=2.810pF fall=2.800pF).
[03/21 05:59:54   3388]     Resizing gates: 
[03/21 05:59:54   3388]     Resizing gates: .
[03/21 05:59:55   3388]     Resizing gates: ..
[03/21 05:59:55   3388]     Resizing gates: ...
[03/21 05:59:55   3389]     Resizing gates: ... 20% 
[03/21 05:59:55   3389]     Resizing gates: ... 20% .
[03/21 05:59:55   3389]     Resizing gates: ... 20% ..
[03/21 05:59:55   3389]     Resizing gates: ... 20% ...
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% 
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% .
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ..
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ...
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ... 60% 
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ... 60% .
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ... 60% ..
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ... 60% ...
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ... 60% ... 80% 
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ... 60% ... 80% .
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
[03/21 05:59:55   3389]     Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/21 05:59:55   3389]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/21 05:59:55   3389]     Iteration 1: gate capacitance is (rise=2.783pF fall=2.774pF).
[03/21 05:59:55   3389]     Clock DAG stats after 'Reducing clock tree power 3':
[03/21 05:59:55   3389]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:55   3389]       cell areas     : b=415.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=415.080um^2
[03/21 05:59:55   3389]       gate capacitance : top=0.000pF, trunk=0.230pF, leaf=2.553pF, total=2.783pF
[03/21 05:59:55   3389]       wire capacitance : top=0.000pF, trunk=0.558pF, leaf=2.069pF, total=2.627pF
[03/21 05:59:55   3389]       wire lengths   : top=0.000um, trunk=3883.778um, leaf=11148.831um, total=15032.609um
[03/21 05:59:55   3389]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:55   3389]     Clock DAG net violations after 'Reducing clock tree power 3':
[03/21 05:59:55   3389]       Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 05:59:55   3389]     Clock tree state after 'Reducing clock tree power 3':
[03/21 05:59:55   3389]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:56   3389]       skew_group clk/CON: insertion delay [min=0.362, max=0.418, avg=0.401, sd=0.010], skew [0.056 vs 0.057, 99.7% {0.373, 0.402, 0.418}] (wid=0.090 ws=0.053) (gid=0.375 gs=0.056)
[03/21 05:59:56   3389]     Clock network insertion delays are now [0.362ns, 0.418ns] average 0.401ns std.dev 0.010ns
[03/21 05:59:56   3389] BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/21 05:59:56   3389] {clk/CON,WC: 4151.86 -> 4185}
[03/21 05:59:56   3389]   Reducing clock tree power 3 done.
[03/21 05:59:56   3389]   Improving insertion delay... 
[03/21 05:59:56   3389]     Clock DAG stats after improving insertion delay:
[03/21 05:59:56   3389]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:56   3389]       cell areas     : b=415.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=415.080um^2
[03/21 05:59:56   3389]       gate capacitance : top=0.000pF, trunk=0.230pF, leaf=2.553pF, total=2.783pF
[03/21 05:59:56   3389]       wire capacitance : top=0.000pF, trunk=0.558pF, leaf=2.069pF, total=2.627pF
[03/21 05:59:56   3389]       wire lengths   : top=0.000um, trunk=3883.778um, leaf=11148.831um, total=15032.609um
[03/21 05:59:56   3389]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:56   3389]     Clock DAG net violations after improving insertion delay:
[03/21 05:59:56   3389]       Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 05:59:56   3389]     Clock tree state after improving insertion delay:
[03/21 05:59:56   3389]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:56   3389]       skew_group clk/CON: insertion delay [min=0.362, max=0.418, avg=0.401, sd=0.010], skew [0.056 vs 0.057, 99.7% {0.373, 0.402, 0.418}] (wid=0.090 ws=0.053) (gid=0.375 gs=0.056)
[03/21 05:59:56   3389]     Clock network insertion delays are now [0.362ns, 0.418ns] average 0.401ns std.dev 0.010ns
[03/21 05:59:56   3389]     Clock DAG stats after 'Improving insertion delay':
[03/21 05:59:56   3389]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 05:59:56   3389]       cell areas     : b=415.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=415.080um^2
[03/21 05:59:56   3389]       gate capacitance : top=0.000pF, trunk=0.230pF, leaf=2.553pF, total=2.783pF
[03/21 05:59:56   3389]       wire capacitance : top=0.000pF, trunk=0.558pF, leaf=2.069pF, total=2.627pF
[03/21 05:59:56   3389]       wire lengths   : top=0.000um, trunk=3883.778um, leaf=11148.831um, total=15032.609um
[03/21 05:59:56   3389]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 05:59:56   3389]     Clock DAG net violations after 'Improving insertion delay':
[03/21 05:59:56   3389]       Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 05:59:56   3389]     Clock tree state after 'Improving insertion delay':
[03/21 05:59:56   3389]       clock_tree clk: worst slew is leaf(0.104),trunk(0.101),top(nil), margined worst slew is leaf(0.104),trunk(0.101),top(nil)
[03/21 05:59:56   3390]       skew_group clk/CON: insertion delay [min=0.362, max=0.418, avg=0.401, sd=0.010], skew [0.056 vs 0.057, 99.7% {0.373, 0.402, 0.418}] (wid=0.090 ws=0.053) (gid=0.375 gs=0.056)
[03/21 05:59:56   3390]     Clock network insertion delays are now [0.362ns, 0.418ns] average 0.401ns std.dev 0.010ns
[03/21 05:59:56   3390] BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/21 05:59:56   3390] {clk/CON,WC: 4151.86 -> 4185}
[03/21 05:59:56   3390]   Improving insertion delay done.
[03/21 05:59:56   3390]   Total capacitance is (rise=5.410pF fall=5.401pF), of which (rise=2.627pF fall=2.627pF) is wire, and (rise=2.783pF fall=2.774pF) is gate.
[03/21 05:59:56   3390]   Legalizer releasing space for clock trees... 
[03/21 05:59:56   3390]   Legalizer releasing space for clock trees done.
[03/21 05:59:56   3390]   Updating netlist... 
[03/21 05:59:56   3390] *
[03/21 05:59:56   3390] * Starting clock placement refinement...
[03/21 05:59:56   3390] *
[03/21 05:59:56   3390] * First pass: Refine non-clock instances...
[03/21 05:59:56   3390] *
[03/21 05:59:56   3390] #spOpts: N=65 
[03/21 05:59:56   3390] *** Starting refinePlace (0:56:30 mem=1491.0M) ***
[03/21 05:59:56   3390] Total net bbox length = 5.969e+05 (3.236e+05 2.733e+05) (ext = 1.343e+05)
[03/21 05:59:56   3390] Starting refinePlace ...
[03/21 05:59:56   3390] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:59:56   3390] default core: bins with density >  0.75 = 5.24 % ( 262 / 5000 )
[03/21 05:59:56   3390] Density distribution unevenness ratio = 87.282%
[03/21 05:59:56   3390]   Spread Effort: high, standalone mode, useDDP on.
[03/21 05:59:56   3390] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1491.0MB) @(0:56:30 - 0:56:31).
[03/21 05:59:56   3390] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:59:56   3390] wireLenOptFixPriorityInst 0 inst fixed
[03/21 05:59:57   3390] Move report: legalization moves 57 insts, mean move: 2.99 um, max move: 9.00 um
[03/21 05:59:57   3390] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1245): (969.00, 444.40) --> (976.20, 446.20)
[03/21 05:59:57   3390] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1491.0MB) @(0:56:31 - 0:56:31).
[03/21 05:59:57   3390] Move report: Detail placement moves 57 insts, mean move: 2.99 um, max move: 9.00 um
[03/21 05:59:57   3390] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1245): (969.00, 444.40) --> (976.20, 446.20)
[03/21 05:59:57   3390] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1491.0MB
[03/21 05:59:57   3390] Statistics of distance of Instance movement in refine placement:
[03/21 05:59:57   3390]   maximum (X+Y) =         9.00 um
[03/21 05:59:57   3390]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1245) with max move: (969, 444.4) -> (976.2, 446.2)
[03/21 05:59:57   3390]   mean    (X+Y) =         2.99 um
[03/21 05:59:57   3390] Summary Report:
[03/21 05:59:57   3390] Instances move: 57 (out of 20568 movable)
[03/21 05:59:57   3390] Mean displacement: 2.99 um
[03/21 05:59:57   3390] Max displacement: 9.00 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1245) (969, 444.4) -> (976.2, 446.2)
[03/21 05:59:57   3390] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2XD0
[03/21 05:59:57   3390] Total instances moved : 57
[03/21 05:59:57   3390] Total net bbox length = 5.971e+05 (3.237e+05 2.734e+05) (ext = 1.343e+05)
[03/21 05:59:57   3390] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1491.0MB
[03/21 05:59:57   3390] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1491.0MB) @(0:56:30 - 0:56:31).
[03/21 05:59:57   3390] *** Finished refinePlace (0:56:31 mem=1491.0M) ***
[03/21 05:59:57   3390] *
[03/21 05:59:57   3390] * Second pass: Refine clock instances...
[03/21 05:59:57   3390] *
[03/21 05:59:57   3391] #spOpts: N=65 mergeVia=F 
[03/21 05:59:57   3391] *** Starting refinePlace (0:56:31 mem=1491.0M) ***
[03/21 05:59:57   3391] Total net bbox length = 5.971e+05 (3.237e+05 2.734e+05) (ext = 1.343e+05)
[03/21 05:59:57   3391] Starting refinePlace ...
[03/21 05:59:57   3391] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:59:57   3391] default core: bins with density >  0.75 = 6.26 % ( 313 / 5000 )
[03/21 05:59:57   3391] Density distribution unevenness ratio = 89.968%
[03/21 05:59:57   3391]   Spread Effort: high, standalone mode, useDDP on.
[03/21 05:59:57   3391] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1491.0MB) @(0:56:31 - 0:56:32).
[03/21 05:59:57   3391] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:59:57   3391] wireLenOptFixPriorityInst 2432 inst fixed
[03/21 05:59:57   3391] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:59:57   3391] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1491.0MB) @(0:56:32 - 0:56:32).
[03/21 05:59:57   3391] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 05:59:57   3391] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1491.0MB
[03/21 05:59:57   3391] Statistics of distance of Instance movement in refine placement:
[03/21 05:59:57   3391]   maximum (X+Y) =         0.00 um
[03/21 05:59:57   3391]   mean    (X+Y) =         0.00 um
[03/21 05:59:57   3391] Summary Report:
[03/21 05:59:57   3391] Instances move: 0 (out of 23062 movable)
[03/21 05:59:57   3391] Mean displacement: 0.00 um
[03/21 05:59:57   3391] Max displacement: 0.00 um 
[03/21 05:59:57   3391] Total instances moved : 0
[03/21 05:59:57   3391] Total net bbox length = 5.971e+05 (3.237e+05 2.734e+05) (ext = 1.343e+05)
[03/21 05:59:57   3391] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1491.0MB
[03/21 05:59:57   3391] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1491.0MB) @(0:56:31 - 0:56:32).
[03/21 05:59:57   3391] *** Finished refinePlace (0:56:32 mem=1491.0M) ***
[03/21 05:59:57   3391] *
[03/21 05:59:57   3391] * No clock instances moved during refinement.
[03/21 05:59:57   3391] *
[03/21 05:59:57   3391] * Finished with clock placement refinement.
[03/21 05:59:57   3391] *
[03/21 05:59:57   3391] #spOpts: N=65 
[03/21 05:59:58   3391] 
[03/21 05:59:58   3391]     Rebuilding timing graph... 
[03/21 05:59:58   3392]     Rebuilding timing graph done.
[03/21 05:59:58   3392]     Clock implementation routing... Net route status summary:
[03/21 05:59:58   3392]   Clock:        63 (unrouted=63, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/21 05:59:58   3392]   Non-clock: 25257 (unrouted=0, trialRouted=25257, noStatus=0, routed=0, fixed=0)
[03/21 05:59:58   3392] (Not counting 3696 nets with <2 term connections)
[03/21 05:59:58   3392] 
[03/21 05:59:58   3392]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=23065 and nets=29016 using extraction engine 'preRoute' .
[03/21 05:59:58   3392] PreRoute RC Extraction called for design core.
[03/21 05:59:58   3392] RC Extraction called in multi-corner(2) mode.
[03/21 05:59:58   3392] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 05:59:58   3392] RCMode: PreRoute
[03/21 05:59:58   3392]       RC Corner Indexes            0       1   
[03/21 05:59:58   3392] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 05:59:58   3392] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:58   3392] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:58   3392] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 05:59:58   3392] Shrink Factor                : 1.00000
[03/21 05:59:58   3392] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 05:59:58   3392] Using capacitance table file ...
[03/21 05:59:58   3392] Updating RC grid for preRoute extraction ...
[03/21 05:59:58   3392] Initializing multi-corner capacitance tables ... 
[03/21 05:59:58   3392] Initializing multi-corner resistance tables ...
[03/21 05:59:59   3393] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1492.578M)
[03/21 05:59:59   3393] 
[03/21 05:59:59   3393]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/21 05:59:59   3393] 
[03/21 05:59:59   3393] CCOPT: Preparing to route 63 clock nets with NanoRoute.
[03/21 05:59:59   3393]   All net are default rule.
[03/21 05:59:59   3393]   Removed pre-existing routes for 63 nets.
[03/21 05:59:59   3393]   Preferred NanoRoute mode settings: Current
[03/21 05:59:59   3393] 
[03/21 05:59:59   3393]   drouteAutoStop = "false"
[03/21 05:59:59   3393]   drouteEndIteration = "20"
[03/21 05:59:59   3393]   drouteExpDeterministicMultiThread = "true"
[03/21 05:59:59   3393]   envHonorGlobalRoute = "false"
[03/21 05:59:59   3393]   grouteExpUseNanoRoute2 = "false"
[03/21 05:59:59   3393]   routeAllowPinAsFeedthrough = "false"
[03/21 05:59:59   3393]   routeExpDeterministicMultiThread = "true"
[03/21 05:59:59   3393]   routeSelectedNetOnly = "true"
[03/21 05:59:59   3393]   routeWithEco = "true"
[03/21 05:59:59   3393]   routeWithSiDriven = "false"
[03/21 05:59:59   3393]   routeWithTimingDriven = "false"
[03/21 05:59:59   3393]       Clock detailed routing... 
[03/21 05:59:59   3393] globalDetailRoute
[03/21 05:59:59   3393] 
[03/21 05:59:59   3393] #setNanoRouteMode -drouteAutoStop false
[03/21 05:59:59   3393] #setNanoRouteMode -drouteEndIteration 20
[03/21 05:59:59   3393] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/21 05:59:59   3393] #setNanoRouteMode -routeSelectedNetOnly true
[03/21 05:59:59   3393] #setNanoRouteMode -routeWithEco true
[03/21 05:59:59   3393] #setNanoRouteMode -routeWithSiDriven false
[03/21 05:59:59   3393] #setNanoRouteMode -routeWithTimingDriven false
[03/21 05:59:59   3393] #Start globalDetailRoute on Fri Mar 21 05:59:59 2025
[03/21 05:59:59   3393] #
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[0] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[1] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[2] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[3] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[4] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[5] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[6] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[7] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[8] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[9] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[10] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[11] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[12] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[13] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[14] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[15] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[16] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[17] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[18] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (NRDB-728) PIN Q[19] in CELL_VIEW sram_w16_2 does not have antenna diff area.
[03/21 05:59:59   3393] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[03/21 05:59:59   3393] #To increase the message display limit, refer to the product command reference manual.
[03/21 06:00:00   3394] ### Net info: total nets: 29016
[03/21 06:00:00   3394] ### Net info: dirty nets: 63
[03/21 06:00:00   3394] ### Net info: marked as disconnected nets: 0
[03/21 06:00:00   3394] ### Net info: fully routed nets: 0
[03/21 06:00:00   3394] ### Net info: trivial (single pin) nets: 0
[03/21 06:00:00   3394] ### Net info: unrouted nets: 29016
[03/21 06:00:00   3394] ### Net info: re-extraction nets: 0
[03/21 06:00:00   3394] ### Net info: selected nets: 63
[03/21 06:00:00   3394] ### Net info: ignored nets: 0
[03/21 06:00:00   3394] ### Net info: skip routing nets: 0
[03/21 06:00:00   3394] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/21 06:00:00   3394] #Start routing data preparation.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/21 06:00:00   3394] #WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
[03/21 06:00:00   3394] #WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
[03/21 06:00:00   3394] #Minimum voltage of a net in the design = 0.000.
[03/21 06:00:00   3394] #Maximum voltage of a net in the design = 1.100.
[03/21 06:00:00   3394] #Voltage range [0.000 - 0.000] has 1 net.
[03/21 06:00:00   3394] #Voltage range [0.900 - 1.100] has 1 net.
[03/21 06:00:00   3394] #Voltage range [0.000 - 1.100] has 29014 nets.
[03/21 06:00:22   3416] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/21 06:00:22   3416] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:00:22   3416] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:00:22   3416] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:00:22   3416] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:00:22   3416] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:00:22   3416] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:00:22   3416] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:00:22   3417] #Regenerating Ggrids automatically.
[03/21 06:00:22   3417] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/21 06:00:22   3417] #Using automatically generated G-grids.
[03/21 06:00:22   3417] #Done routing data preparation.
[03/21 06:00:22   3417] #cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1150.59 (MB), peak = 1325.57 (MB)
[03/21 06:00:22   3417] #Merging special wires...
[03/21 06:00:22   3417] #reading routing guides ......
[03/21 06:00:22   3417] #Number of eco nets is 0
[03/21 06:00:22   3417] #
[03/21 06:00:22   3417] #Start data preparation...
[03/21 06:00:22   3417] #
[03/21 06:00:22   3417] #Data preparation is done on Fri Mar 21 06:00:22 2025
[03/21 06:00:22   3417] #
[03/21 06:00:22   3417] #Analyzing routing resource...
[03/21 06:00:23   3417] #Routing resource analysis is done on Fri Mar 21 06:00:23 2025
[03/21 06:00:23   3417] #
[03/21 06:00:23   3417] #  Resource Analysis:
[03/21 06:00:23   3417] #
[03/21 06:00:23   3417] #               Routing  #Avail      #Track     #Total     %Gcell
[03/21 06:00:23   3417] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/21 06:00:23   3417] #  --------------------------------------------------------------
[03/21 06:00:23   3417] #  Metal 1        H        4190         559      195589    16.36%
[03/21 06:00:23   3417] #  Metal 2        V        8456         794      195589     8.14%
[03/21 06:00:23   3417] #  Metal 3        H        4431         318      195589     6.69%
[03/21 06:00:23   3417] #  Metal 4        V        8634         616      195589     6.73%
[03/21 06:00:23   3417] #  Metal 5        H        4392         357      195589     0.00%
[03/21 06:00:23   3417] #  Metal 6        V        9249           1      195589     0.00%
[03/21 06:00:23   3417] #  Metal 7        H        1186           0      195589     0.00%
[03/21 06:00:23   3417] #  Metal 8        V        2312           0      195589     0.00%
[03/21 06:00:23   3417] #  --------------------------------------------------------------
[03/21 06:00:23   3417] #  Total                  42851       5.15%  1564712     4.74%
[03/21 06:00:23   3417] #
[03/21 06:00:23   3417] #  63 nets (0.22%) with 1 preferred extra spacing.
[03/21 06:00:23   3417] #
[03/21 06:00:23   3417] #
[03/21 06:00:23   3417] #Routing guide is on.
[03/21 06:00:23   3417] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1168.74 (MB), peak = 1325.57 (MB)
[03/21 06:00:23   3417] #
[03/21 06:00:23   3417] #start global routing iteration 1...
[03/21 06:00:25   3419] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1351.93 (MB), peak = 1351.95 (MB)
[03/21 06:00:25   3419] #
[03/21 06:00:25   3419] #start global routing iteration 2...
[03/21 06:00:26   3420] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1351.95 (MB), peak = 1352.00 (MB)
[03/21 06:00:26   3420] #
[03/21 06:00:26   3420] #
[03/21 06:00:26   3420] #Total number of trivial nets (e.g. < 2 pins) = 3696 (skipped).
[03/21 06:00:26   3420] #Total number of selected nets for routing = 63.
[03/21 06:00:26   3420] #Total number of unselected nets (but routable) for routing = 25257 (skipped).
[03/21 06:00:26   3420] #Total number of nets in the design = 29016.
[03/21 06:00:26   3420] #
[03/21 06:00:26   3420] #25257 skipped nets do not have any wires.
[03/21 06:00:26   3420] #63 routable nets have only global wires.
[03/21 06:00:26   3420] #63 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/21 06:00:26   3420] #
[03/21 06:00:26   3420] #Routed net constraints summary:
[03/21 06:00:26   3420] #------------------------------------------------
[03/21 06:00:26   3420] #        Rules   Pref Extra Space   Unconstrained  
[03/21 06:00:26   3420] #------------------------------------------------
[03/21 06:00:26   3420] #      Default                 63               0  
[03/21 06:00:26   3420] #------------------------------------------------
[03/21 06:00:26   3420] #        Total                 63               0  
[03/21 06:00:26   3420] #------------------------------------------------
[03/21 06:00:26   3420] #
[03/21 06:00:26   3420] #Routing constraints summary of the whole design:
[03/21 06:00:26   3420] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/21 06:00:26   3420] #-------------------------------------------------------------------
[03/21 06:00:26   3420] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/21 06:00:26   3420] #-------------------------------------------------------------------
[03/21 06:00:26   3420] #      Default                 63                457           24800  
[03/21 06:00:26   3420] #-------------------------------------------------------------------
[03/21 06:00:26   3420] #        Total                 63                457           24800  
[03/21 06:00:26   3420] #-------------------------------------------------------------------
[03/21 06:00:26   3420] #
[03/21 06:00:26   3421] #
[03/21 06:00:26   3421] #  Congestion Analysis: (blocked Gcells are excluded)
[03/21 06:00:26   3421] #
[03/21 06:00:26   3421] #                 OverCon          
[03/21 06:00:26   3421] #                  #Gcell    %Gcell
[03/21 06:00:26   3421] #     Layer           (1)   OverCon
[03/21 06:00:26   3421] #  --------------------------------
[03/21 06:00:26   3421] #   Metal 1      0(0.00%)   (0.00%)
[03/21 06:00:26   3421] #   Metal 2      0(0.00%)   (0.00%)
[03/21 06:00:26   3421] #   Metal 3      0(0.00%)   (0.00%)
[03/21 06:00:26   3421] #   Metal 4      0(0.00%)   (0.00%)
[03/21 06:00:26   3421] #   Metal 5      0(0.00%)   (0.00%)
[03/21 06:00:26   3421] #   Metal 6      0(0.00%)   (0.00%)
[03/21 06:00:26   3421] #   Metal 7      0(0.00%)   (0.00%)
[03/21 06:00:26   3421] #   Metal 8      0(0.00%)   (0.00%)
[03/21 06:00:26   3421] #  --------------------------------
[03/21 06:00:26   3421] #     Total      0(0.00%)   (0.00%)
[03/21 06:00:26   3421] #
[03/21 06:00:26   3421] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/21 06:00:26   3421] #  Overflow after GR: 0.00% H + 0.00% V
[03/21 06:00:26   3421] #
[03/21 06:00:26   3421] #Complete Global Routing.
[03/21 06:00:26   3421] #Total number of nets with non-default rule or having extra spacing = 63
[03/21 06:00:26   3421] #Total wire length = 15133 um.
[03/21 06:00:26   3421] #Total half perimeter of net bounding box = 8106 um.
[03/21 06:00:26   3421] #Total wire length on LAYER M1 = 0 um.
[03/21 06:00:26   3421] #Total wire length on LAYER M2 = 3 um.
[03/21 06:00:26   3421] #Total wire length on LAYER M3 = 9316 um.
[03/21 06:00:26   3421] #Total wire length on LAYER M4 = 5813 um.
[03/21 06:00:26   3421] #Total wire length on LAYER M5 = 0 um.
[03/21 06:00:26   3421] #Total wire length on LAYER M6 = 0 um.
[03/21 06:00:26   3421] #Total wire length on LAYER M7 = 0 um.
[03/21 06:00:26   3421] #Total wire length on LAYER M8 = 0 um.
[03/21 06:00:26   3421] #Total number of vias = 6455
[03/21 06:00:26   3421] #Up-Via Summary (total 6455):
[03/21 06:00:26   3421] #           
[03/21 06:00:26   3421] #-----------------------
[03/21 06:00:26   3421] #  Metal 1         2556
[03/21 06:00:26   3421] #  Metal 2         2255
[03/21 06:00:26   3421] #  Metal 3         1642
[03/21 06:00:26   3421] #  Metal 4            1
[03/21 06:00:26   3421] #  Metal 5            1
[03/21 06:00:26   3421] #-----------------------
[03/21 06:00:26   3421] #                  6455 
[03/21 06:00:26   3421] #
[03/21 06:00:26   3421] #Total number of involved priority nets 63
[03/21 06:00:26   3421] #Maximum src to sink distance for priority net 627.7
[03/21 06:00:26   3421] #Average of max src_to_sink distance for priority net 122.3
[03/21 06:00:26   3421] #Average of ave src_to_sink distance for priority net 83.1
[03/21 06:00:26   3421] #Max overcon = 0 track.
[03/21 06:00:26   3421] #Total overcon = 0.00%.
[03/21 06:00:26   3421] #Worst layer Gcell overcon rate = 0.00%.
[03/21 06:00:26   3421] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1352.43 (MB), peak = 1352.43 (MB)
[03/21 06:00:26   3421] #
[03/21 06:00:27   3421] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1161.98 (MB), peak = 1352.43 (MB)
[03/21 06:00:27   3421] #Start Track Assignment.
[03/21 06:00:27   3421] #Done with 1650 horizontal wires in 3 hboxes and 1259 vertical wires in 5 hboxes.
[03/21 06:00:27   3421] #Done with 16 horizontal wires in 3 hboxes and 4 vertical wires in 5 hboxes.
[03/21 06:00:27   3421] #Complete Track Assignment.
[03/21 06:00:27   3421] #Total number of nets with non-default rule or having extra spacing = 63
[03/21 06:00:27   3421] #Total wire length = 16405 um.
[03/21 06:00:27   3421] #Total half perimeter of net bounding box = 8106 um.
[03/21 06:00:27   3421] #Total wire length on LAYER M1 = 1349 um.
[03/21 06:00:27   3421] #Total wire length on LAYER M2 = 2 um.
[03/21 06:00:27   3421] #Total wire length on LAYER M3 = 9265 um.
[03/21 06:00:27   3421] #Total wire length on LAYER M4 = 5789 um.
[03/21 06:00:27   3421] #Total wire length on LAYER M5 = 0 um.
[03/21 06:00:27   3421] #Total wire length on LAYER M6 = 0 um.
[03/21 06:00:27   3421] #Total wire length on LAYER M7 = 0 um.
[03/21 06:00:27   3421] #Total wire length on LAYER M8 = 0 um.
[03/21 06:00:27   3421] #Total number of vias = 6455
[03/21 06:00:27   3421] #Up-Via Summary (total 6455):
[03/21 06:00:27   3421] #           
[03/21 06:00:27   3421] #-----------------------
[03/21 06:00:27   3421] #  Metal 1         2556
[03/21 06:00:27   3421] #  Metal 2         2255
[03/21 06:00:27   3421] #  Metal 3         1642
[03/21 06:00:27   3421] #  Metal 4            1
[03/21 06:00:27   3421] #  Metal 5            1
[03/21 06:00:27   3421] #-----------------------
[03/21 06:00:27   3421] #                  6455 
[03/21 06:00:27   3421] #
[03/21 06:00:27   3421] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1168.35 (MB), peak = 1352.43 (MB)
[03/21 06:00:27   3421] #
[03/21 06:00:27   3421] #Cpu time = 00:00:27
[03/21 06:00:27   3421] #Elapsed time = 00:00:27
[03/21 06:00:27   3421] #Increased memory = 40.18 (MB)
[03/21 06:00:27   3421] #Total memory = 1168.39 (MB)
[03/21 06:00:27   3421] #Peak memory = 1352.43 (MB)
[03/21 06:00:28   3422] #
[03/21 06:00:28   3422] #Start Detail Routing..
[03/21 06:00:28   3422] #start initial detail routing ...
[03/21 06:00:28   3422] #    completing 10% with 0 violations
[03/21 06:00:28   3422] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.44 (MB), peak = 1352.43 (MB)
[03/21 06:00:28   3422] #    completing 20% with 0 violations
[03/21 06:00:28   3422] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1167.50 (MB), peak = 1352.43 (MB)
[03/21 06:00:28   3422] #    completing 30% with 0 violations
[03/21 06:00:28   3422] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1179.61 (MB), peak = 1352.43 (MB)
[03/21 06:00:36   3430] #    completing 40% with 0 violations
[03/21 06:00:36   3430] #    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1199.14 (MB), peak = 1352.43 (MB)
[03/21 06:00:44   3438] #    completing 50% with 0 violations
[03/21 06:00:44   3438] #    cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1196.69 (MB), peak = 1352.43 (MB)
[03/21 06:00:47   3442] #    completing 60% with 0 violations
[03/21 06:00:47   3442] #    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1201.41 (MB), peak = 1352.43 (MB)
[03/21 06:00:47   3442] #    completing 70% with 0 violations
[03/21 06:00:47   3442] #    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1200.10 (MB), peak = 1352.43 (MB)
[03/21 06:00:48   3442] #    completing 80% with 0 violations
[03/21 06:00:48   3442] #    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1193.73 (MB), peak = 1352.43 (MB)
[03/21 06:00:48   3442] #    completing 90% with 0 violations
[03/21 06:00:48   3442] #    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1193.97 (MB), peak = 1352.43 (MB)
[03/21 06:00:48   3442] #    completing 100% with 0 violations
[03/21 06:00:48   3442] #    cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1195.00 (MB), peak = 1352.43 (MB)
[03/21 06:00:48   3442] # ECO: 2.9% of the total area was rechecked for DRC, and 5.4% required routing.
[03/21 06:00:48   3442] #    number of violations = 0
[03/21 06:00:48   3442] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1195.26 (MB), peak = 1352.43 (MB)
[03/21 06:00:48   3442] #start 1st optimization iteration ...
[03/21 06:00:48   3442] #    number of violations = 0
[03/21 06:00:48   3442] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1172.29 (MB), peak = 1352.43 (MB)
[03/21 06:00:48   3442] #Complete Detail Routing.
[03/21 06:00:48   3442] #Total number of nets with non-default rule or having extra spacing = 63
[03/21 06:00:48   3442] #Total wire length = 15470 um.
[03/21 06:00:48   3442] #Total half perimeter of net bounding box = 8106 um.
[03/21 06:00:48   3442] #Total wire length on LAYER M1 = 15 um.
[03/21 06:00:48   3442] #Total wire length on LAYER M2 = 745 um.
[03/21 06:00:48   3442] #Total wire length on LAYER M3 = 8596 um.
[03/21 06:00:48   3442] #Total wire length on LAYER M4 = 6114 um.
[03/21 06:00:48   3442] #Total wire length on LAYER M5 = 0 um.
[03/21 06:00:48   3442] #Total wire length on LAYER M6 = 0 um.
[03/21 06:00:48   3442] #Total wire length on LAYER M7 = 0 um.
[03/21 06:00:48   3442] #Total wire length on LAYER M8 = 0 um.
[03/21 06:00:48   3442] #Total number of vias = 7254
[03/21 06:00:48   3442] #Total number of multi-cut vias = 51 (  0.7%)
[03/21 06:00:48   3442] #Total number of single cut vias = 7203 ( 99.3%)
[03/21 06:00:48   3442] #Up-Via Summary (total 7254):
[03/21 06:00:48   3442] #                   single-cut          multi-cut      Total
[03/21 06:00:48   3442] #-----------------------------------------------------------
[03/21 06:00:48   3442] #  Metal 1        2499 ( 98.0%)        51 (  2.0%)       2550
[03/21 06:00:48   3442] #  Metal 2        2421 (100.0%)         0 (  0.0%)       2421
[03/21 06:00:48   3442] #  Metal 3        2281 (100.0%)         0 (  0.0%)       2281
[03/21 06:00:48   3442] #  Metal 4           1 (100.0%)         0 (  0.0%)          1
[03/21 06:00:48   3442] #  Metal 5           1 (100.0%)         0 (  0.0%)          1
[03/21 06:00:48   3442] #-----------------------------------------------------------
[03/21 06:00:48   3442] #                 7203 ( 99.3%)        51 (  0.7%)       7254 
[03/21 06:00:48   3442] #
[03/21 06:00:48   3442] #Total number of DRC violations = 0
[03/21 06:00:48   3442] #Cpu time = 00:00:21
[03/21 06:00:48   3442] #Elapsed time = 00:00:21
[03/21 06:00:48   3442] #Increased memory = 0.83 (MB)
[03/21 06:00:48   3442] #Total memory = 1169.22 (MB)
[03/21 06:00:48   3442] #Peak memory = 1352.43 (MB)
[03/21 06:00:48   3442] #detailRoute Statistics:
[03/21 06:00:48   3442] #Cpu time = 00:00:21
[03/21 06:00:48   3442] #Elapsed time = 00:00:21
[03/21 06:00:48   3442] #Increased memory = 0.83 (MB)
[03/21 06:00:48   3442] #Total memory = 1169.22 (MB)
[03/21 06:00:48   3442] #Peak memory = 1352.43 (MB)
[03/21 06:00:48   3442] #
[03/21 06:00:48   3442] #globalDetailRoute statistics:
[03/21 06:00:48   3442] #Cpu time = 00:00:49
[03/21 06:00:48   3442] #Elapsed time = 00:00:49
[03/21 06:00:48   3442] #Increased memory = 45.14 (MB)
[03/21 06:00:48   3442] #Total memory = 1156.72 (MB)
[03/21 06:00:48   3442] #Peak memory = 1352.43 (MB)
[03/21 06:00:48   3442] #Number of warnings = 49
[03/21 06:00:48   3442] #Total number of warnings = 49
[03/21 06:00:48   3442] #Number of fails = 0
[03/21 06:00:48   3442] #Total number of fails = 0
[03/21 06:00:48   3442] #Complete globalDetailRoute on Fri Mar 21 06:00:48 2025
[03/21 06:00:48   3442] #
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]       Clock detailed routing done.
[03/21 06:00:48   3442] Checking guided vs. routed lengths for 63 nets...
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]       
[03/21 06:00:48   3442]       Guided max path lengths
[03/21 06:00:48   3442]       =======================
[03/21 06:00:48   3442]       
[03/21 06:00:48   3442]       ---------------------------------------
[03/21 06:00:48   3442]       From (um)    To (um)    Number of paths
[03/21 06:00:48   3442]       ---------------------------------------
[03/21 06:00:48   3442]          0.000     100.000          46
[03/21 06:00:48   3442]        100.000     200.000           8
[03/21 06:00:48   3442]        200.000     300.000           5
[03/21 06:00:48   3442]        300.000     400.000           1
[03/21 06:00:48   3442]        400.000     500.000           1
[03/21 06:00:48   3442]        500.000     600.000           1
[03/21 06:00:48   3442]        600.000     700.000           1
[03/21 06:00:48   3442]       ---------------------------------------
[03/21 06:00:48   3442]       
[03/21 06:00:48   3442]       Deviation of routing from guided max path lengths
[03/21 06:00:48   3442]       =================================================
[03/21 06:00:48   3442]       
[03/21 06:00:48   3442]       -------------------------------------
[03/21 06:00:48   3442]       From (%)    To (%)    Number of paths
[03/21 06:00:48   3442]       -------------------------------------
[03/21 06:00:48   3442]       below        0.000           9
[03/21 06:00:48   3442]         0.000     10.000          28
[03/21 06:00:48   3442]        10.000     20.000          13
[03/21 06:00:48   3442]        20.000     30.000           7
[03/21 06:00:48   3442]        30.000     40.000           4
[03/21 06:00:48   3442]        40.000     50.000           1
[03/21 06:00:48   3442]        50.000     60.000           1
[03/21 06:00:48   3442]       -------------------------------------
[03/21 06:00:48   3442]       
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Top 10 notable deviations of routed length from guided length
[03/21 06:00:48   3442]     =============================================================
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Net ofifo_inst/CTS_49 (63 terminals)
[03/21 06:00:48   3442]     Guided length:  max path =    77.970um, total =   294.817um
[03/21 06:00:48   3442]     Routed length:  max path =   123.600um, total =   334.120um
[03/21 06:00:48   3442]     Deviation:      max path =    58.523%,  total =    13.331%
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Net ofifo_inst/CTS_52 (64 terminals)
[03/21 06:00:48   3442]     Guided length:  max path =    77.650um, total =   271.053um
[03/21 06:00:48   3442]     Routed length:  max path =   116.200um, total =   304.860um
[03/21 06:00:48   3442]     Deviation:      max path =    49.646%,  total =    12.473%
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Net ofifo_inst/col_idx_4__fifo_instance/CTS_7 (75 terminals)
[03/21 06:00:48   3442]     Guided length:  max path =    75.425um, total =   277.158um
[03/21 06:00:48   3442]     Routed length:  max path =   104.000um, total =   335.120um
[03/21 06:00:48   3442]     Deviation:      max path =    37.885%,  total =    20.913%
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Net ofifo_inst/CTS_48 (64 terminals)
[03/21 06:00:48   3442]     Guided length:  max path =    77.308um, total =   277.680um
[03/21 06:00:48   3442]     Routed length:  max path =   106.000um, total =   321.880um
[03/21 06:00:48   3442]     Deviation:      max path =    37.115%,  total =    15.918%
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Net ofifo_inst/col_idx_7__fifo_instance/CTS_9 (52 terminals)
[03/21 06:00:48   3442]     Guided length:  max path =    58.127um, total =   222.580um
[03/21 06:00:48   3442]     Routed length:  max path =    79.200um, total =   271.040um
[03/21 06:00:48   3442]     Deviation:      max path =    36.252%,  total =    21.772%
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Net mac_array_instance/col_idx_4__mac_col_inst/CTS_8 (48 terminals)
[03/21 06:00:48   3442]     Guided length:  max path =    73.517um, total =   186.243um
[03/21 06:00:48   3442]     Routed length:  max path =    97.600um, total =   216.520um
[03/21 06:00:48   3442]     Deviation:      max path =    32.758%,  total =    16.257%
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Net CTS_55 (54 terminals)
[03/21 06:00:48   3442]     Guided length:  max path =    57.760um, total =   221.157um
[03/21 06:00:48   3442]     Routed length:  max path =    74.400um, total =   245.840um
[03/21 06:00:48   3442]     Deviation:      max path =    28.809%,  total =    11.161%
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Net CTS_57 (56 terminals)
[03/21 06:00:48   3442]     Guided length:  max path =    76.650um, total =   253.097um
[03/21 06:00:48   3442]     Routed length:  max path =    98.600um, total =   290.520um
[03/21 06:00:48   3442]     Deviation:      max path =    28.637%,  total =    14.786%
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Net ofifo_inst/col_idx_6__fifo_instance/CTS_4 (70 terminals)
[03/21 06:00:48   3442]     Guided length:  max path =    77.270um, total =   267.500um
[03/21 06:00:48   3442]     Routed length:  max path =    99.200um, total =   303.880um
[03/21 06:00:48   3442]     Deviation:      max path =    28.381%,  total =    13.600%
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442]     Net mac_array_instance/col_idx_5__mac_col_inst/CTS_11 (44 terminals)
[03/21 06:00:48   3442]     Guided length:  max path =    90.250um, total =   188.805um
[03/21 06:00:48   3442]     Routed length:  max path =   114.600um, total =   222.160um
[03/21 06:00:48   3442]     Deviation:      max path =    26.981%,  total =    17.666%
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442] Set FIXED routing status on 63 net(s)
[03/21 06:00:48   3442] Set FIXED placed status on 62 instance(s)
[03/21 06:00:48   3442] Net route status summary:
[03/21 06:00:48   3442]   Clock:        63 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=63)
[03/21 06:00:48   3442]   Non-clock: 25257 (unrouted=25257, trialRouted=0, noStatus=0, routed=0, fixed=0)
[03/21 06:00:48   3442] (Not counting 3696 nets with <2 term connections)
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442] CCOPT: Done with clock implementation routing.
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442] CCOPT: Starting congestion repair using flow wrapper.
[03/21 06:00:48   3442] Trial Route Overflow 0(H) 0(V)
[03/21 06:00:48   3442] Starting congestion repair ...
[03/21 06:00:48   3442] congRepair options: -clkGateAware 1 -rplaceIncrNPClkGateAwareMode 2.
[03/21 06:00:48   3442] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/21 06:00:48   3442] (I)       Reading DB...
[03/21 06:00:48   3442] (I)       congestionReportName   : 
[03/21 06:00:48   3442] (I)       buildTerm2TermWires    : 1
[03/21 06:00:48   3442] (I)       doTrackAssignment      : 1
[03/21 06:00:48   3442] (I)       dumpBookshelfFiles     : 0
[03/21 06:00:48   3442] (I)       numThreads             : 1
[03/21 06:00:48   3442] [NR-eagl] honorMsvRouteConstraint: false
[03/21 06:00:48   3442] (I)       honorPin               : false
[03/21 06:00:48   3442] (I)       honorPinGuide          : true
[03/21 06:00:48   3442] (I)       honorPartition         : false
[03/21 06:00:48   3442] (I)       allowPartitionCrossover: false
[03/21 06:00:48   3442] (I)       honorSingleEntry       : true
[03/21 06:00:48   3442] (I)       honorSingleEntryStrong : true
[03/21 06:00:48   3442] (I)       handleViaSpacingRule   : false
[03/21 06:00:48   3442] (I)       PDConstraint           : none
[03/21 06:00:48   3442] (I)       expBetterNDRHandling   : false
[03/21 06:00:48   3442] [NR-eagl] honorClockSpecNDR      : 0
[03/21 06:00:48   3442] (I)       routingEffortLevel     : 3
[03/21 06:00:48   3442] [NR-eagl] minRouteLayer          : 2
[03/21 06:00:48   3442] [NR-eagl] maxRouteLayer          : 2147483647
[03/21 06:00:48   3442] (I)       numRowsPerGCell        : 1
[03/21 06:00:48   3442] (I)       speedUpLargeDesign     : 0
[03/21 06:00:48   3442] (I)       speedUpBlkViolationClean: 0
[03/21 06:00:48   3442] (I)       multiThreadingTA       : 0
[03/21 06:00:48   3442] (I)       blockedPinEscape       : 1
[03/21 06:00:48   3442] (I)       blkAwareLayerSwitching : 0
[03/21 06:00:48   3442] (I)       betterClockWireModeling: 1
[03/21 06:00:48   3442] (I)       punchThroughDistance   : 500.00
[03/21 06:00:48   3442] (I)       scenicBound            : 1.15
[03/21 06:00:48   3442] (I)       maxScenicToAvoidBlk    : 100.00
[03/21 06:00:48   3442] (I)       source-to-sink ratio   : 0.00
[03/21 06:00:48   3442] (I)       targetCongestionRatioH : 1.00
[03/21 06:00:48   3442] (I)       targetCongestionRatioV : 1.00
[03/21 06:00:48   3442] (I)       layerCongestionRatio   : 0.70
[03/21 06:00:48   3442] (I)       m1CongestionRatio      : 0.10
[03/21 06:00:48   3442] (I)       m2m3CongestionRatio    : 0.70
[03/21 06:00:48   3442] (I)       localRouteEffort       : 1.00
[03/21 06:00:48   3442] (I)       numSitesBlockedByOneVia: 8.00
[03/21 06:00:48   3442] (I)       supplyScaleFactorH     : 1.00
[03/21 06:00:48   3442] (I)       supplyScaleFactorV     : 1.00
[03/21 06:00:48   3442] (I)       highlight3DOverflowFactor: 0.00
[03/21 06:00:48   3442] (I)       doubleCutViaModelingRatio: 0.00
[03/21 06:00:48   3442] (I)       blockTrack             : 
[03/21 06:00:48   3442] (I)       readTROption           : true
[03/21 06:00:48   3442] (I)       extraSpacingBothSide   : false
[03/21 06:00:48   3442] [NR-eagl] numTracksPerClockWire  : 0
[03/21 06:00:48   3442] (I)       routeSelectedNetsOnly  : false
[03/21 06:00:48   3442] (I)       before initializing RouteDB syMemory usage = 1452.6 MB
[03/21 06:00:48   3442] (I)       starting read tracks
[03/21 06:00:48   3442] (I)       build grid graph
[03/21 06:00:48   3442] (I)       build grid graph start
[03/21 06:00:48   3442] [NR-eagl] Layer1 has no routable track
[03/21 06:00:48   3442] [NR-eagl] Layer2 has single uniform track structure
[03/21 06:00:48   3442] [NR-eagl] Layer3 has single uniform track structure
[03/21 06:00:48   3442] [NR-eagl] Layer4 has single uniform track structure
[03/21 06:00:48   3442] [NR-eagl] Layer5 has single uniform track structure
[03/21 06:00:48   3442] [NR-eagl] Layer6 has single uniform track structure
[03/21 06:00:48   3442] [NR-eagl] Layer7 has single uniform track structure
[03/21 06:00:48   3442] [NR-eagl] Layer8 has single uniform track structure
[03/21 06:00:48   3442] (I)       build grid graph end
[03/21 06:00:48   3442] (I)       Layer1   numNetMinLayer=24839
[03/21 06:00:48   3442] (I)       Layer2   numNetMinLayer=0
[03/21 06:00:48   3442] (I)       Layer3   numNetMinLayer=63
[03/21 06:00:48   3442] (I)       Layer4   numNetMinLayer=0
[03/21 06:00:48   3442] (I)       Layer5   numNetMinLayer=0
[03/21 06:00:48   3442] (I)       Layer6   numNetMinLayer=0
[03/21 06:00:48   3442] (I)       Layer7   numNetMinLayer=418
[03/21 06:00:48   3442] (I)       Layer8   numNetMinLayer=0
[03/21 06:00:48   3442] (I)       numViaLayers=7
[03/21 06:00:48   3442] (I)       end build via table
[03/21 06:00:48   3442] [NR-eagl] numRoutingBlks=0 numInstBlks=865 numPGBlocks=1649 numBumpBlks=0 numBoundaryFakeBlks=0
[03/21 06:00:48   3442] [NR-eagl] numPreroutedNet = 63  numPreroutedWires = 7654
[03/21 06:00:48   3442] (I)       readDataFromPlaceDB
[03/21 06:00:48   3442] (I)       Read net information..
[03/21 06:00:48   3442] [NR-eagl] Read numTotalNets=25320  numIgnoredNets=63
[03/21 06:00:48   3442] (I)       Read testcase time = 0.010 seconds
[03/21 06:00:48   3442] 
[03/21 06:00:48   3442] (I)       totalPins=78153  totalGlobalPin=73400 (93.92%)
[03/21 06:00:48   3442] (I)       Model blockage into capacity
[03/21 06:00:48   3442] (I)       Read numBlocks=3628  numPreroutedWires=7654  numCapScreens=0
[03/21 06:00:48   3443] (I)       blocked area on Layer1 : 0  (0.00%)
[03/21 06:00:48   3443] (I)       blocked area on Layer2 : 638702927600  (9.09%)
[03/21 06:00:48   3443] (I)       blocked area on Layer3 : 504922881400  (7.18%)
[03/21 06:00:48   3443] (I)       blocked area on Layer4 : 554583288000  (7.89%)
[03/21 06:00:48   3443] (I)       blocked area on Layer5 : 548986272000  (7.81%)
[03/21 06:00:48   3443] (I)       blocked area on Layer6 : 629202000  (0.01%)
[03/21 06:00:48   3443] (I)       blocked area on Layer7 : 0  (0.00%)
[03/21 06:00:48   3443] (I)       blocked area on Layer8 : 0  (0.00%)
[03/21 06:00:48   3443] (I)       Modeling time = 0.290 seconds
[03/21 06:00:48   3443] 
[03/21 06:00:49   3443] (I)       Number of ignored nets = 63
[03/21 06:00:49   3443] (I)       Number of fixed nets = 63.  Ignored: Yes
[03/21 06:00:49   3443] (I)       Number of clock nets = 63.  Ignored: No
[03/21 06:00:49   3443] (I)       Number of analog nets = 0.  Ignored: Yes
[03/21 06:00:49   3443] (I)       Number of special nets = 0.  Ignored: Yes
[03/21 06:00:49   3443] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/21 06:00:49   3443] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/21 06:00:49   3443] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/21 06:00:49   3443] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/21 06:00:49   3443] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/21 06:00:49   3443] (I)       Before initializing earlyGlobalRoute syMemory usage = 1477.6 MB
[03/21 06:00:49   3443] (I)       Layer1  viaCost=300.00
[03/21 06:00:49   3443] (I)       Layer2  viaCost=100.00
[03/21 06:00:49   3443] (I)       Layer3  viaCost=100.00
[03/21 06:00:49   3443] (I)       Layer4  viaCost=100.00
[03/21 06:00:49   3443] (I)       Layer5  viaCost=100.00
[03/21 06:00:49   3443] (I)       Layer6  viaCost=200.00
[03/21 06:00:49   3443] (I)       Layer7  viaCost=100.00
[03/21 06:00:49   3443] (I)       ---------------------Grid Graph Info--------------------
[03/21 06:00:49   3443] (I)       routing area        :  (0, 0) - (3700000, 1900000)
[03/21 06:00:49   3443] (I)       core area           :  (50000, 50000) - (3650000, 1850000)
[03/21 06:00:49   3443] (I)       Site Width          :   400  (dbu)
[03/21 06:00:49   3443] (I)       Row Height          :  3600  (dbu)
[03/21 06:00:49   3443] (I)       GCell Width         :  3600  (dbu)
[03/21 06:00:49   3443] (I)       GCell Height        :  3600  (dbu)
[03/21 06:00:49   3443] (I)       grid                :  1027   527     8
[03/21 06:00:49   3443] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/21 06:00:49   3443] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/21 06:00:49   3443] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/21 06:00:49   3443] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/21 06:00:49   3443] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/21 06:00:49   3443] (I)       First Track Coord   :     0   200   400   200   400   200  2000  2200
[03/21 06:00:49   3443] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/21 06:00:49   3443] (I)       Total num of tracks :     0  9250  4749  9250  4749  9250  1187  2312
[03/21 06:00:49   3443] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/21 06:00:49   3443] (I)       --------------------------------------------------------
[03/21 06:00:49   3443] 
[03/21 06:00:49   3443] [NR-eagl] ============ Routing rule table ============
[03/21 06:00:49   3443] [NR-eagl] Rule id 0. Nets 0 
[03/21 06:00:49   3443] [NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/21 06:00:49   3443] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/21 06:00:49   3443] [NR-eagl] Rule id 1. Nets 25257 
[03/21 06:00:49   3443] [NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/21 06:00:49   3443] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/21 06:00:49   3443] [NR-eagl] ========================================
[03/21 06:00:49   3443] [NR-eagl] 
[03/21 06:00:49   3443] (I)       After initializing earlyGlobalRoute syMemory usage = 1511.7 MB
[03/21 06:00:49   3443] (I)       Loading and dumping file time : 0.60 seconds
[03/21 06:00:49   3443] (I)       free getNanoCongMap()->getMpool()
[03/21 06:00:49   3443] (I)       ============= Initialization =============
[03/21 06:00:49   3443] (I)       total 2D Cap : 2437473 = (1219049 H, 1218424 V)
[03/21 06:00:49   3443] [NR-eagl] Layer group 1: route 418 net(s) in layer range [7, 8]
[03/21 06:00:49   3443] (I)       ============  Phase 1a Route ============
[03/21 06:00:49   3443] (I)       Phase 1a runs 0.01 seconds
[03/21 06:00:49   3443] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/21 06:00:49   3443] (I)       Usage: 26764 = (12962 H, 13802 V) = (1.06% H, 1.13% V) = (2.333e+04um H, 2.484e+04um V)
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] (I)       ============  Phase 1b Route ============
[03/21 06:00:49   3443] (I)       Phase 1b runs 0.01 seconds
[03/21 06:00:49   3443] (I)       Usage: 26793 = (12976 H, 13817 V) = (1.06% H, 1.13% V) = (2.336e+04um H, 2.487e+04um V)
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] (I)       earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.822740e+04um
[03/21 06:00:49   3443] (I)       ============  Phase 1c Route ============
[03/21 06:00:49   3443] (I)       Level2 Grid: 206 x 106
[03/21 06:00:49   3443] (I)       Phase 1c runs 0.01 seconds
[03/21 06:00:49   3443] (I)       Usage: 26793 = (12976 H, 13817 V) = (1.06% H, 1.13% V) = (2.336e+04um H, 2.487e+04um V)
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] (I)       ============  Phase 1d Route ============
[03/21 06:00:49   3443] (I)       Phase 1d runs 0.00 seconds
[03/21 06:00:49   3443] (I)       Usage: 26802 = (12989 H, 13813 V) = (1.07% H, 1.13% V) = (2.338e+04um H, 2.486e+04um V)
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] (I)       ============  Phase 1e Route ============
[03/21 06:00:49   3443] (I)       Phase 1e runs 0.00 seconds
[03/21 06:00:49   3443] (I)       Usage: 26802 = (12989 H, 13813 V) = (1.07% H, 1.13% V) = (2.338e+04um H, 2.486e+04um V)
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 4.824360e+04um
[03/21 06:00:49   3443] [NR-eagl] 
[03/21 06:00:49   3443] (I)       dpBasedLA: time=0.02  totalOF=3012  totalVia=22377  totalWL=26801  total(Via+WL)=49178 
[03/21 06:00:49   3443] (I)       total 2D Cap : 25366205 = (10277715 H, 15088490 V)
[03/21 06:00:49   3443] [NR-eagl] Layer group 2: route 24839 net(s) in layer range [2, 8]
[03/21 06:00:49   3443] (I)       ============  Phase 1a Route ============
[03/21 06:00:49   3443] (I)       Phase 1a runs 0.06 seconds
[03/21 06:00:49   3443] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/21 06:00:49   3443] (I)       Usage: 344606 = (185387 H, 159219 V) = (1.80% H, 1.06% V) = (3.337e+05um H, 2.866e+05um V)
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] (I)       ============  Phase 1b Route ============
[03/21 06:00:49   3443] (I)       Phase 1b runs 0.02 seconds
[03/21 06:00:49   3443] (I)       Usage: 344607 = (185387 H, 159220 V) = (1.80% H, 1.06% V) = (3.337e+05um H, 2.866e+05um V)
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] (I)       earlyGlobalRoute overflow of layer group 2: 0.56% H + 0.00% V. EstWL: 5.720490e+05um
[03/21 06:00:49   3443] (I)       ============  Phase 1c Route ============
[03/21 06:00:49   3443] (I)       Level2 Grid: 206 x 106
[03/21 06:00:49   3443] (I)       Phase 1c runs 0.06 seconds
[03/21 06:00:49   3443] (I)       Usage: 351401 = (191790 H, 159611 V) = (1.87% H, 1.06% V) = (3.452e+05um H, 2.873e+05um V)
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] (I)       ============  Phase 1d Route ============
[03/21 06:00:49   3443] (I)       Phase 1d runs 0.01 seconds
[03/21 06:00:49   3443] (I)       Usage: 351401 = (191790 H, 159611 V) = (1.87% H, 1.06% V) = (3.452e+05um H, 2.873e+05um V)
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] (I)       ============  Phase 1e Route ============
[03/21 06:00:49   3443] (I)       Phase 1e runs 0.00 seconds
[03/21 06:00:49   3443] (I)       Usage: 351401 = (191790 H, 159611 V) = (1.87% H, 1.06% V) = (3.452e+05um H, 2.873e+05um V)
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.01% H + 0.00% V. EstWL: 5.842782e+05um
[03/21 06:00:49   3443] [NR-eagl] 
[03/21 06:00:49   3443] (I)       dpBasedLA: time=0.09  totalOF=6626  totalVia=136234  totalWL=324594  total(Via+WL)=460828 
[03/21 06:00:49   3443] (I)       ============  Phase 1l Route ============
[03/21 06:00:49   3443] (I)       Total Global Routing Runtime: 0.55 seconds
[03/21 06:00:49   3443] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[03/21 06:00:49   3443] [NR-eagl] Overflow after earlyGlobalRoute 0.01% H + 0.00% V
[03/21 06:00:49   3443] (I)       
[03/21 06:00:49   3443] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/21 06:00:49   3443] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/21 06:00:49   3443] 
[03/21 06:00:49   3443] ** np local hotspot detection info verbose **
[03/21 06:00:49   3443] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/21 06:00:49   3443] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/21 06:00:49   3443] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/21 06:00:49   3443] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/21 06:00:49   3443] 
[03/21 06:00:49   3443] describeCongestion: hCong = 0.00 vCong = 0.00
[03/21 06:00:49   3443] Skipped repairing congestion.
[03/21 06:00:49   3443] (I)       ============= track Assignment ============
[03/21 06:00:49   3443] (I)       extract Global 3D Wires
[03/21 06:00:49   3443] (I)       Extract Global WL : time=0.01
[03/21 06:00:49   3443] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/21 06:00:49   3443] (I)       Initialization real time=0.07 seconds
[03/21 06:00:50   3444] (I)       Kernel real time=0.26 seconds
[03/21 06:00:50   3444] (I)       End Greedy Track Assignment
[03/21 06:00:50   3444] [NR-eagl] Layer1(M1)(F) length: 1.540000e+01um, number of vias: 79872
[03/21 06:00:50   3444] [NR-eagl] Layer2(M2)(V) length: 1.470447e+05um, number of vias: 104417
[03/21 06:00:50   3444] [NR-eagl] Layer3(M3)(H) length: 2.298880e+05um, number of vias: 11265
[03/21 06:00:50   3444] [NR-eagl] Layer4(M4)(V) length: 8.038647e+04um, number of vias: 4947
[03/21 06:00:50   3444] [NR-eagl] Layer5(M5)(H) length: 9.177008e+04um, number of vias: 4022
[03/21 06:00:50   3444] [NR-eagl] Layer6(M6)(V) length: 4.412459e+04um, number of vias: 3094
[03/21 06:00:50   3444] [NR-eagl] Layer7(M7)(H) length: 3.517480e+04um, number of vias: 3628
[03/21 06:00:50   3444] [NR-eagl] Layer8(M8)(V) length: 3.081020e+04um, number of vias: 0
[03/21 06:00:50   3444] [NR-eagl] Total length: 6.592142e+05um, number of vias: 211245
[03/21 06:00:50   3444] End of congRepair (cpu=0:00:01.8, real=0:00:02.0)
[03/21 06:00:50   3444] 
[03/21 06:00:50   3444] CCOPT: Done with congestion repair using flow wrapper.
[03/21 06:00:50   3444] 
[03/21 06:00:50   3444] #spOpts: N=65 
[03/21 06:00:50   3444] Core basic site is core
[03/21 06:00:50   3444] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 06:00:50   3444]     Clock implementation routing done.
[03/21 06:00:50   3444]     Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=23065 and nets=29016 using extraction engine 'preRoute' .
[03/21 06:00:50   3444] PreRoute RC Extraction called for design core.
[03/21 06:00:50   3444] RC Extraction called in multi-corner(2) mode.
[03/21 06:00:50   3444] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:00:50   3444] RCMode: PreRoute
[03/21 06:00:50   3444]       RC Corner Indexes            0       1   
[03/21 06:00:50   3444] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:00:50   3444] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:00:50   3444] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:00:50   3444] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:00:50   3444] Shrink Factor                : 1.00000
[03/21 06:00:50   3444] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 06:00:50   3444] Using capacitance table file ...
[03/21 06:00:50   3444] Updating RC grid for preRoute extraction ...
[03/21 06:00:50   3444] Initializing multi-corner capacitance tables ... 
[03/21 06:00:50   3444] Initializing multi-corner resistance tables ...
[03/21 06:00:51   3445] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1456.895M)
[03/21 06:00:51   3445] 
[03/21 06:00:51   3445]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/21 06:00:51   3445]     Rebuilding timing graph... 
[03/21 06:00:51   3445]     Rebuilding timing graph done.
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Routing Correlation Report
[03/21 06:00:51   3446]     ==========================
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Top/Trunk Low-Fanout (<=5) Routes:
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/21 06:00:51   3446]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Gate Delay           ns          0.078        0.078      0.997       0.015        0.016      0.997      1.053         0.944
[03/21 06:00:51   3446]     S->S Wire Len.       um        153.233      153.750      1.003     204.890      204.577      1.000      0.998         1.001
[03/21 06:00:51   3446]     S->S Wire Res.       Ohm       175.619      176.612      1.006     222.950      223.883      1.000      1.004         0.996
[03/21 06:00:51   3446]     S->S Wire Res./um    Ohm         2.014        1.441      0.715       2.294        0.713      0.261      0.081         0.839
[03/21 06:00:51   3446]     Total Wire Len.      um        244.026      245.575      1.006     279.408      279.818      1.000      1.001         0.999
[03/21 06:00:51   3446]     Trans. Time          ns          0.057        0.058      1.005       0.026        0.026      0.998      1.009         0.988
[03/21 06:00:51   3446]     Wire Cap.            fF         32.155       32.388      1.007      35.285       35.417      1.000      1.004         0.996
[03/21 06:00:51   3446]     Wire Cap./um         fF          0.164        0.127      0.771       0.124        0.055      0.525      0.234         1.178
[03/21 06:00:51   3446]     Wire Delay           ns          0.006        0.006      0.998       0.009        0.008      1.000      0.994         1.005
[03/21 06:00:51   3446]     Wire Skew            ns          0.002        0.002      1.011       0.004        0.004      1.000      1.011         0.989
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Top/Trunk High-Fanout (>5) Routes:
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/21 06:00:51   3446]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Gate Delay           ns          0.080        0.080      1.002       0.017        0.017      1.000      1.002         0.998
[03/21 06:00:51   3446]     S->S Wire Len.       um        157.909      161.085      1.020     117.046      118.437      1.000      1.012         0.988
[03/21 06:00:51   3446]     S->S Wire Res.       Ohm       185.173      189.029      1.021     129.533      131.745      0.999      1.016         0.982
[03/21 06:00:51   3446]     S->S Wire Res./um    Ohm         1.327        1.314      0.990       0.438        0.391      0.984      0.878         1.103
[03/21 06:00:51   3446]     Total Wire Len.      um        386.315      390.000      1.010     146.007      147.574      1.000      1.011         0.989
[03/21 06:00:51   3446]     Trans. Time          ns          0.088        0.089      1.011       0.005        0.005      0.991      1.007         0.976
[03/21 06:00:51   3446]     Wire Cap.            fF         60.164       61.040      1.015      21.793       22.296      1.000      1.023         0.977
[03/21 06:00:51   3446]     Wire Cap./um         fF          0.157        0.158      1.003       0.006        0.006      0.984      0.928         1.044
[03/21 06:00:51   3446]     Wire Delay           ns          0.013        0.013      1.034       0.011        0.011      0.999      1.014         0.985
[03/21 06:00:51   3446]     Wire Skew            ns          0.009        0.010      1.043       0.006        0.006      0.999      1.039         0.961
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Leaf Routes:
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
[03/21 06:00:51   3446]                                   Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Gate Delay           ns          0.092        0.091      0.993      0.010         0.010      0.992      0.988         0.996
[03/21 06:00:51   3446]     S->S Wire Len.       um         47.326       54.613      1.154     23.653        26.834      0.916      1.039         0.807
[03/21 06:00:51   3446]     S->S Wire Res.       Ohm        75.812       79.023      1.042     33.878        35.878      0.886      0.938         0.836
[03/21 06:00:51   3446]     S->S Wire Res./um    Ohm         1.684        1.506      0.894      0.329         0.243      0.880      0.648         1.195
[03/21 06:00:51   3446]     Total Wire Len.      um        218.605      226.573      1.036     83.892        87.235      0.996      1.036         0.958
[03/21 06:00:51   3446]     Trans. Time          ns          0.090        0.089      0.996      0.010         0.010      0.992      0.991         0.993
[03/21 06:00:51   3446]     Wire Cap.            fF         40.560       39.159      0.965     15.821        15.324      0.979      0.948         1.011
[03/21 06:00:51   3446]     Wire Cap./um         fF          0.185        0.173      0.935      0.010         0.012      0.555      0.679         0.454
[03/21 06:00:51   3446]     Wire Delay           ns          0.004        0.005      1.170      0.003         0.003      0.872      0.854         0.890
[03/21 06:00:51   3446]     Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     -----------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Route Sink Pin                                                                   Difference (%)
[03/21 06:00:51   3446]     -----------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     mac_array_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Af295/I                               -50.000
[03/21 06:00:51   3446]     mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Af29f/I       -16.667
[03/21 06:00:51   3446]     CTS_ccl_BUF_CLOCK_NODE_UID_Af3e6/I                                                   12.000
[03/21 06:00:51   3446]     CTS_cdb_BUF_CLOCK_NODE_UID_Af5ea/I                                                    4.054
[03/21 06:00:51   3446]     CTS_ccl_BUF_CLOCK_NODE_UID_Af3e7/I                                                    2.062
[03/21 06:00:51   3446]     -----------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/21 06:00:51   3446]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     M1                              0.000um       0.800um       1.787         0.272         0.487
[03/21 06:00:51   3446]     M2                              0.000um       7.000um       1.599         0.282         0.451
[03/21 06:00:51   3446]     M3                           1095.500um    1103.200um       1.599         0.282         0.451
[03/21 06:00:51   3446]     M4                            856.705um     853.600um       1.599         0.282         0.451
[03/21 06:00:51   3446]     Preferred Layer Adherence     100.000%       99.603%          -             -             -
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     No transition time violation increases to report
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Top Wire Delay Differences (Top/Trunk High-Fanout routes):
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     ----------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Route Sink Pin                                                            Difference (%)
[03/21 06:00:51   3446]     ----------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Af29d/I                                -75.000
[03/21 06:00:51   3446]     ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Af2a8/I                                -29.545
[03/21 06:00:51   3446]     ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Af296/I                                -28.261
[03/21 06:00:51   3446]     ofifo_inst/col_idx_4__fifo_instance/CTS_ccl_BUF_CLOCK_NODE_UID_Af2af/I       -26.786
[03/21 06:00:51   3446]     ofifo_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Af29c/I                                -22.951
[03/21 06:00:51   3446]     ----------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/21 06:00:51   3446]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     M2                              0.000um      12.000um       1.599         0.282         0.451
[03/21 06:00:51   3446]     M3                           1165.633um    1173.800um       1.599         0.282         0.451
[03/21 06:00:51   3446]     M4                            765.940um     764.200um       1.599         0.282         0.451
[03/21 06:00:51   3446]     Preferred Layer Adherence     100.000%       99.385%          -             -             -
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     No transition time violation increases to report
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Top Wire Delay Differences (Leaf routes):
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     -------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Route Sink Pin                                                   Difference (%)
[03/21 06:00:51   3446]     -------------------------------------------------------------------------------
[03/21 06:00:51   3446]     mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_53_/CP         -681.818
[03/21 06:00:51   3446]     mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_55_/CP         -616.667
[03/21 06:00:51   3446]     mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_29_/CP         -466.667
[03/21 06:00:51   3446]     ofifo_inst/col_idx_3__fifo_instance/q4_reg_10_/CP                   -387.500
[03/21 06:00:51   3446]     mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_29_/CP       -383.333
[03/21 06:00:51   3446]     -------------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Clock Tree Layer Assignment (Leaf Routes):
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
[03/21 06:00:51   3446]                                                              (Ohm um^-1)    (fF um^-1)    (fs um^-2)
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     M1                              0.000um      14.600um       1.787         0.272         0.487
[03/21 06:00:51   3446]     M2                              0.000um     725.600um       1.599         0.282         0.451
[03/21 06:00:51   3446]     M3                           5514.302um    6319.000um       1.599         0.282         0.451
[03/21 06:00:51   3446]     M4                           5634.530um    4496.000um       1.599         0.282         0.451
[03/21 06:00:51   3446]     Preferred Layer Adherence     100.000%       93.594%          -             -             -
[03/21 06:00:51   3446]     ------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Transition Time Violating Nets (Leaf Routes)
[03/21 06:00:51   3446]     ============================================
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Net: mac_array_instance/col_idx_8__mac_col_inst/CTS_10:
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     -------------------------------------------------------------------------
[03/21 06:00:51   3446]     Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
[03/21 06:00:51   3446]                          Length        Via Count     Length        Via Count
[03/21 06:00:51   3446]     -------------------------------------------------------------------------
[03/21 06:00:51   3446]     M2                     0.000um      67            29.200um         67
[03/21 06:00:51   3446]     M3                   141.290um      67           164.400um         60
[03/21 06:00:51   3446]     M4                   124.973um     100           100.400um         55
[03/21 06:00:51   3446]     -------------------------------------------------------------------------
[03/21 06:00:51   3446]     Totals               265.000um     234           293.000um        182
[03/21 06:00:51   3446]     -------------------------------------------------------------------------
[03/21 06:00:51   3446]     Quantity             Pre-Route     Post-Route        -             -
[03/21 06:00:51   3446]     -------------------------------------------------------------------------
[03/21 06:00:51   3446]     S->WS OverSlew         0.000ns       0.002ns         -             -
[03/21 06:00:51   3446]     S->WS Trans. Time      0.104ns       0.107ns         -             -
[03/21 06:00:51   3446]     S->WS Wire Len.       65.090um      81.200um         -             -
[03/21 06:00:51   3446]     S->WS Wire Res.      106.856Ohm    120.643Ohm        -             -
[03/21 06:00:51   3446]     Wire Cap.             49.244fF      51.301fF         -             -
[03/21 06:00:51   3446]     -------------------------------------------------------------------------
[03/21 06:00:51   3446]     Pre-route worst sink:
[03/21 06:00:51   3446]     mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP.
[03/21 06:00:51   3446]     Post-route worst sink:
[03/21 06:00:51   3446]     mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_23_/CP.
[03/21 06:00:51   3446]     -------------------------------------------------------------------------
[03/21 06:00:51   3446]     Driver instance:
[03/21 06:00:51   3446]     mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_CLOCK_NODE_UID_Af-
[03/21 06:00:51   3446]     39c.
[03/21 06:00:51   3446]     Driver fanout: 66.
[03/21 06:00:51   3446]     Driver cell: CKBD12.
[03/21 06:00:51   3446]     -------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Via Selection for Estimated Routes (rule default):
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     ----------------------------------------------------------------
[03/21 06:00:51   3446]     Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/21 06:00:51   3446]     Range                    (Ohm)    (fF)     (fs)     Only
[03/21 06:00:51   3446]     ----------------------------------------------------------------
[03/21 06:00:51   3446]     M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
[03/21 06:00:51   3446]     M2-M3    VIA23_1cut      1.500    0.030    0.046    false
[03/21 06:00:51   3446]     M3-M4    VIA34_1cut      1.500    0.030    0.046    false
[03/21 06:00:51   3446]     M4-M5    VIA45_1cut      1.500    0.030    0.046    false
[03/21 06:00:51   3446]     M5-M6    VIA56_1cut      1.500    0.028    0.043    false
[03/21 06:00:51   3446]     M6-M7    VIA67_1cut      0.220    0.099    0.022    false
[03/21 06:00:51   3446]     M7-M8    VIA78_1cut      0.220    0.119    0.026    false
[03/21 06:00:51   3446]     ----------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Post-Route Via Usage Statistics:
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     Layer    Via Cell            Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
[03/21 06:00:51   3446]     Range                        (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
[03/21 06:00:51   3446]                                                             Count                          Count                            Count                 
[03/21 06:00:51   3446]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     M1-M2    VIA12_1cut          1.500    0.032    0.047      13          1%        -        -           -           -        -          -         -
[03/21 06:00:51   3446]     M1-M2    VIA12_1cut_FAT_V    1.500    0.042    0.063       1          0%        -        -           -           -        -          -         -
[03/21 06:00:51   3446]     M1-M2    VIA12_1cut_V        1.500    0.032    0.047    2422         98%       ER        63         89%        ER         -          -         -
[03/21 06:00:51   3446]     M1-M2    VIA12_2cut_N        0.750    0.059    0.044      35          1%        -         5          7%          -        -          -         -
[03/21 06:00:51   3446]     M1-M2    VIA12_2cut_S        0.750    0.059    0.044       8          0%        -         3          4%          -        -          -         -
[03/21 06:00:51   3446]     M2-M3    VIA23_1cut          1.500    0.030    0.046    2352        100%       ER        69        100%        ER         -          -         -
[03/21 06:00:51   3446]     M3-M4    VIA34_1cut          1.500    0.030    0.046    2179        100%       ER       102        100%        ER         -          -         -
[03/21 06:00:51   3446]     M4-M5    VIA45_1cut          1.500    0.030    0.046      -          -          -         1        100%        ER         -          -         -
[03/21 06:00:51   3446]     M5-M6    VIA56_1cut          1.500    0.028    0.043      -          -          -         1        100%        ER         -          -         -
[03/21 06:00:51   3446]     --------------------------------------------------------------------------------------------------------------------------------------------------
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     Tag Key:
[03/21 06:00:51   3446]     	E=Used for route estimates;
[03/21 06:00:51   3446]     	R=Most frequently used by router for this net type and layer transition.
[03/21 06:00:51   3446]     
[03/21 06:00:51   3446]     
[03/21 06:00:52   3446]     Clock DAG stats after routing clock trees:
[03/21 06:00:52   3446]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 06:00:52   3446]       cell areas     : b=415.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=415.080um^2
[03/21 06:00:52   3446]       gate capacitance : top=0.000pF, trunk=0.230pF, leaf=2.553pF, total=2.783pF
[03/21 06:00:52   3446]       wire capacitance : top=0.000pF, trunk=0.564pF, leaf=1.997pF, total=2.561pF
[03/21 06:00:52   3446]       wire lengths   : top=0.000um, trunk=3914.600um, leaf=11555.200um, total=15469.800um
[03/21 06:00:52   3446]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 06:00:52   3446]     Clock DAG net violations after routing clock trees:
[03/21 06:00:52   3446]       Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 06:00:52   3446]       Transition  : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns
[03/21 06:00:52   3446]     Clock tree state after routing clock trees:
[03/21 06:00:52   3446]       clock_tree clk: worst slew is leaf(0.107),trunk(0.100),top(nil), margined worst slew is leaf(0.107),trunk(0.100),top(nil)
[03/21 06:00:52   3446]       skew_group clk/CON: insertion delay [min=0.365, max=0.421, avg=0.402, sd=0.010], skew [0.056 vs 0.057, 99.7% {0.375, 0.403, 0.421}] (wid=0.087 ws=0.048) (gid=0.373 gs=0.059)
[03/21 06:00:52   3446]     Clock network insertion delays are now [0.365ns, 0.421ns] average 0.402ns std.dev 0.010ns
[03/21 06:00:52   3446]     Legalizer reserving space for clock trees... 
[03/21 06:00:52   3446]     Legalizer reserving space for clock trees done.
[03/21 06:00:52   3446]     PostConditioning... 
[03/21 06:00:52   3446]       Update timing... 
[03/21 06:00:52   3446]         Updating timing graph... 
[03/21 06:00:52   3446]           
[03/21 06:00:52   3446] #################################################################################
[03/21 06:00:52   3446] # Design Stage: PreRoute
[03/21 06:00:52   3446] # Design Name: core
[03/21 06:00:52   3446] # Design Mode: 65nm
[03/21 06:00:52   3446] # Analysis Mode: MMMC Non-OCV 
[03/21 06:00:52   3446] # Parasitics Mode: No SPEF/RCDB
[03/21 06:00:52   3446] # Signoff Settings: SI Off 
[03/21 06:00:52   3446] #################################################################################
[03/21 06:00:52   3447] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:00:52   3447] Calculate delays in BcWc mode...
[03/21 06:00:53   3447] Topological Sorting (CPU = 0:00:00.0, MEM = 1521.7M, InitMEM = 1521.7M)
[03/21 06:00:55   3450] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:00:55   3450] End delay calculation. (MEM=1595.42 CPU=0:00:02.8 REAL=0:00:02.0)
[03/21 06:00:56   3450] *** CDM Built up (cpu=0:00:03.8  real=0:00:04.0  mem= 1595.4M) ***
[03/21 06:00:56   3450]         Updating timing graph done.
[03/21 06:00:56   3450]         Updating latch analysis... 
[03/21 06:00:56   3450]         Updating latch analysis done.
[03/21 06:00:56   3450]       Update timing done.
[03/21 06:00:56   3450]       Invalidating timing
[03/21 06:00:56   3450]       PostConditioning active optimizations:
[03/21 06:00:56   3450]        - DRV fixing with cell sizing
[03/21 06:00:56   3450]       
[03/21 06:00:56   3450]       Currently running CTS, using active skew data
[03/21 06:00:56   3450]       Rebuilding timing graph... 
[03/21 06:00:56   3450]       Rebuilding timing graph done.
[03/21 06:00:56   3450]       Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
[03/21 06:00:56   3450]       Rebuilding timing graph   cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 06:00:56   3450]       Rebuilding timing graph   cell areas     : b=415.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=415.080um^2
[03/21 06:00:56   3450]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.230pF, leaf=2.553pF, total=2.783pF
[03/21 06:00:56   3450]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.564pF, leaf=1.997pF, total=2.561pF
[03/21 06:00:56   3450]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3914.600um, leaf=11555.200um, total=15469.800um
[03/21 06:00:56   3450]       Rebuilding timing graph   sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 06:00:56   3450]       Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
[03/21 06:00:56   3450]       Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 06:00:56   3450]       Rebuilding timing graph   Transition  : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns
[03/21 06:00:56   3450]       Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/21 06:00:56   3450]       Clock DAG stats PostConditioning initial state:
[03/21 06:00:56   3450]         cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 06:00:56   3450]         cell areas     : b=415.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=415.080um^2
[03/21 06:00:56   3450]         gate capacitance : top=0.000pF, trunk=0.230pF, leaf=2.553pF, total=2.783pF
[03/21 06:00:56   3450]         wire capacitance : top=0.000pF, trunk=0.564pF, leaf=1.997pF, total=2.561pF
[03/21 06:00:56   3450]         wire lengths   : top=0.000um, trunk=3914.600um, leaf=11555.200um, total=15469.800um
[03/21 06:00:56   3450]         sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 06:00:56   3450]       Clock DAG net violations PostConditioning initial state:
[03/21 06:00:56   3450]         Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 06:00:56   3450]         Transition  : {count=1, worst=[0.002ns]} avg=0.002ns sd=0.000ns
[03/21 06:00:56   3450]       Recomputing CTS skew targets... 
[03/21 06:00:56   3450]         Resolving skew group constraints... 
[03/21 06:00:56   3450]           Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/21 06:00:56   3450]         Resolving skew group constraints done.
[03/21 06:00:56   3450]       Recomputing CTS skew targets done.
[03/21 06:00:56   3450]       Fixing DRVs... 
[03/21 06:00:56   3450]         Fixing clock tree DRVs: 
[03/21 06:00:56   3450]         Fixing clock tree DRVs: .
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ..
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ...
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% 
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% .
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ..
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ...
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% 
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% .
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ..
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ...
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
[03/21 06:00:56   3451]         Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
[03/21 06:00:56   3451]         CCOpt-PostConditioning: considered: 63, tested: 63, violation detected: 2, cannot run: 1, attempted: 1, failed: 0, sized: 1
[03/21 06:00:56   3451]         
[03/21 06:00:56   3451]         PRO Statistics: Fix DRVs (cell sizing):
[03/21 06:00:56   3451]         =======================================
[03/21 06:00:56   3451]         
[03/21 06:00:56   3451]         Cell changes by Net Type:
[03/21 06:00:56   3451]         
[03/21 06:00:56   3451]         ------------------------------
[03/21 06:00:56   3451]         Net Type    Attempted    Sized
[03/21 06:00:56   3451]         ------------------------------
[03/21 06:00:56   3451]         top             0          0
[03/21 06:00:56   3451]         trunk           0          0
[03/21 06:00:56   3451]         leaf            1          1
[03/21 06:00:56   3451]         ------------------------------
[03/21 06:00:56   3451]         Total           1          1
[03/21 06:00:56   3451]         ------------------------------
[03/21 06:00:56   3451]         
[03/21 06:00:56   3451]         Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2
[03/21 06:00:56   3451]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[03/21 06:00:56   3451]         
[03/21 06:00:56   3451]         Clock DAG stats PostConditioning after DRV fixing:
[03/21 06:00:56   3451]           cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 06:00:56   3451]           cell areas     : b=417.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=417.240um^2
[03/21 06:00:56   3451]           gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.553pF, total=2.784pF
[03/21 06:00:56   3451]           wire capacitance : top=0.000pF, trunk=0.564pF, leaf=1.997pF, total=2.561pF
[03/21 06:00:56   3451]           wire lengths   : top=0.000um, trunk=3914.600um, leaf=11555.200um, total=15469.800um
[03/21 06:00:56   3451]           sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 06:00:56   3451]         Clock DAG net violations PostConditioning after DRV fixing:
[03/21 06:00:56   3451]           Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 06:00:56   3451]         Clock tree state PostConditioning after DRV fixing:
[03/21 06:00:56   3451]           clock_tree clk: worst slew is leaf(0.103),trunk(0.100),top(nil), margined worst slew is leaf(0.103),trunk(0.100),top(nil)
[03/21 06:00:57   3451]           skew_group clk/CON: insertion delay [min=0.365, max=0.419, avg=0.402, sd=0.009], skew [0.054 vs 0.057, 99.7% {0.375, 0.403, 0.419}] (wid=0.087 ws=0.048) (gid=0.373 gs=0.059)
[03/21 06:00:57   3451]         Clock network insertion delays are now [0.365ns, 0.419ns] average 0.402ns std.dev 0.009ns
[03/21 06:00:57   3451]       Fixing DRVs done.
[03/21 06:00:57   3451]       
[03/21 06:00:57   3451]       Slew Diagnostics: After DRV fixing
[03/21 06:00:57   3451]       ==================================
[03/21 06:00:57   3451]       
[03/21 06:00:57   3451]       Global Causes:
[03/21 06:00:57   3451]       
[03/21 06:00:57   3451]       -------------------------------------
[03/21 06:00:57   3451]       Cause
[03/21 06:00:57   3451]       -------------------------------------
[03/21 06:00:57   3451]       DRV fixing with buffering is disabled
[03/21 06:00:57   3451]       -------------------------------------
[03/21 06:00:57   3451]       
[03/21 06:00:57   3451]       Top 5 overslews:
[03/21 06:00:57   3451]       
[03/21 06:00:57   3451]       ---------------------------------
[03/21 06:00:57   3451]       Overslew    Causes    Driving Pin
[03/21 06:00:57   3451]       ---------------------------------
[03/21 06:00:57   3451]         (empty table)
[03/21 06:00:57   3451]       ---------------------------------
[03/21 06:00:57   3451]       
[03/21 06:00:57   3451]       Slew Diagnostics Counts:
[03/21 06:00:57   3451]       
[03/21 06:00:57   3451]       -------------------
[03/21 06:00:57   3451]       Cause    Occurences
[03/21 06:00:57   3451]       -------------------
[03/21 06:00:57   3451]         (empty table)
[03/21 06:00:57   3451]       -------------------
[03/21 06:00:57   3451]       
[03/21 06:00:57   3451]       Reconnecting optimized routes... 
[03/21 06:00:57   3451]       Reconnecting optimized routes done.
[03/21 06:00:57   3451]       Refining placement... 
[03/21 06:00:57   3451] *
[03/21 06:00:57   3451] * Starting clock placement refinement...
[03/21 06:00:57   3451] *
[03/21 06:00:57   3451] * First pass: Refine non-clock instances...
[03/21 06:00:57   3451] *
[03/21 06:00:57   3451] #spOpts: N=65 
[03/21 06:00:57   3451] *** Starting refinePlace (0:57:31 mem=1466.9M) ***
[03/21 06:00:57   3451] Total net bbox length = 5.971e+05 (3.237e+05 2.734e+05) (ext = 1.343e+05)
[03/21 06:00:57   3451] Starting refinePlace ...
[03/21 06:00:57   3451] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:00:57   3451] default core: bins with density >  0.75 = 5.24 % ( 262 / 5000 )
[03/21 06:00:57   3451] Density distribution unevenness ratio = 87.285%
[03/21 06:00:57   3451]   Spread Effort: high, standalone mode, useDDP on.
[03/21 06:00:57   3451] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1474.4MB) @(0:57:32 - 0:57:32).
[03/21 06:00:57   3451] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:00:57   3451] wireLenOptFixPriorityInst 0 inst fixed
[03/21 06:00:57   3451] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:00:57   3451] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1474.4MB) @(0:57:32 - 0:57:32).
[03/21 06:00:57   3451] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:00:57   3451] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1474.4MB
[03/21 06:00:57   3451] Statistics of distance of Instance movement in refine placement:
[03/21 06:00:57   3451]   maximum (X+Y) =         0.00 um
[03/21 06:00:57   3451]   mean    (X+Y) =         0.00 um
[03/21 06:00:57   3451] Summary Report:
[03/21 06:00:57   3451] Instances move: 0 (out of 20568 movable)
[03/21 06:00:57   3451] Mean displacement: 0.00 um
[03/21 06:00:57   3451] Max displacement: 0.00 um 
[03/21 06:00:57   3451] Total instances moved : 0
[03/21 06:00:57   3451] Total net bbox length = 5.971e+05 (3.237e+05 2.734e+05) (ext = 1.343e+05)
[03/21 06:00:57   3451] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1474.4MB
[03/21 06:00:57   3451] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1474.4MB) @(0:57:31 - 0:57:32).
[03/21 06:00:57   3451] *** Finished refinePlace (0:57:32 mem=1474.4M) ***
[03/21 06:00:57   3451] *
[03/21 06:00:57   3451] * Second pass: Refine clock instances...
[03/21 06:00:57   3451] *
[03/21 06:00:57   3452] #spOpts: N=65 mergeVia=F 
[03/21 06:00:58   3452] *** Starting refinePlace (0:57:32 mem=1474.4M) ***
[03/21 06:00:58   3452] Total net bbox length = 5.971e+05 (3.237e+05 2.734e+05) (ext = 1.343e+05)
[03/21 06:00:58   3452] Starting refinePlace ...
[03/21 06:00:58   3452] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:00:58   3452] default core: bins with density >  0.75 = 6.26 % ( 313 / 5000 )
[03/21 06:00:58   3452] Density distribution unevenness ratio = 89.968%
[03/21 06:00:58   3452]   Spread Effort: high, standalone mode, useDDP on.
[03/21 06:00:58   3452] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1474.4MB) @(0:57:32 - 0:57:33).
[03/21 06:00:58   3452] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:00:58   3452] wireLenOptFixPriorityInst 2432 inst fixed
[03/21 06:00:58   3452] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:00:58   3452] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1474.4MB) @(0:57:33 - 0:57:33).
[03/21 06:00:58   3452] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:00:58   3452] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1474.4MB
[03/21 06:00:58   3452] Statistics of distance of Instance movement in refine placement:
[03/21 06:00:58   3452]   maximum (X+Y) =         0.00 um
[03/21 06:00:58   3452]   mean    (X+Y) =         0.00 um
[03/21 06:00:58   3452] Summary Report:
[03/21 06:00:58   3452] Instances move: 0 (out of 23062 movable)
[03/21 06:00:58   3452] Mean displacement: 0.00 um
[03/21 06:00:58   3452] Max displacement: 0.00 um 
[03/21 06:00:58   3452] Total instances moved : 0
[03/21 06:00:58   3452] Total net bbox length = 5.971e+05 (3.237e+05 2.734e+05) (ext = 1.343e+05)
[03/21 06:00:58   3452] Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1474.4MB
[03/21 06:00:58   3452] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:00.0, mem=1474.4MB) @(0:57:32 - 0:57:33).
[03/21 06:00:58   3452] *** Finished refinePlace (0:57:33 mem=1474.4M) ***
[03/21 06:00:58   3452] *
[03/21 06:00:58   3452] * No clock instances moved during refinement.
[03/21 06:00:58   3452] *
[03/21 06:00:58   3452] * Finished with clock placement refinement.
[03/21 06:00:58   3452] *
[03/21 06:00:58   3452] #spOpts: N=65 
[03/21 06:00:58   3453] 
[03/21 06:00:58   3453]       Refining placement done.
[03/21 06:00:58   3453]       Set dirty flag on 2 insts, 4 nets
[03/21 06:00:58   3453]       Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'core' of instances=23065 and nets=29016 using extraction engine 'preRoute' .
[03/21 06:00:58   3453] PreRoute RC Extraction called for design core.
[03/21 06:00:58   3453] RC Extraction called in multi-corner(2) mode.
[03/21 06:00:58   3453] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:00:58   3453] RCMode: PreRoute
[03/21 06:00:58   3453]       RC Corner Indexes            0       1   
[03/21 06:00:58   3453] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:00:58   3453] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:00:58   3453] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:00:58   3453] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:00:58   3453] Shrink Factor                : 1.00000
[03/21 06:00:58   3453] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 06:00:58   3453] Using capacitance table file ...
[03/21 06:00:58   3453] Updating RC grid for preRoute extraction ...
[03/21 06:00:58   3453] Initializing multi-corner capacitance tables ... 
[03/21 06:00:58   3453] Initializing multi-corner resistance tables ...
[03/21 06:00:59   3453] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1466.910M)
[03/21 06:00:59   3453] 
[03/21 06:00:59   3453]       Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/21 06:00:59   3453]       Rebuilding timing graph... 
[03/21 06:01:00   3454]       Rebuilding timing graph done.
[03/21 06:01:00   3454]       Rebuilding timing graph Clock DAG stats PostConditioning final:
[03/21 06:01:00   3454]       Rebuilding timing graph   cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 06:01:00   3454]       Rebuilding timing graph   cell areas     : b=417.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=417.240um^2
[03/21 06:01:00   3454]       Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.553pF, total=2.784pF
[03/21 06:01:00   3454]       Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.564pF, leaf=1.997pF, total=2.561pF
[03/21 06:01:00   3454]       Rebuilding timing graph   wire lengths   : top=0.000um, trunk=3914.600um, leaf=11555.200um, total=15469.800um
[03/21 06:01:00   3454]       Rebuilding timing graph   sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 06:01:00   3454]       Rebuilding timing graph Clock DAG net violations PostConditioning final:
[03/21 06:01:00   3454]       Rebuilding timing graph   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 06:01:00   3454]     PostConditioning done.
[03/21 06:01:00   3454] Net route status summary:
[03/21 06:01:00   3454]   Clock:        63 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=63)
[03/21 06:01:00   3454]   Non-clock: 25257 (unrouted=0, trialRouted=25257, noStatus=0, routed=0, fixed=0)
[03/21 06:01:00   3454] (Not counting 3696 nets with <2 term connections)
[03/21 06:01:00   3454]     Clock DAG stats after post-conditioning:
[03/21 06:01:00   3454]       cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 06:01:00   3454]       cell areas     : b=417.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=417.240um^2
[03/21 06:01:00   3454]       gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.553pF, total=2.784pF
[03/21 06:01:00   3454]       wire capacitance : top=0.000pF, trunk=0.564pF, leaf=1.997pF, total=2.561pF
[03/21 06:01:00   3454]       wire lengths   : top=0.000um, trunk=3914.600um, leaf=11555.200um, total=15469.800um
[03/21 06:01:00   3454]       sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 06:01:00   3454]     Clock DAG net violations after post-conditioning:
[03/21 06:01:00   3454]       Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 06:01:00   3454]     Clock tree state after post-conditioning:
[03/21 06:01:00   3454]       clock_tree clk: worst slew is leaf(0.103),trunk(0.100),top(nil), margined worst slew is leaf(0.103),trunk(0.100),top(nil)
[03/21 06:01:00   3454]       skew_group clk/CON: insertion delay [min=0.365, max=0.419, avg=0.402, sd=0.009], skew [0.054 vs 0.057, 99.7% {0.375, 0.403, 0.419}] (wid=0.087 ws=0.048) (gid=0.373 gs=0.059)
[03/21 06:01:00   3454]     Clock network insertion delays are now [0.365ns, 0.419ns] average 0.402ns std.dev 0.009ns
[03/21 06:01:00   3454]   Updating netlist done.
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   Clock DAG stats at end of CTS:
[03/21 06:01:00   3454]   ==============================
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   -------------------------------
[03/21 06:01:00   3454]   Cell type      Count    Area
[03/21 06:01:00   3454]   -------------------------------
[03/21 06:01:00   3454]   Buffers         62      417.240
[03/21 06:01:00   3454]   Inverters        0        0.000
[03/21 06:01:00   3454]   Clock Gates      0        0.000
[03/21 06:01:00   3454]   Clock Logic      0        0.000
[03/21 06:01:00   3454]   All             62      417.240
[03/21 06:01:00   3454]   -------------------------------
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   Clock DAG wire lengths at end of CTS:
[03/21 06:01:00   3454]   =====================================
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   --------------------
[03/21 06:01:00   3454]   Type     Wire Length
[03/21 06:01:00   3454]   --------------------
[03/21 06:01:00   3454]   Top           0.000
[03/21 06:01:00   3454]   Trunk      3914.600
[03/21 06:01:00   3454]   Leaf      11555.200
[03/21 06:01:00   3454]   Total     15469.800
[03/21 06:01:00   3454]   --------------------
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   Clock DAG capacitances at end of CTS:
[03/21 06:01:00   3454]   =====================================
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   --------------------------------
[03/21 06:01:00   3454]   Type     Gate     Wire     Total
[03/21 06:01:00   3454]   --------------------------------
[03/21 06:01:00   3454]   Top      0.000    0.000    0.000
[03/21 06:01:00   3454]   Trunk    0.231    0.564    0.796
[03/21 06:01:00   3454]   Leaf     2.553    1.997    4.550
[03/21 06:01:00   3454]   Total    2.784    2.561    5.346
[03/21 06:01:00   3454]   --------------------------------
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   Clock DAG sink capacitances at end of CTS:
[03/21 06:01:00   3454]   ==========================================
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   --------------------------------------------------------
[03/21 06:01:00   3454]   Count    Total    Average    Std. Dev.    Min      Max
[03/21 06:01:00   3454]   --------------------------------------------------------
[03/21 06:01:00   3454]   2435     2.553     0.001       0.002      0.001    0.067
[03/21 06:01:00   3454]   --------------------------------------------------------
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   Clock DAG net violations at end of CTS:
[03/21 06:01:00   3454]   =======================================
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   --------------------------------------------------------------------------
[03/21 06:01:00   3454]   Type           Units    Count    Average    Std. Dev.    Top 10 violations
[03/21 06:01:00   3454]   --------------------------------------------------------------------------
[03/21 06:01:00   3454]   Capacitance    pF         1       0.000       0.000      [0.000]
[03/21 06:01:00   3454]   --------------------------------------------------------------------------
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   Clock tree summary at end of CTS:
[03/21 06:01:00   3454]   =================================
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   -----------------------------------------------------
[03/21 06:01:00   3454]   Clock Tree        Worst Trunk Slew    Worst Leaf Slew
[03/21 06:01:00   3454]   -----------------------------------------------------
[03/21 06:01:00   3454]   clock_tree clk         0.100               0.103
[03/21 06:01:00   3454]   -----------------------------------------------------
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   Skew group summary at end of CTS:
[03/21 06:01:00   3454]   =================================
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/21 06:01:00   3454]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/21 06:01:00   3454]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/21 06:01:00   3454]   WC:setup.late    clk/CON       0.365     0.419     0.054       0.057         0.048           0.010           0.402        0.009     99.7% {0.375, 0.403, 0.419}
[03/21 06:01:00   3454]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   Clock network insertion delays are now [0.365ns, 0.419ns] average 0.402ns std.dev 0.009ns
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454]   Found a total of 0 clock tree pins with a slew violation.
[03/21 06:01:00   3454]   
[03/21 06:01:00   3454] Synthesizing clock trees done.
[03/21 06:01:00   3454] Connecting clock gate test enables... 
[03/21 06:01:00   3454] Connecting clock gate test enables done.
[03/21 06:01:00   3455] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/21 06:01:00   3455]  * CCOpt property update_io_latency is false
[03/21 06:01:00   3455] 
[03/21 06:01:00   3455] Setting all clocks to propagated mode.
[03/21 06:01:00   3455] Resetting all latency settings from fanout cone of clock 'clk'
[03/21 06:01:00   3455] Resetting all latency settings from fanout cone of clock 'clk'
[03/21 06:01:01   3455] Clock DAG stats after update timingGraph:
[03/21 06:01:01   3455]   cell counts    : b=62, i=0, cg=0, l=0, total=62
[03/21 06:01:01   3455]   cell areas     : b=417.240um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=417.240um^2
[03/21 06:01:01   3455]   gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.553pF, total=2.784pF
[03/21 06:01:01   3455]   wire capacitance : top=0.000pF, trunk=0.564pF, leaf=1.997pF, total=2.561pF
[03/21 06:01:01   3455]   wire lengths   : top=0.000um, trunk=3914.600um, leaf=11555.200um, total=15469.800um
[03/21 06:01:01   3455]   sink capacitance : count=2435, total=2.553pF, avg=0.001pF, sd=0.002pF, min=0.001pF, max=0.067pF
[03/21 06:01:01   3455] Clock DAG net violations after update timingGraph:
[03/21 06:01:01   3455]   Capacitance : {count=1, worst=[0.000pF]} avg=0.000pF sd=0.000pF
[03/21 06:01:01   3455] Clock tree state after update timingGraph:
[03/21 06:01:01   3455]   clock_tree clk: worst slew is leaf(0.103),trunk(0.100),top(nil), margined worst slew is leaf(0.103),trunk(0.100),top(nil)
[03/21 06:01:01   3455]   skew_group clk/CON: insertion delay [min=0.365, max=0.419, avg=0.402, sd=0.009], skew [0.054 vs 0.057, 99.7% {0.375, 0.403, 0.419}] (wid=0.087 ws=0.048) (gid=0.373 gs=0.059)
[03/21 06:01:01   3455] Clock network insertion delays are now [0.365ns, 0.419ns] average 0.402ns std.dev 0.009ns
[03/21 06:01:01   3455] Logging CTS constraint violations... 
[03/21 06:01:01   3455]   Clock tree clk has 1 max_capacitance violation.
[03/21 06:01:01   3455] **WARN: (IMPCCOPT-1033):	Did not meet the max_capacitance constraint of 0.084pF below the root driver for clock_tree clk at (760.900,950.000), in power domain auto-default. Achieved capacitance of 0.084pF.
[03/21 06:01:01   3455] Type 'man IMPCCOPT-1033' for more detail.
[03/21 06:01:01   3455] Logging CTS constraint violations done.
[03/21 06:01:01   3455] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/21 06:01:01   3455] Synthesizing clock trees with CCOpt done.
[03/21 06:01:01   3455] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/21 06:01:01   3455] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/21 06:01:01   3455] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/21 06:01:01   3455] -setupDynamicPowerViewAsDefaultView false
[03/21 06:01:01   3455]                                            # bool, default=false, private
[03/21 06:01:01   3455] #spOpts: N=65 
[03/21 06:01:02   3456] #spOpts: N=65 mergeVia=F 
[03/21 06:01:02   3456] GigaOpt running with 1 threads.
[03/21 06:01:02   3456] Info: 1 threads available for lower-level modules during optimization.
[03/21 06:01:02   3456] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/21 06:01:02   3456] 	Cell FILL1_LL, site bcore.
[03/21 06:01:02   3456] 	Cell FILL_NW_HH, site bcore.
[03/21 06:01:02   3456] 	Cell FILL_NW_LL, site bcore.
[03/21 06:01:02   3456] 	Cell GFILL, site gacore.
[03/21 06:01:02   3456] 	Cell GFILL10, site gacore.
[03/21 06:01:02   3456] 	Cell GFILL2, site gacore.
[03/21 06:01:02   3456] 	Cell GFILL3, site gacore.
[03/21 06:01:02   3456] 	Cell GFILL4, site gacore.
[03/21 06:01:02   3456] 	Cell LVLLHCD1, site bcore.
[03/21 06:01:02   3456] 	Cell LVLLHCD2, site bcore.
[03/21 06:01:02   3456] 	Cell LVLLHCD4, site bcore.
[03/21 06:01:02   3456] 	Cell LVLLHCD8, site bcore.
[03/21 06:01:02   3456] 	Cell LVLLHD1, site bcore.
[03/21 06:01:02   3456] 	Cell LVLLHD2, site bcore.
[03/21 06:01:02   3456] 	Cell LVLLHD4, site bcore.
[03/21 06:01:02   3456] 	Cell LVLLHD8, site bcore.
[03/21 06:01:02   3456] .
[03/21 06:01:04   3458] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1458.4M, totSessionCpu=0:57:38 **
[03/21 06:01:04   3458] *** optDesign -postCTS ***
[03/21 06:01:04   3458] DRC Margin: user margin 0.0; extra margin 0.2
[03/21 06:01:04   3458] Hold Target Slack: user slack 0
[03/21 06:01:04   3458] Setup Target Slack: user slack 0; extra slack 0.1
[03/21 06:01:04   3458] setUsefulSkewMode -noEcoRoute
[03/21 06:01:04   3458] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/21 06:01:04   3458] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/21 06:01:04   3458] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/21 06:01:04   3458] -setupDynamicPowerViewAsDefaultView false
[03/21 06:01:04   3458]                                            # bool, default=false, private
[03/21 06:01:04   3458] Start to check current routing status for nets...
[03/21 06:01:04   3458] Using hname+ instead name for net compare
[03/21 06:01:04   3458] All nets are already routed correctly.
[03/21 06:01:04   3458] End to check current routing status for nets (mem=1458.4M)
[03/21 06:01:04   3458] ** Profile ** Start :  cpu=0:00:00.0, mem=1458.4M
[03/21 06:01:04   3458] ** Profile ** Other data :  cpu=0:00:00.2, mem=1458.4M
[03/21 06:01:04   3458] #################################################################################
[03/21 06:01:04   3458] # Design Stage: PreRoute
[03/21 06:01:04   3458] # Design Name: core
[03/21 06:01:04   3458] # Design Mode: 65nm
[03/21 06:01:04   3458] # Analysis Mode: MMMC Non-OCV 
[03/21 06:01:04   3458] # Parasitics Mode: No SPEF/RCDB
[03/21 06:01:04   3458] # Signoff Settings: SI Off 
[03/21 06:01:04   3458] #################################################################################
[03/21 06:01:04   3458] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:01:04   3458] Calculate delays in BcWc mode...
[03/21 06:01:04   3459] Topological Sorting (CPU = 0:00:00.1, MEM = 1459.9M, InitMEM = 1456.4M)
[03/21 06:01:07   3462] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:01:07   3462] End delay calculation. (MEM=1533.69 CPU=0:00:02.8 REAL=0:00:03.0)
[03/21 06:01:07   3462] *** CDM Built up (cpu=0:00:03.2  real=0:00:03.0  mem= 1533.7M) ***
[03/21 06:01:08   3462] *** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:57:42 mem=1533.7M)
[03/21 06:01:08   3462] ** Profile ** Overall slacks :  cpu=0:00:03.7, mem=1533.7M
[03/21 06:01:08   3462] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1533.7M
[03/21 06:01:08   3462] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.648  |
|           TNS (ns):|-602.710 |
|    Violating Paths:|  1318   |
|          All Paths:|  5735   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.362%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1533.7M
[03/21 06:01:08   3462] **optDesign ... cpu = 0:00:05, real = 0:00:04, mem = 1472.9M, totSessionCpu=0:57:43 **
[03/21 06:01:08   3462] ** INFO : this run is activating low effort ccoptDesign flow
[03/21 06:01:08   3462] PhyDesignGrid: maxLocalDensity 0.98
[03/21 06:01:08   3462] #spOpts: N=65 mergeVia=F 
[03/21 06:01:08   3463] 
[03/21 06:01:08   3463] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/21 06:01:08   3463] 
[03/21 06:01:08   3463] Type 'man IMPOPT-3663' for more detail.
[03/21 06:01:08   3463] 
[03/21 06:01:08   3463] Power view               = WC_VIEW
[03/21 06:01:08   3463] Number of VT partitions  = 2
[03/21 06:01:08   3463] Standard cells in design = 811
[03/21 06:01:08   3463] Instances in design      = 23065
[03/21 06:01:08   3463] 
[03/21 06:01:08   3463] Instance distribution across the VT partitions:
[03/21 06:01:08   3463] 
[03/21 06:01:08   3463]  LVT : inst = 13779 (59.7%), cells = 335 (41%)
[03/21 06:01:08   3463]    Lib tcbn65gpluswc        : inst = 13779 (59.7%)
[03/21 06:01:08   3463] 
[03/21 06:01:08   3463]  HVT : inst = 9283 (40.2%), cells = 457 (56%)
[03/21 06:01:08   3463]    Lib tcbn65gpluswc        : inst = 9283 (40.2%)
[03/21 06:01:08   3463] 
[03/21 06:01:08   3463] Reporting took 0 sec
[03/21 06:01:09   3463] *** Starting optimizing excluded clock nets MEM= 1472.9M) ***
[03/21 06:01:09   3463] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1472.9M) ***
[03/21 06:01:09   3463] *** Starting optimizing excluded clock nets MEM= 1472.9M) ***
[03/21 06:01:09   3463] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1472.9M) ***
[03/21 06:01:09   3463] Include MVT Delays for Hold Opt
[03/21 06:01:10   3464] *** Timing NOT met, worst failing slack is -0.648
[03/21 06:01:10   3464] *** Check timing (0:00:00.0)
[03/21 06:01:10   3464] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:01:10   3464] optDesignOneStep: Leakage Power Flow
[03/21 06:01:10   3464] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:01:10   3464] Begin: GigaOpt Optimization in TNS mode
[03/21 06:01:10   3464] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:01:10   3464] Info: 63 clock nets excluded from IPO operation.
[03/21 06:01:10   3464] PhyDesignGrid: maxLocalDensity 0.95
[03/21 06:01:10   3464] #spOpts: N=65 
[03/21 06:01:15   3469] *info: 63 clock nets excluded
[03/21 06:01:15   3469] *info: 2 special nets excluded.
[03/21 06:01:15   3469] *info: 150 no-driver nets excluded.
[03/21 06:01:15   3469] *info: 63 nets with fixed/cover wires excluded.
[03/21 06:01:16   3470] Effort level <high> specified for reg2reg path_group
[03/21 06:01:17   3471] ** GigaOpt Optimizer WNS Slack -0.648 TNS Slack -602.710 Density 7.36
[03/21 06:01:17   3471] Optimizer TNS Opt
[03/21 06:01:17   3471] Active Path Group: reg2reg  
[03/21 06:01:17   3471] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:01:17   3471] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:01:17   3471] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:01:17   3471] |  -0.648|   -0.648|-566.365| -602.710|     7.36%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 06:01:18   3473] |  -0.634|   -0.634|-564.760| -601.105|     7.36%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 06:01:22   3476] |  -0.631|   -0.631|-563.156| -599.502|     7.36%|   0:00:04.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:01:24   3478] |  -0.628|   -0.628|-562.409| -598.754|     7.36%|   0:00:02.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
[03/21 06:01:26   3480] |  -0.628|   -0.628|-561.532| -597.878|     7.36%|   0:00:02.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
[03/21 06:01:26   3480] |  -0.628|   -0.628|-561.374| -597.719|     7.36%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
[03/21 06:01:27   3481] |  -0.624|   -0.624|-560.340| -596.685|     7.37%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_/D   |
[03/21 06:01:31   3486] |  -0.624|   -0.624|-559.516| -595.862|     7.37%|   0:00:04.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_/D   |
[03/21 06:01:32   3486] |  -0.624|   -0.624|-558.587| -594.933|     7.37%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_/D   |
[03/21 06:01:32   3486] |  -0.624|   -0.624|-558.566| -594.912|     7.37%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_/D   |
[03/21 06:01:33   3488] |  -0.624|   -0.624|-558.301| -594.646|     7.38%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_/D   |
[03/21 06:01:33   3488] |  -0.624|   -0.624|-557.905| -594.251|     7.38%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_/D   |
[03/21 06:01:38   3492] |  -0.624|   -0.624|-557.046| -593.392|     7.38%|   0:00:05.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 06:01:38   3492] |  -0.624|   -0.624|-556.965| -593.311|     7.38%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 06:01:40   3494] |  -0.624|   -0.624|-556.569| -592.915|     7.39%|   0:00:02.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 06:01:40   3494] |  -0.624|   -0.624|-556.513| -592.859|     7.39%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 06:01:40   3494] |  -0.624|   -0.624|-556.313| -592.659|     7.39%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 06:01:40   3495] |  -0.624|   -0.624|-556.228| -592.574|     7.39%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_15_/D   |
[03/21 06:01:41   3496] |  -0.624|   -0.624|-555.504| -591.850|     7.39%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_13_/D   |
[03/21 06:01:42   3496] |  -0.624|   -0.624|-555.425| -591.771|     7.39%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_13_/D   |
[03/21 06:01:44   3498] |  -0.624|   -0.624|-554.871| -591.217|     7.40%|   0:00:02.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:01:44   3499] |  -0.624|   -0.624|-554.822| -591.167|     7.40%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:01:45   3499] |  -0.624|   -0.624|-554.395| -590.740|     7.40%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:01:46   3500] |  -0.624|   -0.624|-554.319| -590.664|     7.40%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:01:46   3500] |  -0.624|   -0.624|-554.261| -590.607|     7.40%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:01:47   3501] |  -0.624|   -0.624|-554.024| -590.370|     7.40%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/21 06:01:48   3502] |  -0.624|   -0.624|-553.467| -589.812|     7.40%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/21 06:01:48   3502] |  -0.624|   -0.624|-553.375| -589.720|     7.40%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/21 06:01:48   3503] |  -0.624|   -0.624|-553.370| -589.715|     7.41%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_13_/D   |
[03/21 06:01:50   3504] |  -0.624|   -0.624|-553.091| -589.436|     7.41%|   0:00:02.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_/D   |
[03/21 06:01:50   3504] |  -0.624|   -0.624|-552.315| -588.660|     7.41%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/21 06:01:50   3505] |  -0.624|   -0.624|-552.238| -588.584|     7.41%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/21 06:01:51   3505] |  -0.624|   -0.624|-552.224| -588.570|     7.41%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_18_/D   |
[03/21 06:01:53   3508] |  -0.624|   -0.624|-552.177| -588.523|     7.41%|   0:00:02.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/21 06:01:54   3509] |  -0.624|   -0.624|-552.061| -588.406|     7.42%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/21 06:01:55   3509] |  -0.624|   -0.624|-551.914| -588.259|     7.42%|   0:00:01.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/21 06:01:55   3509] |  -0.624|   -0.624|-551.699| -588.045|     7.42%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/21 06:01:55   3509] |  -0.624|   -0.624|-551.584| -587.930|     7.42%|   0:00:00.0| 1700.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_/D   |
[03/21 06:01:56   3510] |  -0.624|   -0.624|-551.419| -587.765|     7.42%|   0:00:01.0| 1689.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/21 06:01:56   3510] |  -0.624|   -0.624|-551.181| -587.527|     7.42%|   0:00:00.0| 1689.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/21 06:01:56   3511] |  -0.624|   -0.624|-551.181| -587.526|     7.42%|   0:00:00.0| 1689.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/21 06:01:57   3512] |  -0.624|   -0.624|-551.125| -587.470|     7.42%|   0:00:01.0| 1689.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
[03/21 06:01:58   3512] |  -0.624|   -0.624|-551.098| -587.443|     7.42%|   0:00:01.0| 1689.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D   |
[03/21 06:01:58   3512] |  -0.624|   -0.624|-551.018| -587.364|     7.42%|   0:00:00.0| 1689.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_9_/D    |
[03/21 06:01:59   3513] |  -0.625|   -0.625|-550.941| -587.286|     7.42%|   0:00:01.0| 1689.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/21 06:02:00   3514] |  -0.625|   -0.625|-550.990| -587.335|     7.43%|   0:00:01.0| 1689.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D    |
[03/21 06:02:00   3514] |  -0.625|   -0.625|-550.953| -587.299|     7.43%|   0:00:00.0| 1689.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
[03/21 06:02:00   3514] |  -0.625|   -0.625|-550.952| -587.298|     7.43%|   0:00:00.0| 1689.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D    |
[03/21 06:02:01   3515] |  -0.625|   -0.625|-550.900| -587.246|     7.43%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
[03/21 06:02:01   3515] |  -0.625|   -0.625|-550.890| -587.236|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_7_/D    |
[03/21 06:02:01   3515] |  -0.625|   -0.625|-550.768| -587.113|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/21 06:02:01   3515] |  -0.625|   -0.625|-550.745| -587.091|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_8_/D    |
[03/21 06:02:01   3516] |  -0.625|   -0.625|-550.615| -586.961|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
[03/21 06:02:02   3516] |  -0.625|   -0.625|-550.607| -586.952|     7.43%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
[03/21 06:02:02   3516] |  -0.625|   -0.625|-550.576| -586.921|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
[03/21 06:02:02   3516] |  -0.625|   -0.625|-550.575| -586.920|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_8_/D    |
[03/21 06:02:02   3517] |  -0.625|   -0.625|-550.553| -586.898|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/21 06:02:02   3517] |  -0.625|   -0.625|-550.552| -586.898|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_8_/D    |
[03/21 06:02:03   3517] |  -0.625|   -0.625|-550.443| -586.789|     7.43%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_/D    |
[03/21 06:02:03   3517] |  -0.625|   -0.625|-550.337| -586.682|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_/D    |
[03/21 06:02:03   3517] |  -0.625|   -0.625|-550.127| -586.473|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_7_/D    |
[03/21 06:02:03   3518] |  -0.625|   -0.625|-549.996| -586.341|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
[03/21 06:02:04   3518] |  -0.625|   -0.625|-549.982| -586.328|     7.43%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
[03/21 06:02:04   3518] |  -0.625|   -0.625|-549.929| -586.275|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_6_/D    |
[03/21 06:02:04   3518] |  -0.625|   -0.625|-549.732| -586.078|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
[03/21 06:02:04   3518] |  -0.625|   -0.625|-549.716| -586.061|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
[03/21 06:02:04   3519] |  -0.625|   -0.625|-549.700| -586.045|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_6_/D    |
[03/21 06:02:05   3519] |  -0.625|   -0.625|-549.480| -585.825|     7.43%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/21 06:02:05   3519] |  -0.625|   -0.625|-549.446| -585.792|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_5_/D    |
[03/21 06:02:06   3520] |  -0.625|   -0.625|-549.437| -585.782|     7.43%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_7_/D    |
[03/21 06:02:07   3521] |  -0.625|   -0.625|-549.360| -585.706|     7.43%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
[03/21 06:02:07   3521] |  -0.625|   -0.625|-549.358| -585.703|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
[03/21 06:02:08   3522] |  -0.625|   -0.625|-549.156| -585.501|     7.43%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D    |
[03/21 06:02:08   3522] |  -0.625|   -0.625|-549.137| -585.483|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_5_/D    |
[03/21 06:02:08   3523] |  -0.625|   -0.625|-549.073| -585.418|     7.43%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_5_/D    |
[03/21 06:02:09   3523] |  -0.625|   -0.625|-549.042| -585.388|     7.43%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_5_/D    |
[03/21 06:02:10   3524] |  -0.625|   -0.625|-548.806| -585.151|     7.44%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_5_/D    |
[03/21 06:02:10   3525] |  -0.625|   -0.625|-548.749| -585.094|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/21 06:02:10   3525] |  -0.625|   -0.625|-548.726| -585.071|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/21 06:02:11   3525] |  -0.625|   -0.625|-548.693| -585.038|     7.44%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
[03/21 06:02:11   3525] |  -0.625|   -0.625|-548.690| -585.036|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_4_/D    |
[03/21 06:02:11   3525] |  -0.625|   -0.625|-548.629| -584.974|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_4_/D    |
[03/21 06:02:11   3525] |  -0.625|   -0.625|-548.513| -584.859|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_4_/D    |
[03/21 06:02:11   3525] |  -0.625|   -0.625|-548.486| -584.831|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_4_/D    |
[03/21 06:02:11   3526] |  -0.625|   -0.625|-548.461| -584.807|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/21 06:02:12   3526] |  -0.625|   -0.625|-548.429| -584.775|     7.44%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/21 06:02:12   3526] |  -0.625|   -0.625|-548.414| -584.759|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_4_/D    |
[03/21 06:02:12   3526] |  -0.625|   -0.625|-548.384| -584.730|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D    |
[03/21 06:02:12   3526] |  -0.625|   -0.625|-548.375| -584.721|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/21 06:02:12   3526] |  -0.625|   -0.625|-548.373| -584.718|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_3_/D    |
[03/21 06:02:13   3527] |  -0.625|   -0.625|-548.271| -584.617|     7.44%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D    |
[03/21 06:02:14   3528] |  -0.625|   -0.625|-548.305| -584.651|     7.44%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D    |
[03/21 06:02:14   3528] |  -0.625|   -0.625|-548.131| -584.477|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
[03/21 06:02:15   3529] |  -0.625|   -0.625|-548.086| -584.432|     7.44%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_2_/D    |
[03/21 06:02:15   3529] |  -0.625|   -0.625|-547.950| -584.296|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/21 06:02:16   3530] |  -0.625|   -0.625|-547.885| -584.230|     7.44%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/21 06:02:16   3530] |  -0.625|   -0.625|-547.798| -584.144|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D    |
[03/21 06:02:16   3530] |  -0.625|   -0.625|-547.753| -584.099|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
[03/21 06:02:16   3530] |  -0.625|   -0.625|-547.727| -584.073|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
[03/21 06:02:16   3530] |  -0.625|   -0.625|-547.705| -584.050|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
[03/21 06:02:16   3531] |  -0.625|   -0.625|-547.674| -584.019|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_2_/D    |
[03/21 06:02:17   3531] |  -0.625|   -0.625|-547.567| -583.912|     7.44%|   0:00:01.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/21 06:02:17   3531] |  -0.625|   -0.625|-547.492| -583.838|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q3_reg_2_/D    |
[03/21 06:02:17   3531] |  -0.625|   -0.625|-547.487| -583.833|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
[03/21 06:02:17   3531] |  -0.625|   -0.625|-547.481| -583.827|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
[03/21 06:02:17   3532] |  -0.625|   -0.625|-547.481| -583.827|     7.44%|   0:00:00.0| 1690.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_/D   |
[03/21 06:02:17   3532] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:02:17   3532] 
[03/21 06:02:17   3532] *** Finish Core Optimize Step (cpu=0:01:00 real=0:01:00.0 mem=1690.7M) ***
[03/21 06:02:17   3532] 
[03/21 06:02:17   3532] *** Finished Optimize Step Cumulative (cpu=0:01:00 real=0:01:00.0 mem=1690.7M) ***
[03/21 06:02:17   3532] ** GigaOpt Optimizer WNS Slack -0.625 TNS Slack -583.827 Density 7.44
[03/21 06:02:18   3532] *** Starting refinePlace (0:58:52 mem=1706.7M) ***
[03/21 06:02:18   3532] Total net bbox length = 5.991e+05 (3.251e+05 2.740e+05) (ext = 1.343e+05)
[03/21 06:02:18   3532] default core: bins with density >  0.75 =  6.3 % ( 315 / 5000 )
[03/21 06:02:18   3532] Density distribution unevenness ratio = 90.161%
[03/21 06:02:18   3532] RPlace IncrNP: Rollback Lev = -3
[03/21 06:02:18   3532] RPlace: Density =1.021111, incremental np is triggered.
[03/21 06:02:18   3532] nrCritNet: 1.95% ( 499 / 25573 ) cutoffSlk: -607.3ps stdDelay: 14.2ps
[03/21 06:02:25   3539] default core: bins with density >  0.75 = 6.56 % ( 328 / 5000 )
[03/21 06:02:25   3539] Density distribution unevenness ratio = 90.067%
[03/21 06:02:25   3539] RPlace postIncrNP: Density = 1.021111 -> 0.983333.
[03/21 06:02:25   3539] RPlace postIncrNP Info: Density distribution changes:
[03/21 06:02:25   3539] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 06:02:25   3539] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/21 06:02:25   3539] [1.00 - 1.05] :	 5 (0.10%) -> 0 (0.00%)
[03/21 06:02:25   3539] [0.95 - 1.00] :	 51 (1.02%) -> 26 (0.52%)
[03/21 06:02:25   3539] [0.90 - 0.95] :	 98 (1.96%) -> 80 (1.60%)
[03/21 06:02:25   3539] [0.85 - 0.90] :	 100 (2.00%) -> 137 (2.74%)
[03/21 06:02:25   3539] [0.80 - 0.85] :	 38 (0.76%) -> 57 (1.14%)
[03/21 06:02:25   3539] [CPU] RefinePlace/IncrNP (cpu=0:00:07.1, real=0:00:07.0, mem=1764.7MB) @(0:58:52 - 0:59:00).
[03/21 06:02:25   3539] Move report: incrNP moves 8684 insts, mean move: 4.45 um, max move: 42.00 um
[03/21 06:02:25   3539] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_10226_0): (964.80, 473.20) --> (939.00, 457.00)
[03/21 06:02:25   3539] Move report: Timing Driven Placement moves 8684 insts, mean move: 4.45 um, max move: 42.00 um
[03/21 06:02:25   3539] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_10226_0): (964.80, 473.20) --> (939.00, 457.00)
[03/21 06:02:25   3539] 	Runtime: CPU: 0:00:07.1 REAL: 0:00:07.0 MEM: 1764.7MB
[03/21 06:02:25   3539] Starting refinePlace ...
[03/21 06:02:25   3539] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:02:25   3539] default core: bins with density >  0.75 = 6.56 % ( 328 / 5000 )
[03/21 06:02:25   3539] Density distribution unevenness ratio = 89.917%
[03/21 06:02:26   3540]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 06:02:26   3540] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1764.9MB) @(0:59:00 - 0:59:01).
[03/21 06:02:26   3540] Move report: preRPlace moves 7464 insts, mean move: 0.66 um, max move: 5.40 um
[03/21 06:02:26   3540] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/FE_OCPC825_key_q_13_): (885.00, 484.00) --> (888.60, 485.80)
[03/21 06:02:26   3540] 	Length: 9 sites, height: 1 rows, site name: core, cell type: BUFFD4
[03/21 06:02:26   3540] wireLenOptFixPriorityInst 2432 inst fixed
[03/21 06:02:26   3540] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:02:26   3540] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1764.9MB) @(0:59:01 - 0:59:01).
[03/21 06:02:26   3540] Move report: Detail placement moves 7464 insts, mean move: 0.66 um, max move: 5.40 um
[03/21 06:02:26   3540] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/FE_OCPC825_key_q_13_): (885.00, 484.00) --> (888.60, 485.80)
[03/21 06:02:26   3540] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1764.9MB
[03/21 06:02:26   3540] Statistics of distance of Instance movement in refine placement:
[03/21 06:02:26   3540]   maximum (X+Y) =        42.00 um
[03/21 06:02:26   3540]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_10226_0) with max move: (964.8, 473.2) -> (939, 457)
[03/21 06:02:26   3540]   mean    (X+Y) =         3.51 um
[03/21 06:02:26   3540] Total instances flipped for legalization: 81
[03/21 06:02:26   3540] Summary Report:
[03/21 06:02:26   3540] Instances move: 11823 (out of 23265 movable)
[03/21 06:02:26   3540] Mean displacement: 3.51 um
[03/21 06:02:26   3540] Max displacement: 42.00 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_10226_0) (964.8, 473.2) -> (939, 457)
[03/21 06:02:26   3540] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/21 06:02:26   3540] Total instances moved : 11823
[03/21 06:02:26   3540] Total net bbox length = 6.127e+05 (3.386e+05 2.742e+05) (ext = 1.343e+05)
[03/21 06:02:26   3540] Runtime: CPU: 0:00:08.2 REAL: 0:00:08.0 MEM: 1764.9MB
[03/21 06:02:26   3540] [CPU] RefinePlace/total (cpu=0:00:08.2, real=0:00:08.0, mem=1764.9MB) @(0:58:52 - 0:59:01).
[03/21 06:02:26   3540] *** Finished refinePlace (0:59:01 mem=1764.9M) ***
[03/21 06:02:26   3540] Finished re-routing un-routed nets (0:00:00.0 1764.9M)
[03/21 06:02:26   3540] 
[03/21 06:02:27   3541] 
[03/21 06:02:27   3541] Density : 0.0744
[03/21 06:02:27   3541] Max route overflow : 0.0001
[03/21 06:02:27   3541] 
[03/21 06:02:27   3541] 
[03/21 06:02:27   3541] *** Finish Physical Update (cpu=0:00:09.4 real=0:00:10.0 mem=1764.9M) ***
[03/21 06:02:27   3541] ** GigaOpt Optimizer WNS Slack -0.626 TNS Slack -587.235 Density 7.44
[03/21 06:02:27   3541] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:02:27   3541] Layer 3 has 63 constrained nets 
[03/21 06:02:27   3541] Layer 7 has 381 constrained nets 
[03/21 06:02:27   3541] **** End NDR-Layer Usage Statistics ****
[03/21 06:02:27   3541] 
[03/21 06:02:27   3541] *** Finish post-CTS Setup Fixing (cpu=0:01:11 real=0:01:11 mem=1764.9M) ***
[03/21 06:02:27   3541] 
[03/21 06:02:27   3541] End: GigaOpt Optimization in TNS mode
[03/21 06:02:27   3542] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:02:27   3542] optDesignOneStep: Leakage Power Flow
[03/21 06:02:27   3542] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:02:27   3542] Begin: GigaOpt Optimization in WNS mode
[03/21 06:02:27   3542] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:02:27   3542] Info: 63 clock nets excluded from IPO operation.
[03/21 06:02:27   3542] PhyDesignGrid: maxLocalDensity 1.00
[03/21 06:02:27   3542] #spOpts: N=65 
[03/21 06:02:31   3545] *info: 63 clock nets excluded
[03/21 06:02:31   3545] *info: 2 special nets excluded.
[03/21 06:02:31   3545] *info: 150 no-driver nets excluded.
[03/21 06:02:31   3545] *info: 63 nets with fixed/cover wires excluded.
[03/21 06:02:31   3546] ** GigaOpt Optimizer WNS Slack -0.626 TNS Slack -587.235 Density 7.44
[03/21 06:02:31   3546] Optimizer WNS Pass 0
[03/21 06:02:32   3546] Active Path Group: reg2reg  
[03/21 06:02:32   3546] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:02:32   3546] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:02:32   3546] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:02:32   3546] |  -0.626|   -0.626|-550.889| -587.235|     7.44%|   0:00:00.0| 1711.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_19_/D   |
[03/21 06:02:38   3553] |  -0.621|   -0.621|-549.751| -586.097|     7.44%|   0:00:06.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
[03/21 06:02:39   3553] |  -0.617|   -0.617|-549.673| -586.018|     7.45%|   0:00:01.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
[03/21 06:02:43   3557] |  -0.615|   -0.615|-549.606| -585.951|     7.45%|   0:00:04.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_13_/D   |
[03/21 06:02:45   3560] |  -0.612|   -0.612|-549.354| -585.699|     7.45%|   0:00:02.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/21 06:03:03   3577] |  -0.611|   -0.611|-549.086| -585.432|     7.45%|   0:00:18.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_13_/D   |
[03/21 06:03:09   3584] |  -0.610|   -0.610|-548.497| -584.843|     7.45%|   0:00:06.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
[03/21 06:03:12   3586] |  -0.610|   -0.610|-548.292| -584.638|     7.45%|   0:00:03.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
[03/21 06:03:12   3587] |  -0.610|   -0.610|-548.107| -584.452|     7.45%|   0:00:00.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
[03/21 06:03:13   3587] |  -0.609|   -0.609|-547.966| -584.312|     7.45%|   0:00:01.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
[03/21 06:03:16   3590] |  -0.609|   -0.609|-547.779| -584.125|     7.45%|   0:00:03.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
[03/21 06:03:17   3592] |  -0.609|   -0.609|-547.600| -583.945|     7.45%|   0:00:01.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
[03/21 06:03:17   3592] |  -0.607|   -0.607|-547.265| -583.611|     7.46%|   0:00:00.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:03:29   3603] |  -0.607|   -0.607|-546.528| -582.874|     7.46%|   0:00:12.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:03:31   3605] |  -0.604|   -0.604|-545.907| -582.253|     7.47%|   0:00:02.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:03:41   3615] |  -0.604|   -0.604|-545.639| -581.984|     7.47%|   0:00:10.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:03:41   3616] |  -0.604|   -0.604|-545.588| -581.933|     7.47%|   0:00:00.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:03:42   3617] |  -0.604|   -0.604|-545.503| -581.848|     7.47%|   0:00:01.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:04:00   3634] |  -0.603|   -0.603|-545.289| -581.635|     7.47%|   0:00:18.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:04:03   3638] |  -0.603|   -0.603|-545.057| -581.403|     7.47%|   0:00:03.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:04:10   3645] |  -0.602|   -0.602|-545.202| -581.547|     7.48%|   0:00:07.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_14_/D   |
[03/21 06:04:13   3647] |  -0.602|   -0.602|-545.158| -581.503|     7.48%|   0:00:03.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:04:13   3648] |  -0.602|   -0.602|-545.088| -581.433|     7.48%|   0:00:00.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:04:14   3648] |  -0.602|   -0.602|-544.969| -581.314|     7.48%|   0:00:01.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:04:14   3649] |  -0.602|   -0.602|-544.960| -581.306|     7.48%|   0:00:00.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:04:14   3649] |  -0.602|   -0.602|-544.951| -581.296|     7.48%|   0:00:00.0| 1713.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_17_/D   |
[03/21 06:04:15   3650] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:15   3650] **INFO: Starting Blocking QThread with 1 CPU
[03/21 06:04:15   3650]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/21 06:04:15   3650] #################################################################################
[03/21 06:04:15   3650] # Design Stage: PreRoute
[03/21 06:04:15   3650] # Design Name: core
[03/21 06:04:15   3650] # Design Mode: 65nm
[03/21 06:04:15   3650] # Analysis Mode: MMMC Non-OCV 
[03/21 06:04:15   3650] # Parasitics Mode: No SPEF/RCDB
[03/21 06:04:15   3650] # Signoff Settings: SI Off 
[03/21 06:04:15   3650] #################################################################################
[03/21 06:04:15   3650] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:04:15   3650] Calculate delays in BcWc mode...
[03/21 06:04:15   3650] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/21 06:04:15   3650] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/21 06:04:15   3650] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/21 06:04:15   3650] End delay calculation. (MEM=0 CPU=0:00:02.9 REAL=0:00:03.0)
[03/21 06:04:15   3650] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 0.0M) ***
[03/21 06:04:15   3650] { slack_summary { { columns { path_group } { total_neg_slack } { worst_slack } { num_of_violations } { num_of_paths } } { default { 0.000 } { 0.052 } { 0 } { 4118 } } } }
[03/21 06:04:20   3654]  
_______________________________________________________________________
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_11 (BUFFD4)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/col_idx_2__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_12 (BUFFD16)
[03/21 06:04:26   3660] skewClock has sized CTS_cdb_BUF_clk_G0_L3_4 (CKBD1)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L5_3 (CKBD4)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_13 (BUFFD16)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/col_idx_4__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_18 (BUFFD16)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L5_5 (BUFFD4)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L5_6 (BUFFD6)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_24 (BUFFD4)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/col_idx_6__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_21 (CKBD2)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_16 (BUFFD16)
[03/21 06:04:26   3660] skewClock has sized CTS_ccl_BUF_clk_G0_L3_1 (BUFFD16)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/CTS_ccl_BUF_clk_G0_L2_11 (BUFFD16)
[03/21 06:04:26   3660] skewClock has sized mac_array_instance/col_idx_7__mac_col_inst/CTS_ccl_BUF_clk_G0_L5_2 (BUFFD4)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3605_CTS_54 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3606_CTS_48 (CKBD6)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3607_CTS_8 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3608_CTS_59 (CKBD2)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3609_CTS_58 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3610_CTS_51 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3611_CTS_50 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3612_CTS_60 (CKBD16)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3613_CTS_54 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3614_CTS_48 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3615_CTS_59 (CKBD2)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3616_CTS_58 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3617_CTS_49 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3618_CTS_57 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3619_CTS_48 (CKBD6)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3620_CTS_4 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3621_CTS_45 (CKBD6)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3622_CTS_50 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3623_CTS_51 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3624_CTS_4 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC3625_CTS_7 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3626_CTS_10 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3627_CTS_52 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC3628_CTS_4 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3629_CTS_48 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3630_CTS_4 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3631_CTS_7 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3632_CTS_9 (CKBD8)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3633_CTS_8 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3634_CTS_47 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3635_CTS_44 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3636_CTS_42 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3637_CTS_43 (CKBD8)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3638_CTS_50 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3639_CTS_49 (BUFFD12)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3640_CTS_45 (CKBD6)
[03/21 06:04:26   3660] skewClock has inserted ofifo_inst/FE_USKC3641_CTS_46 (CKBD8)
[03/21 06:04:26   3660] skewClock has inserted FE_USKC3642_CTS_57 (BUFFD12)
[03/21 06:04:26   3660] skewClock sized 14 and inserted 38 insts
[03/21 06:04:27   3660] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:27   3660] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:04:27   3660] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:28   3661] |  -0.431|   -0.581|-361.977| -428.210|     7.49%|   0:00:14.0| 1731.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/21 06:04:30   3664] |  -0.427|   -0.581|-362.117| -428.351|     7.49%|   0:00:02.0| 1731.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:04:35   3669] |  -0.427|   -0.581|-362.115| -428.349|     7.49%|   0:00:05.0| 1731.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:04:35   3669] |  -0.427|   -0.581|-361.982| -428.216|     7.49%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:04:36   3669] |  -0.427|   -0.581|-361.969| -428.202|     7.49%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:04:37   3671] |  -0.427|   -0.581|-361.922| -428.156|     7.50%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:04:38   3672] |  -0.427|   -0.581|-361.852| -428.085|     7.50%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:04:38   3672] |  -0.427|   -0.581|-361.850| -428.084|     7.50%|   0:00:00.0| 1731.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:04:38   3672] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:43   3677] skewClock has sized CTS_cdb_BUF_clk_G0_L2_20 (BUFFD1)
[03/21 06:04:43   3677] skewClock has sized mac_array_instance/col_idx_6__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_21 (BUFFD4)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3648_CTS_58 (BUFFD8)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3649_CTS_59 (CKBD2)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3650_CTS_58 (CKBD6)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3651_CTS_55 (CKBD2)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3652_CTS_48 (BUFFD4)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3653_CTS_48 (BUFFD4)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3654_CTS_48 (CKBD6)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3655_CTS_54 (BUFFD8)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3656_CTS_54 (BUFFD6)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3657_CTS_54 (BUFFD12)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3658_CTS_7 (BUFFD6)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC3659_CTS_7 (BUFFD12)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3660_CTS_55 (CKBD2)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3661_CTS_55 (CKBD2)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3662_CTS_55 (CKBD2)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3663_CTS_48 (BUFFD6)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3664_CTS_48 (BUFFD8)
[03/21 06:04:43   3677] skewClock has inserted FE_USKC3665_CTS_48 (CKBD6)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/FE_USKC3666_CTS_51 (BUFFD8)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/FE_USKC3667_CTS_51 (CKBD6)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/FE_USKC3668_CTS_51 (BUFFD12)
[03/21 06:04:43   3677] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3669_CTS_11 (CKBD16)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3670_CTS_4 (BUFFD6)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3671_CTS_4 (BUFFD12)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC3672_CTS_7 (BUFFD6)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC3673_CTS_7 (BUFFD12)
[03/21 06:04:43   3677] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3674_CTS_10 (BUFFD12)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3675_CTS_10 (BUFFD6)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3676_CTS_10 (BUFFD12)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/FE_USKC3677_CTS_48 (BUFFD8)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/FE_USKC3678_CTS_48 (BUFFD6)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/FE_USKC3679_CTS_48 (BUFFD12)
[03/21 06:04:43   3677] skewClock has inserted mac_array_instance/col_idx_2__mac_col_inst/FE_USKC3680_CTS_4 (CKBD16)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3681_CTS_4 (CKBD6)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3682_CTS_4 (BUFFD12)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3683_CTS_9 (BUFFD4)
[03/21 06:04:43   3677] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3684_CTS_9 (CKBD8)
[03/21 06:04:43   3677] skewClock sized 2 and inserted 37 insts
[03/21 06:04:44   3678] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:44   3678] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:04:44   3678] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:44   3678] |  -0.302|   -0.907|-257.912| -376.353|     7.50%|   0:00:06.0| 1731.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/21 06:04:45   3678] |  -0.302|   -0.907|-257.912| -376.353|     7.51%|   0:00:01.0| 1731.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/21 06:04:45   3678] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:45   3678] 
[03/21 06:04:45   3678] *** Finish Core Optimize Step (cpu=0:02:12 real=0:02:13 mem=1731.9M) ***
[03/21 06:04:45   3678] Active Path Group: default 
[03/21 06:04:45   3678] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:45   3678] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:04:45   3678] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:45   3678] |  -0.907|   -0.907|-118.442| -376.353|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[61]                                            |
[03/21 06:04:45   3678] |  -0.855|   -0.855|-117.950| -375.862|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[113]                                           |
[03/21 06:04:45   3678] |  -0.845|   -0.845|-117.694| -375.606|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[1]                                             |
[03/21 06:04:45   3678] |  -0.836|   -0.836|-117.414| -375.326|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[144]                                           |
[03/21 06:04:45   3678] |  -0.824|   -0.824|-117.061| -374.973|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[155]                                           |
[03/21 06:04:45   3678] |  -0.817|   -0.817|-116.668| -374.580|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[152]                                           |
[03/21 06:04:45   3678] |  -0.806|   -0.806|-115.931| -373.843|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[145]                                           |
[03/21 06:04:45   3678] |  -0.797|   -0.797|-115.230| -373.142|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[59]                                            |
[03/21 06:04:45   3679] |  -0.786|   -0.786|-114.506| -372.418|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[27]                                            |
[03/21 06:04:45   3679] |  -0.782|   -0.782|-113.734| -371.646|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[58]                                            |
[03/21 06:04:45   3679] |  -0.776|   -0.776|-113.252| -371.164|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[59]                                            |
[03/21 06:04:45   3679] |  -0.771|   -0.771|-112.250| -370.162|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[60]                                            |
[03/21 06:04:45   3679] |  -0.765|   -0.765|-111.946| -369.858|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[61]                                            |
[03/21 06:04:45   3679] |  -0.757|   -0.757|-111.288| -369.200|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[131]                                           |
[03/21 06:04:45   3679] |  -0.749|   -0.749|-110.040| -367.952|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[159]                                           |
[03/21 06:04:45   3679] |  -0.741|   -0.741|-109.579| -367.491|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[126]                                           |
[03/21 06:04:45   3679] |  -0.734|   -0.734|-108.872| -366.784|     7.51%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[132]                                           |
[03/21 06:04:45   3679] |  -0.729|   -0.729|-108.249| -366.161|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[63]                                            |
[03/21 06:04:45   3679] |  -0.725|   -0.725|-107.561| -365.473|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[111]                                           |
[03/21 06:04:45   3679] |  -0.720|   -0.720|-107.089| -365.000|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[107]                                           |
[03/21 06:04:45   3679] |  -0.712|   -0.712|-106.476| -364.388|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[54]                                            |
[03/21 06:04:45   3679] |  -0.706|   -0.706|-105.353| -363.264|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[105]                                           |
[03/21 06:04:46   3679] |  -0.706|   -0.706|-105.052| -362.964|     7.52%|   0:00:01.0| 1731.9M|   WC_VIEW|  default| out[105]                                           |
[03/21 06:04:46   3679] |  -0.703|   -0.703|-104.902| -362.814|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[104]                                           |
[03/21 06:04:46   3679] |  -0.703|   -0.703|-104.578| -362.490|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[104]                                           |
[03/21 06:04:46   3679] |  -0.701|   -0.701|-104.428| -362.340|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[67]                                            |
[03/21 06:04:46   3679] |  -0.701|   -0.701|-104.297| -362.209|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[67]                                            |
[03/21 06:04:46   3679] |  -0.700|   -0.700|-104.163| -362.075|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[106]                                           |
[03/21 06:04:46   3679] |  -0.696|   -0.696|-103.978| -361.890|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[68]                                            |
[03/21 06:04:46   3679] |  -0.692|   -0.692|-103.543| -361.455|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[110]                                           |
[03/21 06:04:46   3679] |  -0.686|   -0.686|-102.878| -360.790|     7.52%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[69]                                            |
[03/21 06:04:46   3679] |  -0.682|   -0.682|-102.420| -360.332|     7.53%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[71]                                            |
[03/21 06:04:46   3679] |  -0.679|   -0.679|-102.011| -359.923|     7.53%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:04:46   3679] |  -0.679|   -0.679|-101.549| -359.461|     7.53%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:04:46   3679] |  -0.672|   -0.672|-101.530| -359.441|     7.53%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[42]                                            |
[03/21 06:04:46   3680] |  -0.668|   -0.668|-101.103| -359.014|     7.53%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[144]                                           |
[03/21 06:04:46   3680] |  -0.668|   -0.668|-100.506| -358.418|     7.53%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[144]                                           |
[03/21 06:04:46   3680] |  -0.660|   -0.660|-100.477| -358.389|     7.53%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[74]                                            |
[03/21 06:04:46   3680] |  -0.660|   -0.660|-100.097| -358.009|     7.53%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[58]                                            |
[03/21 06:04:46   3680] |  -0.654|   -0.654|-100.032| -357.944|     7.53%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[59]                                            |
[03/21 06:04:46   3680] |  -0.646|   -0.646| -99.176| -357.088|     7.54%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[143]                                           |
[03/21 06:04:46   3680] |  -0.642|   -0.642| -98.505| -356.417|     7.54%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[97]                                            |
[03/21 06:04:46   3680] |  -0.639|   -0.639| -97.934| -355.846|     7.54%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[15]                                            |
[03/21 06:04:47   3680] |  -0.639|   -0.639| -97.458| -355.370|     7.54%|   0:00:01.0| 1731.9M|   WC_VIEW|  default| out[15]                                            |
[03/21 06:04:47   3680] |  -0.635|   -0.635| -97.444| -355.356|     7.54%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[78]                                            |
[03/21 06:04:47   3680] |  -0.631|   -0.631| -96.740| -354.652|     7.54%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[80]                                            |
[03/21 06:04:47   3680] |  -0.630|   -0.630| -96.192| -354.104|     7.54%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[0]                                             |
[03/21 06:04:47   3680] |  -0.630|   -0.630| -96.074| -353.986|     7.54%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[0]                                             |
[03/21 06:04:47   3680] |  -0.623|   -0.623| -95.979| -353.891|     7.54%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[90]                                            |
[03/21 06:04:47   3681] |  -0.623|   -0.623| -95.443| -353.355|     7.54%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[90]                                            |
[03/21 06:04:47   3681] |  -0.622|   -0.622| -95.289| -353.201|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[32]                                            |
[03/21 06:04:47   3681] |  -0.622|   -0.622| -95.244| -353.156|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[32]                                            |
[03/21 06:04:47   3681] |  -0.621|   -0.621| -95.214| -353.126|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[81]                                            |
[03/21 06:04:47   3681] |  -0.621|   -0.621| -95.125| -353.036|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[81]                                            |
[03/21 06:04:47   3681] |  -0.619|   -0.619| -95.072| -352.984|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[56]                                            |
[03/21 06:04:47   3681] |  -0.619|   -0.619| -94.786| -352.698|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[56]                                            |
[03/21 06:04:47   3681] |  -0.617|   -0.617| -94.715| -352.627|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[57]                                            |
[03/21 06:04:48   3681] |  -0.613|   -0.613| -94.358| -352.270|     7.55%|   0:00:01.0| 1731.9M|   WC_VIEW|  default| out[144]                                           |
[03/21 06:04:48   3681] |  -0.613|   -0.613| -94.060| -351.972|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[144]                                           |
[03/21 06:04:48   3681] |  -0.612|   -0.612| -93.931| -351.842|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[3]                                             |
[03/21 06:04:48   3681] |  -0.612|   -0.612| -93.856| -351.768|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[3]                                             |
[03/21 06:04:48   3681] |  -0.609|   -0.609| -93.774| -351.686|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[10]                                            |
[03/21 06:04:48   3681] |  -0.609|   -0.609| -93.664| -351.576|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[10]                                            |
[03/21 06:04:48   3681] |  -0.608|   -0.608| -93.567| -351.479|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[13]                                            |
[03/21 06:04:48   3681] |  -0.608|   -0.608| -93.547| -351.459|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[13]                                            |
[03/21 06:04:48   3681] |  -0.608|   -0.608| -93.512| -351.424|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[5]                                             |
[03/21 06:04:48   3681] |  -0.606|   -0.606| -93.354| -351.266|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[11]                                            |
[03/21 06:04:48   3681] |  -0.606|   -0.606| -93.330| -351.242|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[11]                                            |
[03/21 06:04:48   3682] |  -0.605|   -0.605| -93.205| -351.117|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[7]                                             |
[03/21 06:04:48   3682] |  -0.605|   -0.605| -93.156| -351.068|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[7]                                             |
[03/21 06:04:48   3682] |  -0.604|   -0.604| -93.109| -351.021|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:04:48   3682] |  -0.604|   -0.604| -93.064| -350.976|     7.55%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:04:49   3682] |  -0.604|   -0.604| -92.653| -350.565|     7.56%|   0:00:01.0| 1731.9M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:04:49   3682] |  -0.604|   -0.604| -92.462| -350.374|     7.56%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:04:49   3682] |  -0.604|   -0.604| -92.404| -350.316|     7.56%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:04:49   3682] |  -0.604|   -0.604| -92.404| -350.316|     7.56%|   0:00:00.0| 1731.9M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:04:49   3682] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:49   3682] 
[03/21 06:04:49   3682] *** Finish Core Optimize Step (cpu=0:00:04.3 real=0:00:04.0 mem=1731.9M) ***
[03/21 06:04:49   3682] 
[03/21 06:04:49   3682] *** Finished Optimize Step Cumulative (cpu=0:02:16 real=0:02:17 mem=1731.9M) ***
[03/21 06:04:49   3682] ** GigaOpt Optimizer WNS Slack -0.604 TNS Slack -350.316 Density 7.56
[03/21 06:04:49   3683] *** Starting refinePlace (1:01:23 mem=1747.9M) ***
[03/21 06:04:49   3683] Total net bbox length = 6.160e+05 (3.405e+05 2.755e+05) (ext = 1.411e+05)
[03/21 06:04:49   3683] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:04:49   3683] default core: bins with density >  0.75 = 6.64 % ( 332 / 5000 )
[03/21 06:04:49   3683] Density distribution unevenness ratio = 89.645%
[03/21 06:04:49   3683] RPlace IncrNP: Rollback Lev = -3
[03/21 06:04:49   3683] RPlace: Density =1.038889, incremental np is triggered.
[03/21 06:04:49   3683] nrCritNet: 1.99% ( 516 / 25871 ) cutoffSlk: -306.5ps stdDelay: 14.2ps
[03/21 06:04:54   3688] default core: bins with density >  0.75 = 6.64 % ( 332 / 5000 )
[03/21 06:04:54   3688] Density distribution unevenness ratio = 89.530%
[03/21 06:04:54   3688] RPlace postIncrNP: Density = 1.038889 -> 0.995556.
[03/21 06:04:54   3688] RPlace postIncrNP Info: Density distribution changes:
[03/21 06:04:54   3688] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 06:04:54   3688] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/21 06:04:54   3688] [1.00 - 1.05] :	 6 (0.12%) -> 0 (0.00%)
[03/21 06:04:54   3688] [0.95 - 1.00] :	 26 (0.52%) -> 17 (0.34%)
[03/21 06:04:54   3688] [0.90 - 0.95] :	 104 (2.08%) -> 90 (1.80%)
[03/21 06:04:54   3688] [0.85 - 0.90] :	 124 (2.48%) -> 140 (2.80%)
[03/21 06:04:54   3688] [0.80 - 0.85] :	 46 (0.92%) -> 61 (1.22%)
[03/21 06:04:54   3688] [CPU] RefinePlace/IncrNP (cpu=0:00:05.2, real=0:00:05.0, mem=1801.9MB) @(1:01:23 - 1:01:28).
[03/21 06:04:54   3688] Move report: incrNP moves 3397 insts, mean move: 7.37 um, max move: 52.60 um
[03/21 06:04:54   3688] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8697_0): (1117.40, 473.20) --> (1168.20, 475.00)
[03/21 06:04:54   3688] Move report: Timing Driven Placement moves 3397 insts, mean move: 7.37 um, max move: 52.60 um
[03/21 06:04:54   3688] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8697_0): (1117.40, 473.20) --> (1168.20, 475.00)
[03/21 06:04:54   3688] 	Runtime: CPU: 0:00:05.2 REAL: 0:00:05.0 MEM: 1801.9MB
[03/21 06:04:54   3688] Starting refinePlace ...
[03/21 06:04:54   3688] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:04:55   3688] default core: bins with density >  0.75 = 6.64 % ( 332 / 5000 )
[03/21 06:04:55   3688] Density distribution unevenness ratio = 89.385%
[03/21 06:04:55   3689]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 06:04:55   3689] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1793.9MB) @(1:01:29 - 1:01:30).
[03/21 06:04:55   3689] Move report: preRPlace moves 4170 insts, mean move: 0.68 um, max move: 6.60 um
[03/21 06:04:55   3689] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_654_0): (701.00, 361.60) --> (702.20, 356.20)
[03/21 06:04:55   3689] 	Length: 9 sites, height: 1 rows, site name: core, cell type: ND2D3
[03/21 06:04:55   3689] Move report: Detail placement moves 4170 insts, mean move: 0.68 um, max move: 6.60 um
[03/21 06:04:55   3689] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_654_0): (701.00, 361.60) --> (702.20, 356.20)
[03/21 06:04:55   3689] 	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 1793.9MB
[03/21 06:04:55   3689] Statistics of distance of Instance movement in refine placement:
[03/21 06:04:55   3689]   maximum (X+Y) =        52.60 um
[03/21 06:04:55   3689]   inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8697_0) with max move: (1117.4, 473.2) -> (1168.2, 475)
[03/21 06:04:55   3689]   mean    (X+Y) =         4.45 um
[03/21 06:04:55   3689] Total instances flipped for legalization: 19
[03/21 06:04:55   3689] Summary Report:
[03/21 06:04:55   3689] Instances move: 6097 (out of 23590 movable)
[03/21 06:04:55   3689] Mean displacement: 4.45 um
[03/21 06:04:55   3689] Max displacement: 52.60 um (Instance: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_8697_0) (1117.4, 473.2) -> (1168.2, 475)
[03/21 06:04:55   3689] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/21 06:04:55   3689] Total instances moved : 6097
[03/21 06:04:55   3689] Total net bbox length = 6.187e+05 (3.437e+05 2.750e+05) (ext = 1.410e+05)
[03/21 06:04:55   3689] Runtime: CPU: 0:00:06.3 REAL: 0:00:06.0 MEM: 1793.9MB
[03/21 06:04:55   3689] [CPU] RefinePlace/total (cpu=0:00:06.3, real=0:00:06.0, mem=1793.9MB) @(1:01:23 - 1:01:30).
[03/21 06:04:55   3689] *** Finished refinePlace (1:01:30 mem=1793.9M) ***
[03/21 06:04:55   3689] Finished re-routing un-routed nets (0:00:00.1 1793.9M)
[03/21 06:04:55   3689] 
[03/21 06:04:56   3690] 
[03/21 06:04:56   3690] Density : 0.0759
[03/21 06:04:56   3690] Max route overflow : 0.0001
[03/21 06:04:56   3690] 
[03/21 06:04:56   3690] 
[03/21 06:04:56   3690] *** Finish Physical Update (cpu=0:00:07.3 real=0:00:07.0 mem=1793.9M) ***
[03/21 06:04:56   3690] ** GigaOpt Optimizer WNS Slack -0.604 TNS Slack -350.728 Density 7.59
[03/21 06:04:56   3690] Optimizer WNS Pass 1
[03/21 06:04:56   3690] Active Path Group: reg2reg  
[03/21 06:04:56   3690] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:56   3690] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:04:56   3690] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:04:56   3690] |  -0.302|   -0.604|-258.324| -350.728|     7.59%|   0:00:00.0| 1793.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/21 06:05:07   3701] |  -0.295|   -0.604|-257.995| -350.399|     7.59%|   0:00:11.0| 1793.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
[03/21 06:05:08   3702] |  -0.295|   -0.604|-257.963| -350.367|     7.59%|   0:00:01.0| 1793.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
[03/21 06:05:09   3702] |  -0.295|   -0.604|-257.939| -350.343|     7.59%|   0:00:01.0| 1793.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
[03/21 06:05:09   3703] |  -0.295|   -0.604|-257.922| -350.326|     7.59%|   0:00:00.0| 1793.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
[03/21 06:05:27   3721] |  -0.295|   -0.604|-257.910| -350.314|     7.60%|   0:00:18.0| 1793.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
[03/21 06:05:29   3723] |  -0.295|   -0.604|-257.841| -350.245|     7.61%|   0:00:02.0| 1793.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
[03/21 06:05:30   3723] |  -0.294|   -0.604|-257.782| -350.186|     7.61%|   0:00:01.0| 1793.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
[03/21 06:05:32   3725] |  -0.294|   -0.604|-254.306| -346.710|     7.61%|   0:00:02.0| 1793.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_15_/D   |
[03/21 06:05:36   3730] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:05:41   3735] skewClock has sized FE_USKC3657_CTS_54 (BUFFD16)
[03/21 06:05:41   3735] skewClock has sized FE_USKC3650_CTS_58 (CKBD3)
[03/21 06:05:41   3735] skewClock has sized FE_USKC3616_CTS_58 (BUFFD8)
[03/21 06:05:41   3735] skewClock has sized ofifo_inst/FE_USKC3635_CTS_44 (BUFFD16)
[03/21 06:05:41   3735] skewClock has sized CTS_cdb_BUF_clk_G0_L4_18 (BUFFD12)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3793_CTS_55 (BUFFD4)
[03/21 06:05:41   3735] skewClock has inserted mac_array_instance/col_idx_6__mac_col_inst/FE_USKC3794_CTS_11 (BUFFD2)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/FE_USKC3795_CTS_47 (BUFFD6)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/FE_USKC3796_CTS_47 (BUFFD12)
[03/21 06:05:41   3735] skewClock has inserted mac_array_instance/col_idx_6__mac_col_inst/FE_USKC3797_CTS_11 (BUFFD2)
[03/21 06:05:41   3735] skewClock has inserted mac_array_instance/col_idx_6__mac_col_inst/FE_USKC3798_CTS_11 (BUFFD12)
[03/21 06:05:41   3735] skewClock has inserted FE_USKC3799_CTS_48 (BUFFD4)
[03/21 06:05:41   3735] skewClock has inserted FE_USKC3800_CTS_48 (BUFFD4)
[03/21 06:05:41   3735] skewClock has inserted FE_USKC3801_CTS_48 (CKBD8)
[03/21 06:05:41   3735] skewClock has inserted FE_USKC3802_CTS_48 (BUFFD4)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3803_CTS_4 (BUFFD8)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3804_CTS_4 (BUFFD4)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3805_CTS_4 (CKBD6)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3806_CTS_4 (BUFFD12)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/FE_USKC3807_CTS_51 (BUFFD12)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/FE_USKC3808_CTS_51 (BUFFD4)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/FE_USKC3809_CTS_51 (BUFFD8)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/FE_USKC3810_CTS_51 (BUFFD8)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC3811_CTS_7 (BUFFD8)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC3812_CTS_7 (BUFFD4)
[03/21 06:05:41   3735] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3813_CTS_10 (BUFFD6)
[03/21 06:05:41   3735] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3814_CTS_10 (BUFFD12)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/FE_USKC3815_CTS_48 (BUFFD12)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/FE_USKC3816_CTS_48 (BUFFD4)
[03/21 06:05:41   3735] skewClock has inserted mac_array_instance/col_idx_6__mac_col_inst/FE_USKC3817_CTS_10 (BUFFD12)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3818_CTS_10 (BUFFD8)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3819_CTS_10 (BUFFD4)
[03/21 06:05:41   3735] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3820_CTS_10 (BUFFD6)
[03/21 06:05:41   3735] skewClock sized 5 and inserted 28 insts
[03/21 06:05:42   3735] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:05:42   3735] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:05:42   3735] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:05:42   3735] |  -0.268|   -0.731|-196.173| -308.881|     7.61%|   0:00:10.0| 1767.0M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/21 06:05:42   3735] |        |         |        |         |          |            |        |          |         | _reg_0_/E                                          |
[03/21 06:05:42   3735] |  -0.262|   -0.731|-194.051| -306.759|     7.61%|   0:00:00.0| 1767.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/21 06:05:43   3736] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:05:47   3741] skewClock has sized ofifo_inst/FE_USKC3816_CTS_48 (CKBD3)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3822_CTS_55 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3823_CTS_55 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3824_CTS_55 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3825_CTS_55 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_3__fifo_instance/FE_USKC3826_CTS_55 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3827_CTS_11 (BUFFD6)
[03/21 06:05:47   3741] skewClock has inserted mac_array_instance/col_idx_1__mac_col_inst/FE_USKC3828_CTS_11 (CKBD16)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3829_CTS_4 (BUFFD12)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3830_CTS_4 (BUFFD6)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_5__fifo_instance/FE_USKC3831_CTS_4 (CKBD6)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3832_CTS_9 (CKBD6)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3833_CTS_9 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3834_CTS_9 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3835_CTS_9 (CKBD8)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3836_CTS_4 (BUFFD8)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3837_CTS_4 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3838_CTS_4 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC3839_CTS_4 (BUFFD12)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/FE_USKC3840_CTS_52 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/FE_USKC3841_CTS_52 (BUFFD12)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3842_CTS_10 (BUFFD6)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3843_CTS_10 (BUFFD4)
[03/21 06:05:47   3741] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC3844_CTS_10 (BUFFD8)
[03/21 06:05:47   3741] skewClock sized 1 and inserted 23 insts
[03/21 06:05:48   3741] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:05:48   3741] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:05:48   3741] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:05:56   3750] |  -0.254|   -0.731|-165.262| -277.970|     7.62%|   0:00:14.0| 1767.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
[03/21 06:06:08   3762] |  -0.254|   -0.731|-165.805| -278.513|     7.63%|   0:00:12.0| 1767.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
[03/21 06:06:10   3764] |  -0.254|   -0.731|-165.805| -278.513|     7.64%|   0:00:02.0| 1767.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
[03/21 06:06:10   3764] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:06:10   3764] 
[03/21 06:06:10   3764] *** Finish Core Optimize Step (cpu=0:01:14 real=0:01:14 mem=1767.0M) ***
[03/21 06:06:10   3764] Active Path Group: default 
[03/21 06:06:10   3764] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:06:10   3764] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:06:10   3764] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:06:10   3764] |  -0.731|   -0.731|-112.708| -278.513|     7.64%|   0:00:00.0| 1767.0M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:06:13   3767] |  -0.731|   -0.731|-112.438| -278.243|     7.65%|   0:00:03.0| 1767.0M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:06:13   3767] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:06:13   3767] 
[03/21 06:06:13   3767] *** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:03.0 mem=1767.0M) ***
[03/21 06:06:13   3767] 
[03/21 06:06:13   3767] *** Finished Optimize Step Cumulative (cpu=0:01:17 real=0:01:17 mem=1767.0M) ***
[03/21 06:06:13   3767] ** GigaOpt Optimizer WNS Slack -0.731 TNS Slack -278.243 Density 7.65
[03/21 06:06:13   3767] *** Starting refinePlace (1:02:48 mem=1767.0M) ***
[03/21 06:06:13   3767] Total net bbox length = 6.208e+05 (3.449e+05 2.759e+05) (ext = 1.410e+05)
[03/21 06:06:13   3767] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:06:14   3767] default core: bins with density >  0.75 = 6.64 % ( 332 / 5000 )
[03/21 06:06:14   3767] Density distribution unevenness ratio = 89.517%
[03/21 06:06:14   3767] RPlace IncrNP: Rollback Lev = -3
[03/21 06:06:14   3767] RPlace: Density =1.046667, incremental np is triggered.
[03/21 06:06:14   3767] nrCritNet: 1.99% ( 519 / 26074 ) cutoffSlk: -264.6ps stdDelay: 14.2ps
[03/21 06:06:19   3773] default core: bins with density >  0.75 =  6.7 % ( 335 / 5000 )
[03/21 06:06:19   3773] Density distribution unevenness ratio = 89.448%
[03/21 06:06:19   3773] RPlace postIncrNP: Density = 1.046667 -> 0.976667.
[03/21 06:06:19   3773] RPlace postIncrNP Info: Density distribution changes:
[03/21 06:06:19   3773] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 06:06:19   3773] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/21 06:06:19   3773] [1.00 - 1.05] :	 6 (0.12%) -> 0 (0.00%)
[03/21 06:06:19   3773] [0.95 - 1.00] :	 21 (0.42%) -> 12 (0.24%)
[03/21 06:06:19   3773] [0.90 - 0.95] :	 97 (1.94%) -> 96 (1.92%)
[03/21 06:06:19   3773] [0.85 - 0.90] :	 130 (2.60%) -> 138 (2.76%)
[03/21 06:06:19   3773] [0.80 - 0.85] :	 56 (1.12%) -> 69 (1.38%)
[03/21 06:06:19   3773] [CPU] RefinePlace/IncrNP (cpu=0:00:05.5, real=0:00:06.0, mem=1821.0MB) @(1:02:48 - 1:02:53).
[03/21 06:06:19   3773] Move report: incrNP moves 3302 insts, mean move: 6.81 um, max move: 53.60 um
[03/21 06:06:19   3773] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC3788_n376): (962.60, 498.40) --> (923.40, 512.80)
[03/21 06:06:19   3773] Move report: Timing Driven Placement moves 3302 insts, mean move: 6.81 um, max move: 53.60 um
[03/21 06:06:19   3773] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC3788_n376): (962.60, 498.40) --> (923.40, 512.80)
[03/21 06:06:19   3773] 	Runtime: CPU: 0:00:05.6 REAL: 0:00:06.0 MEM: 1821.0MB
[03/21 06:06:19   3773] Starting refinePlace ...
[03/21 06:06:19   3773] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:06:19   3773] default core: bins with density >  0.75 =  6.7 % ( 335 / 5000 )
[03/21 06:06:19   3773] Density distribution unevenness ratio = 89.306%
[03/21 06:06:20   3774]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 06:06:20   3774] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1821.0MB) @(1:02:53 - 1:02:54).
[03/21 06:06:20   3774] Move report: preRPlace moves 1931 insts, mean move: 0.62 um, max move: 4.80 um
[03/21 06:06:20   3774] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U906): (978.20, 475.00) --> (981.20, 473.20)
[03/21 06:06:20   3774] 	Length: 8 sites, height: 1 rows, site name: core, cell type: INR2XD1
[03/21 06:06:20   3774] Move report: Detail placement moves 1931 insts, mean move: 0.62 um, max move: 4.80 um
[03/21 06:06:20   3774] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U906): (978.20, 475.00) --> (981.20, 473.20)
[03/21 06:06:20   3774] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1821.0MB
[03/21 06:06:20   3774] Statistics of distance of Instance movement in refine placement:
[03/21 06:06:20   3774]   maximum (X+Y) =        53.60 um
[03/21 06:06:20   3774]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC3788_n376) with max move: (962.6, 498.4) -> (923.4, 512.8)
[03/21 06:06:20   3774]   mean    (X+Y) =         6.35 um
[03/21 06:06:20   3774] Total instances flipped for legalization: 21
[03/21 06:06:20   3774] Summary Report:
[03/21 06:06:20   3774] Instances move: 3606 (out of 23798 movable)
[03/21 06:06:20   3774] Mean displacement: 6.35 um
[03/21 06:06:20   3774] Max displacement: 53.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC3788_n376) (962.6, 498.4) -> (923.4, 512.8)
[03/21 06:06:20   3774] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
[03/21 06:06:20   3774] Total instances moved : 3606
[03/21 06:06:20   3774] Total net bbox length = 6.214e+05 (3.452e+05 2.763e+05) (ext = 1.410e+05)
[03/21 06:06:20   3774] Runtime: CPU: 0:00:06.6 REAL: 0:00:07.0 MEM: 1821.0MB
[03/21 06:06:20   3774] [CPU] RefinePlace/total (cpu=0:00:06.6, real=0:00:07.0, mem=1821.0MB) @(1:02:48 - 1:02:54).
[03/21 06:06:20   3774] *** Finished refinePlace (1:02:54 mem=1821.0M) ***
[03/21 06:06:20   3774] Finished re-routing un-routed nets (0:00:00.1 1821.0M)
[03/21 06:06:20   3774] 
[03/21 06:06:21   3775] 
[03/21 06:06:21   3775] Density : 0.0767
[03/21 06:06:21   3775] Max route overflow : 0.0001
[03/21 06:06:21   3775] 
[03/21 06:06:21   3775] 
[03/21 06:06:21   3775] *** Finish Physical Update (cpu=0:00:07.8 real=0:00:08.0 mem=1821.0M) ***
[03/21 06:06:21   3775] ** GigaOpt Optimizer WNS Slack -0.731 TNS Slack -282.685 Density 7.67
[03/21 06:06:21   3775] Skipped Place ECO bump recovery (WNS opt)
[03/21 06:06:21   3775] Optimizer WNS Pass 2
[03/21 06:06:21   3775] Active Path Group: reg2reg  
[03/21 06:06:21   3775] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:06:21   3775] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:06:21   3775] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:06:21   3775] |  -0.302|   -0.731|-170.248| -282.685|     7.67%|   0:00:00.0| 1821.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:06:21   3775] |  -0.280|   -0.731|-168.693| -281.130|     7.67%|   0:00:00.0| 1821.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:06:23   3777] |  -0.273|   -0.731|-168.466| -280.904|     7.67%|   0:00:02.0| 1813.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
[03/21 06:06:25   3779] |  -0.269|   -0.731|-168.163| -280.600|     7.67%|   0:00:02.0| 1813.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:06:28   3782] |  -0.266|   -0.731|-167.761| -280.199|     7.67%|   0:00:03.0| 1813.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
[03/21 06:06:32   3786] |  -0.266|   -0.731|-167.732| -280.170|     7.67%|   0:00:04.0| 1813.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
[03/21 06:06:32   3786] |  -0.266|   -0.731|-167.726| -280.164|     7.67%|   0:00:00.0| 1813.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_17_/D   |
[03/21 06:06:33   3787] |  -0.260|   -0.731|-167.263| -279.701|     7.67%|   0:00:01.0| 1813.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:06:39   3792] |  -0.260|   -0.731|-164.318| -276.755|     7.67%|   0:00:06.0| 1813.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:06:41   3795] |  -0.256|   -0.731|-164.210| -276.648|     7.67%|   0:00:02.0| 1813.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
[03/21 06:06:44   3798] |  -0.256|   -0.731|-164.081| -276.519|     7.67%|   0:00:03.0| 1781.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
[03/21 06:06:45   3799] |  -0.253|   -0.731|-163.876| -276.314|     7.67%|   0:00:01.0| 1781.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:06:50   3804] |  -0.251|   -0.731|-163.802| -276.240|     7.67%|   0:00:05.0| 1781.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:06:57   3811] |  -0.250|   -0.731|-165.648| -278.086|     7.67%|   0:00:07.0| 1781.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:06:59   3813] |  -0.250|   -0.731|-165.672| -278.109|     7.68%|   0:00:02.0| 1781.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:01   3815] |  -0.250|   -0.731|-165.635| -278.073|     7.68%|   0:00:02.0| 1781.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:01   3815] |  -0.250|   -0.731|-165.620| -278.058|     7.68%|   0:00:00.0| 1781.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:02   3816] |  -0.249|   -0.731|-165.598| -278.036|     7.68%|   0:00:01.0| 1781.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
[03/21 06:07:23   3837] |  -0.250|   -0.731|-165.722| -278.159|     7.70%|   0:00:21.0| 1781.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:23   3837] |  -0.250|   -0.731|-165.693| -278.130|     7.70%|   0:00:00.0| 1781.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:26   3840] |  -0.250|   -0.731|-166.397| -278.835|     7.71%|   0:00:03.0| 1769.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:26   3840] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:26   3840] 
[03/21 06:07:26   3840] *** Finish Core Optimize Step (cpu=0:01:05 real=0:01:05 mem=1769.2M) ***
[03/21 06:07:26   3840] Active Path Group: default 
[03/21 06:07:26   3840] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:26   3840] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:07:26   3840] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:26   3840] |  -0.731|   -0.731|-112.438| -278.835|     7.71%|   0:00:00.0| 1769.2M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:07:28   3842] |  -0.731|   -0.731|-112.438| -278.835|     7.71%|   0:00:02.0| 1769.2M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:07:28   3842] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:28   3842] 
[03/21 06:07:28   3842] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=1769.2M) ***
[03/21 06:07:28   3842] 
[03/21 06:07:28   3842] *** Finished Optimize Step Cumulative (cpu=0:01:07 real=0:01:07 mem=1769.2M) ***
[03/21 06:07:28   3842] ** GigaOpt Optimizer WNS Slack -0.731 TNS Slack -278.835 Density 7.71
[03/21 06:07:29   3843] *** Starting refinePlace (1:04:03 mem=1769.2M) ***
[03/21 06:07:29   3843] Total net bbox length = 6.233e+05 (3.461e+05 2.772e+05) (ext = 1.410e+05)
[03/21 06:07:29   3843] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:07:29   3843] default core: bins with density >  0.75 = 6.74 % ( 337 / 5000 )
[03/21 06:07:29   3843] Density distribution unevenness ratio = 89.446%
[03/21 06:07:29   3843] RPlace IncrNP: Rollback Lev = -3
[03/21 06:07:29   3843] RPlace: Density =1.047778, incremental np is triggered.
[03/21 06:07:29   3843] nrCritNet: 1.92% ( 503 / 26244 ) cutoffSlk: -260.0ps stdDelay: 14.2ps
[03/21 06:07:34   3848] default core: bins with density >  0.75 = 6.74 % ( 337 / 5000 )
[03/21 06:07:34   3848] Density distribution unevenness ratio = 89.421%
[03/21 06:07:34   3848] RPlace postIncrNP: Density = 1.047778 -> 0.982935.
[03/21 06:07:34   3848] RPlace postIncrNP Info: Density distribution changes:
[03/21 06:07:34   3848] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 06:07:34   3848] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/21 06:07:34   3848] [1.00 - 1.05] :	 5 (0.10%) -> 0 (0.00%)
[03/21 06:07:34   3848] [0.95 - 1.00] :	 21 (0.42%) -> 14 (0.28%)
[03/21 06:07:34   3848] [0.90 - 0.95] :	 95 (1.90%) -> 96 (1.92%)
[03/21 06:07:34   3848] [0.85 - 0.90] :	 129 (2.58%) -> 145 (2.90%)
[03/21 06:07:34   3848] [0.80 - 0.85] :	 65 (1.30%) -> 63 (1.26%)
[03/21 06:07:34   3848] [CPU] RefinePlace/IncrNP (cpu=0:00:05.3, real=0:00:05.0, mem=1821.4MB) @(1:04:03 - 1:04:09).
[03/21 06:07:34   3848] Move report: incrNP moves 3287 insts, mean move: 5.88 um, max move: 72.80 um
[03/21 06:07:34   3848] 	Max move on inst (FE_RC_2207_0): (937.60, 566.80) --> (922.40, 624.40)
[03/21 06:07:34   3848] Move report: Timing Driven Placement moves 3287 insts, mean move: 5.88 um, max move: 72.80 um
[03/21 06:07:34   3848] 	Max move on inst (FE_RC_2207_0): (937.60, 566.80) --> (922.40, 624.40)
[03/21 06:07:34   3848] 	Runtime: CPU: 0:00:05.4 REAL: 0:00:05.0 MEM: 1821.4MB
[03/21 06:07:34   3848] Starting refinePlace ...
[03/21 06:07:34   3848] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:07:34   3848] default core: bins with density >  0.75 = 6.74 % ( 337 / 5000 )
[03/21 06:07:34   3848] Density distribution unevenness ratio = 89.280%
[03/21 06:07:35   3849]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 06:07:35   3849] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1821.4MB) @(1:04:09 - 1:04:10).
[03/21 06:07:35   3849] Move report: preRPlace moves 2148 insts, mean move: 0.59 um, max move: 5.20 um
[03/21 06:07:35   3849] 	Max move on inst (FE_USKC3655_CTS_54): (933.20, 449.80) --> (931.60, 446.20)
[03/21 06:07:35   3849] 	Length: 16 sites, height: 1 rows, site name: core, cell type: BUFFD8
[03/21 06:07:35   3849] wireLenOptFixPriorityInst 2448 inst fixed
[03/21 06:07:35   3849] Placement tweakage begins.
[03/21 06:07:35   3849] wire length = 6.746e+05
[03/21 06:07:36   3850] wire length = 6.571e+05
[03/21 06:07:36   3850] Placement tweakage ends.
[03/21 06:07:36   3850] Move report: tweak moves 3675 insts, mean move: 1.98 um, max move: 10.80 um
[03/21 06:07:36   3850] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1328): (664.60, 354.40) --> (675.40, 354.40)
[03/21 06:07:36   3850] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.4, real=0:00:01.0, mem=1821.4MB) @(1:04:10 - 1:04:11).
[03/21 06:07:36   3851] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:07:36   3851] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1821.4MB) @(1:04:11 - 1:04:11).
[03/21 06:07:37   3851] Move report: Detail placement moves 5279 insts, mean move: 1.55 um, max move: 10.80 um
[03/21 06:07:37   3851] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1328): (664.60, 354.40) --> (675.40, 354.40)
[03/21 06:07:37   3851] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 1821.4MB
[03/21 06:07:37   3851] Statistics of distance of Instance movement in refine placement:
[03/21 06:07:37   3851]   maximum (X+Y) =        72.80 um
[03/21 06:07:37   3851]   inst (FE_RC_2207_0) with max move: (937.6, 566.8) -> (922.4, 624.4)
[03/21 06:07:37   3851]   mean    (X+Y) =         3.88 um
[03/21 06:07:37   3851] Total instances flipped for WireLenOpt: 1532
[03/21 06:07:37   3851] Total instances flipped, including legalization: 5405
[03/21 06:07:37   3851] Summary Report:
[03/21 06:07:37   3851] Instances move: 6683 (out of 23971 movable)
[03/21 06:07:37   3851] Mean displacement: 3.88 um
[03/21 06:07:37   3851] Max displacement: 72.80 um (Instance: FE_RC_2207_0) (937.6, 566.8) -> (922.4, 624.4)
[03/21 06:07:37   3851] 	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2D2
[03/21 06:07:37   3851] Total instances moved : 6683
[03/21 06:07:37   3851] Total net bbox length = 6.047e+05 (3.271e+05 2.776e+05) (ext = 1.409e+05)
[03/21 06:07:37   3851] Runtime: CPU: 0:00:08.0 REAL: 0:00:08.0 MEM: 1821.4MB
[03/21 06:07:37   3851] [CPU] RefinePlace/total (cpu=0:00:08.0, real=0:00:08.0, mem=1821.4MB) @(1:04:03 - 1:04:11).
[03/21 06:07:37   3851] *** Finished refinePlace (1:04:11 mem=1821.4M) ***
[03/21 06:07:37   3851] Finished re-routing un-routed nets (0:00:00.1 1821.4M)
[03/21 06:07:37   3851] 
[03/21 06:07:37   3852] 
[03/21 06:07:37   3852] Density : 0.0771
[03/21 06:07:37   3852] Max route overflow : 0.0001
[03/21 06:07:37   3852] 
[03/21 06:07:37   3852] 
[03/21 06:07:37   3852] *** Finish Physical Update (cpu=0:00:09.2 real=0:00:09.0 mem=1821.4M) ***
[03/21 06:07:38   3852] ** GigaOpt Optimizer WNS Slack -0.731 TNS Slack -278.860 Density 7.71
[03/21 06:07:38   3852] Recovering Place ECO bump
[03/21 06:07:38   3852] Active Path Group: reg2reg  
[03/21 06:07:38   3852] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:38   3852] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:07:38   3852] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:38   3852] |  -0.253|   -0.731|-166.422| -278.860|     7.71%|   0:00:00.0| 1821.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:46   3860] |  -0.246|   -0.731|-161.980| -274.418|     7.71%|   0:00:08.0| 1801.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
[03/21 06:07:49   3864] |  -0.246|   -0.731|-161.957| -274.395|     7.71%|   0:00:03.0| 1767.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_14_/D   |
[03/21 06:07:50   3864] |  -0.245|   -0.731|-161.898| -274.336|     7.71%|   0:00:01.0| 1767.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:52   3866] |  -0.245|   -0.731|-161.709| -274.147|     7.71%|   0:00:02.0| 1767.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:52   3866] |  -0.245|   -0.731|-161.657| -274.095|     7.71%|   0:00:00.0| 1767.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:52   3867] |  -0.245|   -0.731|-161.657| -274.095|     7.71%|   0:00:00.0| 1767.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:07:52   3867] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:52   3867] 
[03/21 06:07:52   3867] *** Finish Core Optimize Step (cpu=0:00:14.6 real=0:00:14.0 mem=1767.3M) ***
[03/21 06:07:52   3867] Active Path Group: default 
[03/21 06:07:52   3867] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:52   3867] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:07:52   3867] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:52   3867] |  -0.731|   -0.731|-112.438| -274.095|     7.71%|   0:00:00.0| 1767.3M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:07:53   3867] |  -0.731|   -0.731|-112.438| -274.095|     7.71%|   0:00:01.0| 1767.3M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:07:53   3867] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:53   3867] 
[03/21 06:07:53   3867] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=1767.3M) ***
[03/21 06:07:53   3867] 
[03/21 06:07:53   3867] *** Finished Optimize Step Cumulative (cpu=0:00:15.0 real=0:00:15.0 mem=1767.3M) ***
[03/21 06:07:53   3867] *** Starting refinePlace (1:04:28 mem=1767.3M) ***
[03/21 06:07:53   3867] Total net bbox length = 6.049e+05 (3.272e+05 2.777e+05) (ext = 1.409e+05)
[03/21 06:07:53   3867] Starting refinePlace ...
[03/21 06:07:53   3867] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:07:53   3867] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:07:53   3867] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1767.3MB) @(1:04:28 - 1:04:28).
[03/21 06:07:53   3867] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:07:53   3867] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1767.3MB
[03/21 06:07:53   3867] Statistics of distance of Instance movement in refine placement:
[03/21 06:07:53   3867]   maximum (X+Y) =         0.00 um
[03/21 06:07:53   3867]   mean    (X+Y) =         0.00 um
[03/21 06:07:53   3867] Summary Report:
[03/21 06:07:53   3867] Instances move: 0 (out of 23973 movable)
[03/21 06:07:53   3867] Mean displacement: 0.00 um
[03/21 06:07:53   3867] Max displacement: 0.00 um 
[03/21 06:07:53   3867] Total instances moved : 0
[03/21 06:07:53   3867] Total net bbox length = 6.049e+05 (3.272e+05 2.777e+05) (ext = 1.409e+05)
[03/21 06:07:53   3867] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1767.3MB
[03/21 06:07:53   3867] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1767.3MB) @(1:04:28 - 1:04:28).
[03/21 06:07:53   3867] *** Finished refinePlace (1:04:28 mem=1767.3M) ***
[03/21 06:07:53   3868] Finished re-routing un-routed nets (0:00:00.0 1767.3M)
[03/21 06:07:53   3868] 
[03/21 06:07:54   3868] 
[03/21 06:07:54   3868] Density : 0.0771
[03/21 06:07:54   3868] Max route overflow : 0.0001
[03/21 06:07:54   3868] 
[03/21 06:07:54   3868] 
[03/21 06:07:54   3868] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1767.3M) ***
[03/21 06:07:54   3868] ** GigaOpt Optimizer WNS Slack -0.731 TNS Slack -274.095 Density 7.71
[03/21 06:07:54   3868] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:07:54   3868] Layer 3 has 189 constrained nets 
[03/21 06:07:54   3868] Layer 7 has 402 constrained nets 
[03/21 06:07:54   3868] **** End NDR-Layer Usage Statistics ****
[03/21 06:07:54   3868] 
[03/21 06:07:54   3868] *** Finish post-CTS Setup Fixing (cpu=0:05:22 real=0:05:23 mem=1767.3M) ***
[03/21 06:07:54   3868] 
[03/21 06:07:54   3868] End: GigaOpt Optimization in WNS mode
[03/21 06:07:54   3868] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:07:54   3868] optDesignOneStep: Leakage Power Flow
[03/21 06:07:54   3868] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:07:54   3868] Begin: GigaOpt Optimization in TNS mode
[03/21 06:07:54   3868] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:07:54   3868] Info: 189 clock nets excluded from IPO operation.
[03/21 06:07:54   3868] PhyDesignGrid: maxLocalDensity 0.95
[03/21 06:07:54   3868] #spOpts: N=65 
[03/21 06:07:57   3872] *info: 189 clock nets excluded
[03/21 06:07:57   3872] *info: 2 special nets excluded.
[03/21 06:07:57   3872] *info: 152 no-driver nets excluded.
[03/21 06:07:57   3872] *info: 63 nets with fixed/cover wires excluded.
[03/21 06:07:58   3873] ** GigaOpt Optimizer WNS Slack -0.731 TNS Slack -274.095 Density 7.71
[03/21 06:07:58   3873] Optimizer TNS Opt
[03/21 06:07:59   3873] Active Path Group: reg2reg  
[03/21 06:07:59   3873] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:59   3873] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:07:59   3873] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:07:59   3873] |  -0.245|   -0.731|-161.657| -274.095|     7.71%|   0:00:00.0| 1748.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:08:45   3919] |  -0.240|   -0.731|-160.261| -272.698|     7.72%|   0:00:46.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:08:46   3921] |  -0.240|   -0.731|-160.212| -272.650|     7.72%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:08:47   3922] |  -0.240|   -0.731|-159.957| -272.394|     7.73%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:08:48   3922] |  -0.240|   -0.731|-159.924| -272.362|     7.73%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:08:51   3925] |  -0.240|   -0.731|-159.901| -272.339|     7.73%|   0:00:03.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:08:54   3929] |  -0.240|   -0.731|-156.503| -268.941|     7.73%|   0:00:03.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 06:09:00   3935] |  -0.240|   -0.731|-156.422| -268.860|     7.73%|   0:00:06.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 06:09:02   3936] |  -0.240|   -0.731|-156.249| -268.687|     7.73%|   0:00:02.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 06:09:04   3939] |  -0.240|   -0.731|-156.207| -268.645|     7.73%|   0:00:02.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 06:09:05   3939] |  -0.240|   -0.731|-156.130| -268.568|     7.74%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 06:09:06   3940] |  -0.240|   -0.731|-145.452| -257.890|     7.74%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/21 06:09:06   3941] |  -0.240|   -0.731|-145.356| -257.794|     7.74%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_16_/D   |
[03/21 06:09:09   3943] |  -0.240|   -0.731|-141.245| -253.683|     7.74%|   0:00:03.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/21 06:09:09   3944] |  -0.240|   -0.731|-141.218| -253.656|     7.74%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/21 06:09:10   3944] |  -0.240|   -0.731|-141.204| -253.642|     7.74%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_15_/D   |
[03/21 06:09:11   3945] |  -0.240|   -0.731|-138.648| -251.086|     7.75%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_19_/D   |
[03/21 06:09:11   3945] |  -0.240|   -0.731|-138.616| -251.054|     7.75%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_17_/D   |
[03/21 06:09:12   3946] |  -0.240|   -0.731|-133.993| -246.430|     7.75%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/21 06:09:12   3947] |  -0.240|   -0.731|-133.613| -246.051|     7.75%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/21 06:09:12   3947] |  -0.240|   -0.731|-133.612| -246.050|     7.75%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/21 06:09:12   3947] |  -0.240|   -0.731|-133.582| -246.020|     7.75%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/21 06:09:13   3947] |  -0.240|   -0.731|-133.518| -245.956|     7.75%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_17_/D   |
[03/21 06:09:14   3948] |  -0.240|   -0.731|-132.253| -244.691|     7.75%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_18_/D   |
[03/21 06:09:15   3949] |  -0.240|   -0.731|-124.812| -237.250|     7.75%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_10_/D   |
[03/21 06:09:16   3950] |  -0.240|   -0.731|-118.321| -230.759|     7.75%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
[03/21 06:09:16   3950] |  -0.240|   -0.731|-118.313| -230.750|     7.75%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
[03/21 06:09:16   3951] |  -0.240|   -0.731|-115.107| -227.545|     7.75%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
[03/21 06:09:17   3951] |  -0.240|   -0.731|-115.099| -227.537|     7.75%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
[03/21 06:09:17   3951] |  -0.240|   -0.731|-115.095| -227.533|     7.75%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
[03/21 06:09:17   3952] |  -0.240|   -0.731|-111.101| -223.539|     7.75%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_11_/D   |
[03/21 06:09:17   3952] |  -0.240|   -0.731|-111.082| -223.520|     7.75%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_11_/D   |
[03/21 06:09:18   3952] |  -0.240|   -0.731| -96.017| -208.455|     7.76%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_14_/D   |
[03/21 06:09:20   3954] |  -0.240|   -0.731| -93.239| -205.676|     7.76%|   0:00:02.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_11_/D   |
[03/21 06:09:21   3955] |  -0.240|   -0.731| -92.924| -205.362|     7.76%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/21 06:09:21   3956] |  -0.240|   -0.731| -92.922| -205.360|     7.76%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_15_/D   |
[03/21 06:09:22   3956] |  -0.240|   -0.731| -85.926| -198.364|     7.76%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q4_reg_12_/D   |
[03/21 06:09:22   3956] |  -0.240|   -0.731| -85.393| -197.831|     7.76%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_17_/D   |
[03/21 06:09:22   3957] |  -0.240|   -0.731| -85.301| -197.739|     7.76%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_17_/D   |
[03/21 06:09:22   3957] |  -0.240|   -0.731| -85.260| -197.698|     7.76%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_17_/D   |
[03/21 06:09:23   3958] |  -0.240|   -0.731| -74.084| -186.522|     7.76%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_17_/D   |
[03/21 06:09:24   3958] |  -0.240|   -0.731| -69.650| -182.088|     7.76%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_17_/D   |
[03/21 06:09:24   3958] |  -0.240|   -0.731| -69.581| -182.019|     7.76%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_17_/D   |
[03/21 06:09:24   3959] |  -0.240|   -0.731| -68.246| -180.683|     7.77%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_17_/D   |
[03/21 06:09:25   3960] |  -0.240|   -0.731| -60.437| -172.874|     7.77%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
[03/21 06:09:26   3960] |  -0.240|   -0.731| -60.145| -172.582|     7.77%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
[03/21 06:09:26   3960] |  -0.240|   -0.731| -59.877| -172.315|     7.77%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
[03/21 06:09:26   3960] |  -0.240|   -0.731| -59.850| -172.288|     7.77%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
[03/21 06:09:26   3960] |  -0.240|   -0.731| -59.845| -172.283|     7.77%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_18_/D   |
[03/21 06:09:27   3962] |  -0.240|   -0.731| -57.266| -169.704|     7.78%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/21 06:09:28   3962] |  -0.240|   -0.731| -56.957| -169.394|     7.78%|   0:00:01.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/21 06:09:28   3962] |  -0.240|   -0.731| -56.708| -169.145|     7.78%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/21 06:09:28   3962] |  -0.240|   -0.731| -56.021| -168.458|     7.78%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/21 06:09:31   3966] |  -0.240|   -0.731| -53.092| -165.530|     7.78%|   0:00:03.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_15_/D   |
[03/21 06:09:34   3968] |  -0.240|   -0.731| -52.465| -164.903|     7.78%|   0:00:03.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/21 06:09:34   3968] |  -0.240|   -0.731| -52.426| -164.864|     7.78%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/21 06:09:34   3968] |  -0.240|   -0.731| -52.318| -164.756|     7.78%|   0:00:00.0| 1760.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_13_/D   |
[03/21 06:09:39   3973] |  -0.240|   -0.731| -50.476| -162.914|     7.79%|   0:00:05.0| 1779.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_17_/D   |
[03/21 06:09:40   3974] |  -0.240|   -0.731| -50.254| -162.691|     7.79%|   0:00:01.0| 1779.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_6__mac_col_inst/key_q_r |
[03/21 06:09:40   3974] |        |         |        |         |          |            |        |          |         | eg_52_/D                                           |
[03/21 06:09:40   3974] |  -0.240|   -0.731| -49.924| -162.362|     7.79%|   0:00:00.0| 1779.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/21 06:09:40   3974] |        |         |        |         |          |            |        |          |         | _reg_8_/D                                          |
[03/21 06:09:42   3976] |  -0.240|   -0.731| -49.727| -162.165|     7.79%|   0:00:02.0| 1762.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:09:42   3976] |        |         |        |         |          |            |        |          |         | eg_16_/D                                           |
[03/21 06:09:43   3977] |  -0.240|   -0.731| -49.644| -162.082|     7.79%|   0:00:01.0| 1762.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/21 06:09:48   3982] |  -0.240|   -0.731| -49.372| -161.809|     7.79%|   0:00:05.0| 1762.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_13_/D   |
[03/21 06:09:50   3984] |  -0.240|   -0.731| -48.931| -161.368|     7.80%|   0:00:02.0| 1762.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/21 06:09:50   3985] |  -0.240|   -0.731| -48.828| -161.266|     7.80%|   0:00:00.0| 1762.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/21 06:09:51   3985] |  -0.240|   -0.731| -48.733| -161.171|     7.80%|   0:00:01.0| 1762.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/21 06:09:51   3986] |  -0.240|   -0.731| -48.658| -161.096|     7.80%|   0:00:00.0| 1762.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/21 06:09:51   3986] |  -0.240|   -0.731| -48.553| -160.991|     7.80%|   0:00:00.0| 1762.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/21 06:09:52   3987] |  -0.240|   -0.731| -48.539| -160.977|     7.80%|   0:00:01.0| 1762.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/21 06:09:53   3987] |  -0.240|   -0.731| -48.516| -160.954|     7.81%|   0:00:01.0| 1762.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/21 06:09:53   3987] |  -0.240|   -0.731| -48.504| -160.942|     7.81%|   0:00:00.0| 1762.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_15_/D   |
[03/21 06:10:00   3994] |  -0.240|   -0.731| -48.218| -160.656|     7.81%|   0:00:07.0| 1781.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:10:00   3994] |        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
[03/21 06:10:01   3995] |  -0.240|   -0.731| -48.210| -160.648|     7.81%|   0:00:01.0| 1781.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:10:01   3995] |        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
[03/21 06:10:02   3997] |  -0.240|   -0.731| -48.067| -160.505|     7.82%|   0:00:01.0| 1781.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:10:02   3997] |        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
[03/21 06:10:03   3997] |  -0.240|   -0.731| -47.999| -160.436|     7.82%|   0:00:01.0| 1781.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:10:03   3997] |        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
[03/21 06:10:05   3999] |  -0.240|   -0.731| -47.881| -160.319|     7.83%|   0:00:02.0| 1781.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:10:05   3999] |        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
[03/21 06:10:05   4000] |  -0.240|   -0.731| -47.778| -160.216|     7.83%|   0:00:00.0| 1781.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_10_/D   |
[03/21 06:10:06   4000] |  -0.240|   -0.731| -47.762| -160.200|     7.83%|   0:00:01.0| 1781.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_10_/D   |
[03/21 06:10:08   4002] |  -0.240|   -0.731| -47.716| -160.154|     7.83%|   0:00:02.0| 1781.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:10:08   4002] |        |         |        |         |          |            |        |          |         | eg_42_/D                                           |
[03/21 06:10:15   4009] |  -0.240|   -0.731| -47.760| -160.197|     7.84%|   0:00:07.0| 1781.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:10:15   4009] |        |         |        |         |          |            |        |          |         | eg_26_/D                                           |
[03/21 06:10:18   4013] |  -0.240|   -0.731| -47.727| -160.165|     7.84%|   0:00:03.0| 1781.1M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:10:18   4013] |        |         |        |         |          |            |        |          |         | eg_39_/D                                           |
[03/21 06:10:23   4018] |  -0.239|   -0.731| -47.822| -160.260|     7.84%|   0:00:05.0| 1781.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:10:23   4018] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:10:23   4018] 
[03/21 06:10:23   4018] *** Finish Core Optimize Step (cpu=0:02:25 real=0:02:24 mem=1781.1M) ***
[03/21 06:10:23   4018] 
[03/21 06:10:23   4018] *** Finished Optimize Step Cumulative (cpu=0:02:25 real=0:02:24 mem=1781.1M) ***
[03/21 06:10:23   4018] ** GigaOpt Optimizer WNS Slack -0.731 TNS Slack -160.260 Density 7.84
[03/21 06:10:24   4018] *** Starting refinePlace (1:06:59 mem=1797.1M) ***
[03/21 06:10:24   4018] Total net bbox length = 6.105e+05 (3.310e+05 2.795e+05) (ext = 1.409e+05)
[03/21 06:10:24   4018] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:10:24   4018] default core: bins with density >  0.75 = 6.78 % ( 339 / 5000 )
[03/21 06:10:24   4018] Density distribution unevenness ratio = 89.354%
[03/21 06:10:24   4018] RPlace IncrNP: Rollback Lev = -3
[03/21 06:10:24   4018] RPlace: Density =1.002222, incremental np is triggered.
[03/21 06:10:24   4018] nrCritNet: 1.96% ( 525 / 26728 ) cutoffSlk: -251.3ps stdDelay: 14.2ps
[03/21 06:10:28   4022] default core: bins with density >  0.75 =  6.9 % ( 345 / 5000 )
[03/21 06:10:28   4022] Density distribution unevenness ratio = 89.354%
[03/21 06:10:28   4022] RPlace postIncrNP: Density = 1.002222 -> 0.998889.
[03/21 06:10:28   4022] RPlace postIncrNP Info: Density distribution changes:
[03/21 06:10:28   4022] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/21 06:10:28   4022] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/21 06:10:28   4022] [1.00 - 1.05] :	 2 (0.04%) -> 0 (0.00%)
[03/21 06:10:28   4022] [0.95 - 1.00] :	 38 (0.76%) -> 35 (0.70%)
[03/21 06:10:28   4022] [0.90 - 0.95] :	 107 (2.14%) -> 105 (2.10%)
[03/21 06:10:28   4022] [0.85 - 0.90] :	 119 (2.38%) -> 122 (2.44%)
[03/21 06:10:28   4022] [0.80 - 0.85] :	 57 (1.14%) -> 64 (1.28%)
[03/21 06:10:28   4022] [CPU] RefinePlace/IncrNP (cpu=0:00:04.0, real=0:00:04.0, mem=1837.2MB) @(1:06:59 - 1:07:03).
[03/21 06:10:28   4022] Move report: incrNP moves 1671 insts, mean move: 3.32 um, max move: 19.00 um
[03/21 06:10:28   4022] 	Max move on inst (ofifo_inst/col_idx_2__fifo_instance/FE_OCPC4032_array_out_57_): (996.00, 350.80) --> (987.80, 340.00)
[03/21 06:10:28   4022] Move report: Timing Driven Placement moves 1671 insts, mean move: 3.32 um, max move: 19.00 um
[03/21 06:10:28   4022] 	Max move on inst (ofifo_inst/col_idx_2__fifo_instance/FE_OCPC4032_array_out_57_): (996.00, 350.80) --> (987.80, 340.00)
[03/21 06:10:28   4022] 	Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 1837.2MB
[03/21 06:10:28   4022] Starting refinePlace ...
[03/21 06:10:28   4022] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:10:28   4022] default core: bins with density >  0.75 =  6.9 % ( 345 / 5000 )
[03/21 06:10:28   4022] Density distribution unevenness ratio = 89.085%
[03/21 06:10:29   4023]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 06:10:29   4023] [CPU] RefinePlace/preRPlace (cpu=0:00:01.0, real=0:00:01.0, mem=1837.2MB) @(1:07:03 - 1:07:04).
[03/21 06:10:29   4023] Move report: preRPlace moves 5755 insts, mean move: 0.77 um, max move: 7.40 um
[03/21 06:10:29   4023] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1205): (576.60, 401.20) --> (571.00, 399.40)
[03/21 06:10:29   4023] 	Length: 28 sites, height: 1 rows, site name: core, cell type: FA1D1
[03/21 06:10:29   4023] wireLenOptFixPriorityInst 2448 inst fixed
[03/21 06:10:29   4023] Placement tweakage begins.
[03/21 06:10:29   4023] wire length = 6.649e+05
[03/21 06:10:30   4024] wire length = 6.600e+05
[03/21 06:10:30   4025] Placement tweakage ends.
[03/21 06:10:30   4025] Move report: tweak moves 2046 insts, mean move: 2.01 um, max move: 10.20 um
[03/21 06:10:30   4025] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/FE_RC_12016_0): (985.20, 410.20) --> (975.00, 410.20)
[03/21 06:10:30   4025] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.4, real=0:00:01.0, mem=1837.2MB) @(1:07:04 - 1:07:05).
[03/21 06:10:30   4025] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:10:30   4025] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=1837.2MB) @(1:07:05 - 1:07:05).
[03/21 06:10:30   4025] Move report: Detail placement moves 6509 insts, mean move: 1.13 um, max move: 9.00 um
[03/21 06:10:30   4025] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/FE_OCPC2724_FE_RN_92): (797.00, 484.00) --> (788.00, 484.00)
[03/21 06:10:30   4025] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 1837.2MB
[03/21 06:10:30   4025] Statistics of distance of Instance movement in refine placement:
[03/21 06:10:30   4025]   maximum (X+Y) =        23.60 um
[03/21 06:10:30   4025]   inst (mac_array_instance/FE_OCPC2713_q_temp_174_) with max move: (1187.8, 431.8) -> (1164.2, 431.8)
[03/21 06:10:30   4025]   mean    (X+Y) =         1.69 um
[03/21 06:10:30   4025] Total instances flipped for WireLenOpt: 988
[03/21 06:10:30   4025] Total instances flipped, including legalization: 467
[03/21 06:10:30   4025] Summary Report:
[03/21 06:10:30   4025] Instances move: 7291 (out of 24486 movable)
[03/21 06:10:30   4025] Mean displacement: 1.69 um
[03/21 06:10:30   4025] Max displacement: 23.60 um (Instance: mac_array_instance/FE_OCPC2713_q_temp_174_) (1187.8, 431.8) -> (1164.2, 431.8)
[03/21 06:10:30   4025] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD0
[03/21 06:10:30   4025] Total instances moved : 7291
[03/21 06:10:30   4025] Total net bbox length = 6.099e+05 (3.295e+05 2.804e+05) (ext = 1.409e+05)
[03/21 06:10:30   4025] Runtime: CPU: 0:00:06.6 REAL: 0:00:06.0 MEM: 1837.2MB
[03/21 06:10:30   4025] [CPU] RefinePlace/total (cpu=0:00:06.6, real=0:00:06.0, mem=1837.2MB) @(1:06:59 - 1:07:05).
[03/21 06:10:30   4025] *** Finished refinePlace (1:07:05 mem=1837.2M) ***
[03/21 06:10:30   4025] Finished re-routing un-routed nets (0:00:00.0 1837.2M)
[03/21 06:10:30   4025] 
[03/21 06:10:31   4025] 
[03/21 06:10:31   4025] Density : 0.0784
[03/21 06:10:31   4025] Max route overflow : 0.0001
[03/21 06:10:31   4025] 
[03/21 06:10:31   4025] 
[03/21 06:10:31   4025] *** Finish Physical Update (cpu=0:00:07.5 real=0:00:07.0 mem=1837.2M) ***
[03/21 06:10:31   4026] ** GigaOpt Optimizer WNS Slack -0.731 TNS Slack -160.460 Density 7.84
[03/21 06:10:31   4026] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:10:31   4026] Layer 3 has 189 constrained nets 
[03/21 06:10:31   4026] Layer 7 has 409 constrained nets 
[03/21 06:10:31   4026] **** End NDR-Layer Usage Statistics ****
[03/21 06:10:31   4026] 
[03/21 06:10:31   4026] *** Finish post-CTS Setup Fixing (cpu=0:02:33 real=0:02:33 mem=1837.2M) ***
[03/21 06:10:31   4026] 
[03/21 06:10:31   4026] End: GigaOpt Optimization in TNS mode
[03/21 06:10:31   4026] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:10:31   4026] Info: 189 clock nets excluded from IPO operation.
[03/21 06:10:31   4026] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/21 06:10:31   4026] [PSP] Started earlyGlobalRoute kernel
[03/21 06:10:31   4026] [PSP] Initial Peak syMemory usage = 1628.7 MB
[03/21 06:10:31   4026] (I)       Reading DB...
[03/21 06:10:32   4026] (I)       congestionReportName   : 
[03/21 06:10:32   4026] (I)       buildTerm2TermWires    : 1
[03/21 06:10:32   4026] (I)       doTrackAssignment      : 1
[03/21 06:10:32   4026] (I)       dumpBookshelfFiles     : 0
[03/21 06:10:32   4026] (I)       numThreads             : 1
[03/21 06:10:32   4026] [NR-eagl] honorMsvRouteConstraint: false
[03/21 06:10:32   4026] (I)       honorPin               : false
[03/21 06:10:32   4026] (I)       honorPinGuide          : true
[03/21 06:10:32   4026] (I)       honorPartition         : false
[03/21 06:10:32   4026] (I)       allowPartitionCrossover: false
[03/21 06:10:32   4026] (I)       honorSingleEntry       : true
[03/21 06:10:32   4026] (I)       honorSingleEntryStrong : true
[03/21 06:10:32   4026] (I)       handleViaSpacingRule   : false
[03/21 06:10:32   4026] (I)       PDConstraint           : none
[03/21 06:10:32   4026] (I)       expBetterNDRHandling   : false
[03/21 06:10:32   4026] [NR-eagl] honorClockSpecNDR      : 0
[03/21 06:10:32   4026] (I)       routingEffortLevel     : 3
[03/21 06:10:32   4026] [NR-eagl] minRouteLayer          : 2
[03/21 06:10:32   4026] [NR-eagl] maxRouteLayer          : 2147483647
[03/21 06:10:32   4026] (I)       numRowsPerGCell        : 1
[03/21 06:10:32   4026] (I)       speedUpLargeDesign     : 0
[03/21 06:10:32   4026] (I)       speedUpBlkViolationClean: 0
[03/21 06:10:32   4026] (I)       multiThreadingTA       : 0
[03/21 06:10:32   4026] (I)       blockedPinEscape       : 1
[03/21 06:10:32   4026] (I)       blkAwareLayerSwitching : 0
[03/21 06:10:32   4026] (I)       betterClockWireModeling: 1
[03/21 06:10:32   4026] (I)       punchThroughDistance   : 500.00
[03/21 06:10:32   4026] (I)       scenicBound            : 1.15
[03/21 06:10:32   4026] (I)       maxScenicToAvoidBlk    : 100.00
[03/21 06:10:32   4026] (I)       source-to-sink ratio   : 0.00
[03/21 06:10:32   4026] (I)       targetCongestionRatioH : 1.00
[03/21 06:10:32   4026] (I)       targetCongestionRatioV : 1.00
[03/21 06:10:32   4026] (I)       layerCongestionRatio   : 0.70
[03/21 06:10:32   4026] (I)       m1CongestionRatio      : 0.10
[03/21 06:10:32   4026] (I)       m2m3CongestionRatio    : 0.70
[03/21 06:10:32   4026] (I)       localRouteEffort       : 1.00
[03/21 06:10:32   4026] (I)       numSitesBlockedByOneVia: 8.00
[03/21 06:10:32   4026] (I)       supplyScaleFactorH     : 1.00
[03/21 06:10:32   4026] (I)       supplyScaleFactorV     : 1.00
[03/21 06:10:32   4026] (I)       highlight3DOverflowFactor: 0.00
[03/21 06:10:32   4026] (I)       doubleCutViaModelingRatio: 0.00
[03/21 06:10:32   4026] (I)       blockTrack             : 
[03/21 06:10:32   4026] (I)       readTROption           : true
[03/21 06:10:32   4026] (I)       extraSpacingBothSide   : false
[03/21 06:10:32   4026] [NR-eagl] numTracksPerClockWire  : 0
[03/21 06:10:32   4026] (I)       routeSelectedNetsOnly  : false
[03/21 06:10:32   4026] (I)       before initializing RouteDB syMemory usage = 1641.5 MB
[03/21 06:10:32   4026] (I)       starting read tracks
[03/21 06:10:32   4026] (I)       build grid graph
[03/21 06:10:32   4026] (I)       build grid graph start
[03/21 06:10:32   4026] [NR-eagl] Layer1 has no routable track
[03/21 06:10:32   4026] [NR-eagl] Layer2 has single uniform track structure
[03/21 06:10:32   4026] [NR-eagl] Layer3 has single uniform track structure
[03/21 06:10:32   4026] [NR-eagl] Layer4 has single uniform track structure
[03/21 06:10:32   4026] [NR-eagl] Layer5 has single uniform track structure
[03/21 06:10:32   4026] [NR-eagl] Layer6 has single uniform track structure
[03/21 06:10:32   4026] [NR-eagl] Layer7 has single uniform track structure
[03/21 06:10:32   4026] [NR-eagl] Layer8 has single uniform track structure
[03/21 06:10:32   4026] (I)       build grid graph end
[03/21 06:10:32   4026] (I)       Layer1   numNetMinLayer=26131
[03/21 06:10:32   4026] (I)       Layer2   numNetMinLayer=0
[03/21 06:10:32   4026] (I)       Layer3   numNetMinLayer=189
[03/21 06:10:32   4026] (I)       Layer4   numNetMinLayer=0
[03/21 06:10:32   4026] (I)       Layer5   numNetMinLayer=0
[03/21 06:10:32   4026] (I)       Layer6   numNetMinLayer=0
[03/21 06:10:32   4026] (I)       Layer7   numNetMinLayer=408
[03/21 06:10:32   4026] (I)       Layer8   numNetMinLayer=0
[03/21 06:10:32   4026] (I)       numViaLayers=7
[03/21 06:10:32   4026] (I)       end build via table
[03/21 06:10:32   4026] [NR-eagl] numRoutingBlks=0 numInstBlks=865 numPGBlocks=1649 numBumpBlks=0 numBoundaryFakeBlks=0
[03/21 06:10:32   4026] [NR-eagl] numPreroutedNet = 63  numPreroutedWires = 7653
[03/21 06:10:32   4026] (I)       readDataFromPlaceDB
[03/21 06:10:32   4026] (I)       Read net information..
[03/21 06:10:32   4026] [NR-eagl] Read numTotalNets=26728  numIgnoredNets=63
[03/21 06:10:32   4026] (I)       Read testcase time = 0.010 seconds
[03/21 06:10:32   4026] 
[03/21 06:10:32   4026] (I)       totalPins=81917  totalGlobalPin=76749 (93.69%)
[03/21 06:10:32   4026] (I)       Model blockage into capacity
[03/21 06:10:32   4026] (I)       Read numBlocks=3628  numPreroutedWires=7653  numCapScreens=0
[03/21 06:10:32   4027] (I)       blocked area on Layer1 : 0  (0.00%)
[03/21 06:10:32   4027] (I)       blocked area on Layer2 : 638702927600  (9.09%)
[03/21 06:10:32   4027] (I)       blocked area on Layer3 : 504922881400  (7.18%)
[03/21 06:10:32   4027] (I)       blocked area on Layer4 : 554583288000  (7.89%)
[03/21 06:10:32   4027] (I)       blocked area on Layer5 : 548986272000  (7.81%)
[03/21 06:10:32   4027] (I)       blocked area on Layer6 : 629202000  (0.01%)
[03/21 06:10:32   4027] (I)       blocked area on Layer7 : 0  (0.00%)
[03/21 06:10:32   4027] (I)       blocked area on Layer8 : 0  (0.00%)
[03/21 06:10:32   4027] (I)       Modeling time = 0.300 seconds
[03/21 06:10:32   4027] 
[03/21 06:10:32   4027] (I)       Number of ignored nets = 63
[03/21 06:10:32   4027] (I)       Number of fixed nets = 63.  Ignored: Yes
[03/21 06:10:32   4027] (I)       Number of clock nets = 189.  Ignored: No
[03/21 06:10:32   4027] (I)       Number of analog nets = 0.  Ignored: Yes
[03/21 06:10:32   4027] (I)       Number of special nets = 0.  Ignored: Yes
[03/21 06:10:32   4027] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/21 06:10:32   4027] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/21 06:10:32   4027] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/21 06:10:32   4027] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/21 06:10:32   4027] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/21 06:10:32   4027] [NR-eagl] There are 126 clock nets ( 126 with NDR ).
[03/21 06:10:32   4027] (I)       Before initializing earlyGlobalRoute syMemory usage = 1651.5 MB
[03/21 06:10:32   4027] (I)       Layer1  viaCost=300.00
[03/21 06:10:32   4027] (I)       Layer2  viaCost=100.00
[03/21 06:10:32   4027] (I)       Layer3  viaCost=100.00
[03/21 06:10:32   4027] (I)       Layer4  viaCost=100.00
[03/21 06:10:32   4027] (I)       Layer5  viaCost=100.00
[03/21 06:10:32   4027] (I)       Layer6  viaCost=200.00
[03/21 06:10:32   4027] (I)       Layer7  viaCost=100.00
[03/21 06:10:32   4027] (I)       ---------------------Grid Graph Info--------------------
[03/21 06:10:32   4027] (I)       routing area        :  (0, 0) - (3700000, 1900000)
[03/21 06:10:32   4027] (I)       core area           :  (50000, 50000) - (3650000, 1850000)
[03/21 06:10:32   4027] (I)       Site Width          :   400  (dbu)
[03/21 06:10:32   4027] (I)       Row Height          :  3600  (dbu)
[03/21 06:10:32   4027] (I)       GCell Width         :  3600  (dbu)
[03/21 06:10:32   4027] (I)       GCell Height        :  3600  (dbu)
[03/21 06:10:32   4027] (I)       grid                :  1027   527     8
[03/21 06:10:32   4027] (I)       vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/21 06:10:32   4027] (I)       horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/21 06:10:32   4027] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/21 06:10:32   4027] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/21 06:10:32   4027] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/21 06:10:32   4027] (I)       First Track Coord   :     0   200   400   200   400   200  2000  2200
[03/21 06:10:32   4027] (I)       Num tracks per GCell:  0.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/21 06:10:32   4027] (I)       Total num of tracks :     0  9250  4749  9250  4749  9250  1187  2312
[03/21 06:10:32   4027] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/21 06:10:32   4027] (I)       --------------------------------------------------------
[03/21 06:10:32   4027] 
[03/21 06:10:32   4027] [NR-eagl] ============ Routing rule table ============
[03/21 06:10:32   4027] [NR-eagl] Rule id 0. Nets 26539 
[03/21 06:10:32   4027] [NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[03/21 06:10:32   4027] [NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/21 06:10:32   4027] [NR-eagl] Rule id 1. Nets 126 
[03/21 06:10:32   4027] [NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[03/21 06:10:32   4027] [NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/21 06:10:32   4027] [NR-eagl] ========================================
[03/21 06:10:32   4027] [NR-eagl] 
[03/21 06:10:32   4027] (I)       After initializing earlyGlobalRoute syMemory usage = 1685.6 MB
[03/21 06:10:32   4027] (I)       Loading and dumping file time : 0.61 seconds
[03/21 06:10:32   4027] (I)       ============= Initialization =============
[03/21 06:10:32   4027] (I)       total 2D Cap : 2437473 = (1219049 H, 1218424 V)
[03/21 06:10:32   4027] [NR-eagl] Layer group 1: route 408 net(s) in layer range [7, 8]
[03/21 06:10:32   4027] (I)       ============  Phase 1a Route ============
[03/21 06:10:32   4027] (I)       Phase 1a runs 0.01 seconds
[03/21 06:10:32   4027] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/21 06:10:32   4027] (I)       Usage: 34804 = (19707 H, 15097 V) = (1.62% H, 1.24% V) = (3.547e+04um H, 2.717e+04um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       ============  Phase 1b Route ============
[03/21 06:10:32   4027] (I)       Phase 1b runs 0.00 seconds
[03/21 06:10:32   4027] (I)       Usage: 34816 = (19710 H, 15106 V) = (1.62% H, 1.24% V) = (3.548e+04um H, 2.719e+04um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       earlyGlobalRoute overflow of layer group 1: 0.33% H + 0.00% V. EstWL: 6.266880e+04um
[03/21 06:10:32   4027] (I)       ============  Phase 1c Route ============
[03/21 06:10:32   4027] (I)       Level2 Grid: 206 x 106
[03/21 06:10:32   4027] (I)       Phase 1c runs 0.02 seconds
[03/21 06:10:32   4027] (I)       Usage: 34820 = (19710 H, 15110 V) = (1.62% H, 1.24% V) = (3.548e+04um H, 2.720e+04um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       ============  Phase 1d Route ============
[03/21 06:10:32   4027] (I)       Phase 1d runs 0.00 seconds
[03/21 06:10:32   4027] (I)       Usage: 34820 = (19710 H, 15110 V) = (1.62% H, 1.24% V) = (3.548e+04um H, 2.720e+04um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       ============  Phase 1e Route ============
[03/21 06:10:32   4027] (I)       Phase 1e runs 0.00 seconds
[03/21 06:10:32   4027] (I)       Usage: 34820 = (19710 H, 15110 V) = (1.62% H, 1.24% V) = (3.548e+04um H, 2.720e+04um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] [NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.00% V. EstWL: 6.267600e+04um
[03/21 06:10:32   4027] [NR-eagl] 
[03/21 06:10:32   4027] (I)       dpBasedLA: time=0.02  totalOF=4451  totalVia=19950  totalWL=34820  total(Via+WL)=54770 
[03/21 06:10:32   4027] (I)       total 2D Cap : 9079869 = (4547799 H, 4532070 V)
[03/21 06:10:32   4027] [NR-eagl] Layer group 2: route 126 net(s) in layer range [3, 4]
[03/21 06:10:32   4027] (I)       ============  Phase 1a Route ============
[03/21 06:10:32   4027] (I)       Phase 1a runs 0.00 seconds
[03/21 06:10:32   4027] (I)       blkAvoiding Routing :  time=0.02  numBlkSegs=0
[03/21 06:10:32   4027] (I)       Usage: 35616 = (19989 H, 15627 V) = (0.44% H, 0.34% V) = (3.598e+04um H, 2.813e+04um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       ============  Phase 1b Route ============
[03/21 06:10:32   4027] (I)       Phase 1b runs 0.01 seconds
[03/21 06:10:32   4027] (I)       Usage: 35616 = (19989 H, 15627 V) = (0.44% H, 0.34% V) = (3.598e+04um H, 2.813e+04um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.432800e+03um
[03/21 06:10:32   4027] (I)       ============  Phase 1c Route ============
[03/21 06:10:32   4027] (I)       Level2 Grid: 206 x 106
[03/21 06:10:32   4027] (I)       Phase 1c runs 0.01 seconds
[03/21 06:10:32   4027] (I)       Usage: 35616 = (19989 H, 15627 V) = (0.44% H, 0.34% V) = (3.598e+04um H, 2.813e+04um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       ============  Phase 1d Route ============
[03/21 06:10:32   4027] (I)       Phase 1d runs 0.00 seconds
[03/21 06:10:32   4027] (I)       Usage: 35616 = (19989 H, 15627 V) = (0.44% H, 0.34% V) = (3.598e+04um H, 2.813e+04um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       ============  Phase 1e Route ============
[03/21 06:10:32   4027] (I)       Phase 1e runs 0.00 seconds
[03/21 06:10:32   4027] (I)       Usage: 35616 = (19989 H, 15627 V) = (0.44% H, 0.34% V) = (3.598e+04um H, 2.813e+04um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] [NR-eagl] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.432800e+03um
[03/21 06:10:32   4027] [NR-eagl] 
[03/21 06:10:32   4027] (I)       dpBasedLA: time=0.02  totalOF=4457  totalVia=732  totalWL=796  total(Via+WL)=1528 
[03/21 06:10:32   4027] (I)       total 2D Cap : 25366205 = (10277715 H, 15088490 V)
[03/21 06:10:32   4027] [NR-eagl] Layer group 3: route 26131 net(s) in layer range [2, 8]
[03/21 06:10:32   4027] (I)       ============  Phase 1a Route ============
[03/21 06:10:32   4027] (I)       Phase 1a runs 0.07 seconds
[03/21 06:10:32   4027] (I)       blkAvoiding Routing :  time=0.03  numBlkSegs=0
[03/21 06:10:32   4027] (I)       Usage: 351668 = (188520 H, 163148 V) = (1.83% H, 1.08% V) = (3.393e+05um H, 2.937e+05um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       ============  Phase 1b Route ============
[03/21 06:10:32   4027] (I)       Phase 1b runs 0.03 seconds
[03/21 06:10:32   4027] (I)       Usage: 351669 = (188520 H, 163149 V) = (1.83% H, 1.08% V) = (3.393e+05um H, 2.937e+05um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       earlyGlobalRoute overflow of layer group 3: 0.77% H + 0.00% V. EstWL: 5.688954e+05um
[03/21 06:10:32   4027] (I)       ============  Phase 1c Route ============
[03/21 06:10:32   4027] (I)       Level2 Grid: 206 x 106
[03/21 06:10:32   4027] (I)       Phase 1c runs 0.07 seconds
[03/21 06:10:32   4027] (I)       Usage: 358464 = (194923 H, 163541 V) = (1.90% H, 1.08% V) = (3.509e+05um H, 2.944e+05um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       ============  Phase 1d Route ============
[03/21 06:10:32   4027] (I)       Phase 1d runs 0.01 seconds
[03/21 06:10:32   4027] (I)       Usage: 358464 = (194923 H, 163541 V) = (1.90% H, 1.08% V) = (3.509e+05um H, 2.944e+05um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] (I)       ============  Phase 1e Route ============
[03/21 06:10:32   4027] (I)       Phase 1e runs 0.00 seconds
[03/21 06:10:32   4027] (I)       Usage: 358464 = (194923 H, 163541 V) = (1.90% H, 1.08% V) = (3.509e+05um H, 2.944e+05um V)
[03/21 06:10:32   4027] (I)       
[03/21 06:10:32   4027] [NR-eagl] earlyGlobalRoute overflow of layer group 3: 0.02% H + 0.00% V. EstWL: 5.811264e+05um
[03/21 06:10:32   4027] [NR-eagl] 
[03/21 06:10:33   4027] (I)       dpBasedLA: time=0.10  totalOF=7652  totalVia=140746  totalWL=322844  total(Via+WL)=463590 
[03/21 06:10:33   4027] (I)       ============  Phase 1l Route ============
[03/21 06:10:33   4027] (I)       Total Global Routing Runtime: 0.69 seconds
[03/21 06:10:33   4027] [NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.02% H + 0.00% V
[03/21 06:10:33   4027] [NR-eagl] Overflow after earlyGlobalRoute 0.02% H + 0.00% V
[03/21 06:10:33   4027] (I)       
[03/21 06:10:33   4027] (I)       ============= track Assignment ============
[03/21 06:10:33   4027] (I)       extract Global 3D Wires
[03/21 06:10:33   4028] (I)       Extract Global WL : time=0.01
[03/21 06:10:33   4028] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/21 06:10:33   4028] (I)       Initialization real time=0.07 seconds
[03/21 06:10:33   4028] (I)       Kernel real time=0.25 seconds
[03/21 06:10:33   4028] (I)       End Greedy Track Assignment
[03/21 06:10:33   4028] [NR-eagl] Layer1(M1)(F) length: 1.540000e+01um, number of vias: 83636
[03/21 06:10:33   4028] [NR-eagl] Layer2(M2)(V) length: 1.549193e+05um, number of vias: 108369
[03/21 06:10:33   4028] [NR-eagl] Layer3(M3)(H) length: 2.277489e+05um, number of vias: 11162
[03/21 06:10:33   4028] [NR-eagl] Layer4(M4)(V) length: 8.676790e+04um, number of vias: 4583
[03/21 06:10:33   4028] [NR-eagl] Layer5(M5)(H) length: 9.093069e+04um, number of vias: 3719
[03/21 06:10:33   4028] [NR-eagl] Layer6(M6)(V) length: 3.745399e+04um, number of vias: 2801
[03/21 06:10:33   4028] [NR-eagl] Layer7(M7)(H) length: 4.376430e+04um, number of vias: 3298
[03/21 06:10:33   4028] [NR-eagl] Layer8(M8)(V) length: 3.041080e+04um, number of vias: 0
[03/21 06:10:33   4028] [NR-eagl] Total length: 6.720113e+05um, number of vias: 217568
[03/21 06:10:34   4028] [NR-eagl] End Peak syMemory usage = 1621.7 MB
[03/21 06:10:34   4028] [NR-eagl] Early Global Router Kernel+IO runtime : 2.14 seconds
[03/21 06:10:34   4028] Extraction called for design 'core' of instances=24535 and nets=26883 using extraction engine 'preRoute' .
[03/21 06:10:34   4028] PreRoute RC Extraction called for design core.
[03/21 06:10:34   4028] RC Extraction called in multi-corner(2) mode.
[03/21 06:10:34   4028] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:10:34   4028] RCMode: PreRoute
[03/21 06:10:34   4028]       RC Corner Indexes            0       1   
[03/21 06:10:34   4028] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:10:34   4028] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:10:34   4028] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:10:34   4028] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:10:34   4028] Shrink Factor                : 1.00000
[03/21 06:10:34   4028] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 06:10:34   4028] Using capacitance table file ...
[03/21 06:10:34   4028] Updating RC grid for preRoute extraction ...
[03/21 06:10:34   4028] Initializing multi-corner capacitance tables ... 
[03/21 06:10:34   4028] Initializing multi-corner resistance tables ...
[03/21 06:10:34   4029] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1617.379M)
[03/21 06:10:35   4029] Compute RC Scale Done ...
[03/21 06:10:35   4029] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/21 06:10:35   4029] Local HotSpot Analysis: normalized congestion hotspot area = 0.00/0.00 (max/total hotspot). One area unit = 1 square bin with side length equal to 4 std-cell rows.
[03/21 06:10:35   4029] 
[03/21 06:10:35   4029] ** np local hotspot detection info verbose **
[03/21 06:10:35   4029] level 0: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 88.00 (area is in unit of 4 std-cell row bins)
[03/21 06:10:35   4029] level 1: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 80.00 (area is in unit of 4 std-cell row bins)
[03/21 06:10:35   4029] level 2: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 72.00 (area is in unit of 4 std-cell row bins)
[03/21 06:10:35   4029] level 3: max group area = 0.00 (0.00%) total group area = 0.00 (0.00%) threshold area = 64.00 (area is in unit of 4 std-cell row bins)
[03/21 06:10:35   4029] 
[03/21 06:10:35   4030] #################################################################################
[03/21 06:10:35   4030] # Design Stage: PreRoute
[03/21 06:10:35   4030] # Design Name: core
[03/21 06:10:35   4030] # Design Mode: 65nm
[03/21 06:10:35   4030] # Analysis Mode: MMMC Non-OCV 
[03/21 06:10:35   4030] # Parasitics Mode: No SPEF/RCDB
[03/21 06:10:35   4030] # Signoff Settings: SI Off 
[03/21 06:10:35   4030] #################################################################################
[03/21 06:10:36   4030] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:10:36   4030] Calculate delays in BcWc mode...
[03/21 06:10:36   4030] Topological Sorting (CPU = 0:00:00.1, MEM = 1672.6M, InitMEM = 1672.6M)
[03/21 06:10:39   4034] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:10:39   4034] End delay calculation. (MEM=1708.21 CPU=0:00:03.2 REAL=0:00:03.0)
[03/21 06:10:39   4034] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1708.2M) ***
[03/21 06:10:40   4034] Begin: GigaOpt postEco DRV Optimization
[03/21 06:10:40   4034] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:10:40   4034] Info: 189 clock nets excluded from IPO operation.
[03/21 06:10:40   4034] PhyDesignGrid: maxLocalDensity 0.98
[03/21 06:10:40   4034] #spOpts: N=65 mergeVia=F 
[03/21 06:10:40   4034] Core basic site is core
[03/21 06:10:40   4034] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 06:10:43   4037] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:10:43   4037] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
[03/21 06:10:43   4037] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:10:43   4037] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/21 06:10:43   4037] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:10:43   4037] DEBUG: @coeDRVCandCache::init.
[03/21 06:10:43   4038] Info: violation cost 0.170370 (cap = 0.000000, tran = 0.170370, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 06:10:43   4038] |     1   |    21   |     0   |      0  |     0   |     0   |     0   |     0   | -0.77 |          0|          0|          0|   7.84  |            |           |
[03/21 06:10:43   4038] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 06:10:43   4038] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.77 |          0|          0|          1|   7.84  |   0:00:00.0|    1784.5M|
[03/21 06:10:43   4038] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 06:10:43   4038] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.77 |          0|          0|          0|   7.84  |   0:00:00.0|    1784.5M|
[03/21 06:10:43   4038] +--------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:10:43   4038] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:10:43   4038] Layer 3 has 189 constrained nets 
[03/21 06:10:43   4038] Layer 7 has 352 constrained nets 
[03/21 06:10:43   4038] **** End NDR-Layer Usage Statistics ****
[03/21 06:10:43   4038] 
[03/21 06:10:43   4038] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1784.5M) ***
[03/21 06:10:43   4038] 
[03/21 06:10:43   4038] *** Starting refinePlace (1:07:18 mem=1816.5M) ***
[03/21 06:10:43   4038] Total net bbox length = 6.099e+05 (3.295e+05 2.804e+05) (ext = 1.409e+05)
[03/21 06:10:43   4038] Starting refinePlace ...
[03/21 06:10:43   4038] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:10:43   4038] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:10:43   4038] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1816.5MB) @(1:07:18 - 1:07:19).
[03/21 06:10:43   4038] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:10:43   4038] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1816.5MB
[03/21 06:10:43   4038] Statistics of distance of Instance movement in refine placement:
[03/21 06:10:43   4038]   maximum (X+Y) =         0.00 um
[03/21 06:10:43   4038]   mean    (X+Y) =         0.00 um
[03/21 06:10:43   4038] Summary Report:
[03/21 06:10:43   4038] Instances move: 0 (out of 24486 movable)
[03/21 06:10:43   4038] Mean displacement: 0.00 um
[03/21 06:10:43   4038] Max displacement: 0.00 um 
[03/21 06:10:43   4038] Total instances moved : 0
[03/21 06:10:43   4038] Total net bbox length = 6.099e+05 (3.295e+05 2.804e+05) (ext = 1.409e+05)
[03/21 06:10:43   4038] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1816.5MB
[03/21 06:10:43   4038] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1816.5MB) @(1:07:18 - 1:07:19).
[03/21 06:10:43   4038] *** Finished refinePlace (1:07:19 mem=1816.5M) ***
[03/21 06:10:43   4038] Finished re-routing un-routed nets (0:00:00.0 1816.5M)
[03/21 06:10:43   4038] 
[03/21 06:10:44   4039] 
[03/21 06:10:44   4039] Density : 0.0784
[03/21 06:10:44   4039] Max route overflow : 0.0002
[03/21 06:10:44   4039] 
[03/21 06:10:44   4039] 
[03/21 06:10:44   4039] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1816.5M) ***
[03/21 06:10:44   4039] DEBUG: @coeDRVCandCache::cleanup.
[03/21 06:10:44   4039] End: GigaOpt postEco DRV Optimization
[03/21 06:10:44   4039] GigaOpt: WNS changes after routing: -0.289 -> -0.325 (bump = 0.036)
[03/21 06:10:44   4039] Begin: GigaOpt postEco optimization
[03/21 06:10:44   4039] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:10:44   4039] Info: 189 clock nets excluded from IPO operation.
[03/21 06:10:44   4039] PhyDesignGrid: maxLocalDensity 1.00
[03/21 06:10:44   4039] #spOpts: N=65 
[03/21 06:10:46   4041] *info: 189 clock nets excluded
[03/21 06:10:46   4041] *info: 2 special nets excluded.
[03/21 06:10:47   4041] *info: 153 no-driver nets excluded.
[03/21 06:10:47   4041] *info: 63 nets with fixed/cover wires excluded.
[03/21 06:10:47   4042] ** GigaOpt Optimizer WNS Slack -0.772 TNS Slack -172.167 Density 7.84
[03/21 06:10:47   4042] Optimizer WNS Pass 0
[03/21 06:10:48   4042] Active Path Group: reg2reg  
[03/21 06:10:48   4042] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:10:48   4042] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:10:48   4042] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:10:48   4042] |  -0.276|   -0.772| -60.117| -172.167|     7.84%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:10:49   4044] |  -0.270|   -0.772| -59.916| -171.967|     7.84%|   0:00:01.0| 1818.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:10:51   4046] |  -0.268|   -0.772| -59.892| -171.943|     7.84%|   0:00:02.0| 1818.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:10:53   4048] |  -0.264|   -0.772| -59.855| -171.906|     7.84%|   0:00:02.0| 1818.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:10:54   4049] |  -0.264|   -0.772| -59.845| -171.895|     7.84%|   0:00:01.0| 1816.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:10:55   4050] |  -0.264|   -0.772| -59.820| -171.870|     7.84%|   0:00:01.0| 1799.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:10:55   4050] |  -0.264|   -0.772| -59.820| -171.870|     7.84%|   0:00:00.0| 1799.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:10:55   4050] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:10:55   4050] 
[03/21 06:10:55   4050] *** Finish Core Optimize Step (cpu=0:00:07.5 real=0:00:07.0 mem=1799.8M) ***
[03/21 06:10:55   4050] Active Path Group: default 
[03/21 06:10:55   4050] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:10:55   4050] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:10:55   4050] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:10:55   4050] |  -0.772|   -0.772|-112.051| -171.870|     7.84%|   0:00:00.0| 1799.8M|   WC_VIEW|  default| out[88]                                            |
[03/21 06:10:55   4050] |  -0.734|   -0.734|-111.893| -171.713|     7.84%|   0:00:00.0| 1799.8M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:10:55   4050] |  -0.734|   -0.734|-111.889| -171.709|     7.84%|   0:00:00.0| 1799.8M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:10:55   4050] |  -0.734|   -0.734|-111.889| -171.709|     7.84%|   0:00:00.0| 1799.8M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:10:55   4050] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:10:55   4050] 
[03/21 06:10:55   4050] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1799.8M) ***
[03/21 06:10:55   4050] 
[03/21 06:10:55   4050] *** Finished Optimize Step Cumulative (cpu=0:00:07.8 real=0:00:07.0 mem=1799.8M) ***
[03/21 06:10:55   4050] ** GigaOpt Optimizer WNS Slack -0.734 TNS Slack -171.709 Density 7.84
[03/21 06:10:56   4050] *** Starting refinePlace (1:07:31 mem=1799.8M) ***
[03/21 06:10:56   4051] Total net bbox length = 6.101e+05 (3.297e+05 2.804e+05) (ext = 1.408e+05)
[03/21 06:10:56   4051] Starting refinePlace ...
[03/21 06:10:56   4051] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:10:56   4051] Move report: legalization moves 9 insts, mean move: 3.04 um, max move: 6.20 um
[03/21 06:10:56   4051] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11742_0): (968.20, 521.80) --> (972.60, 523.60)
[03/21 06:10:56   4051] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1799.8MB) @(1:07:31 - 1:07:31).
[03/21 06:10:56   4051] Move report: Detail placement moves 9 insts, mean move: 3.04 um, max move: 6.20 um
[03/21 06:10:56   4051] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11742_0): (968.20, 521.80) --> (972.60, 523.60)
[03/21 06:10:56   4051] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1799.8MB
[03/21 06:10:56   4051] Statistics of distance of Instance movement in refine placement:
[03/21 06:10:56   4051]   maximum (X+Y) =         6.20 um
[03/21 06:10:56   4051]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11742_0) with max move: (968.2, 521.8) -> (972.6, 523.6)
[03/21 06:10:56   4051]   mean    (X+Y) =         3.04 um
[03/21 06:10:56   4051] Summary Report:
[03/21 06:10:56   4051] Instances move: 9 (out of 24497 movable)
[03/21 06:10:56   4051] Mean displacement: 3.04 um
[03/21 06:10:56   4051] Max displacement: 6.20 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11742_0) (968.2, 521.8) -> (972.6, 523.6)
[03/21 06:10:56   4051] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/21 06:10:56   4051] Total instances moved : 9
[03/21 06:10:56   4051] Total net bbox length = 6.101e+05 (3.297e+05 2.805e+05) (ext = 1.408e+05)
[03/21 06:10:56   4051] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1799.8MB
[03/21 06:10:56   4051] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1799.8MB) @(1:07:31 - 1:07:31).
[03/21 06:10:56   4051] *** Finished refinePlace (1:07:31 mem=1799.8M) ***
[03/21 06:10:56   4051] Finished re-routing un-routed nets (0:00:00.0 1799.8M)
[03/21 06:10:56   4051] 
[03/21 06:10:56   4051] 
[03/21 06:10:56   4051] Density : 0.0784
[03/21 06:10:56   4051] Max route overflow : 0.0002
[03/21 06:10:56   4051] 
[03/21 06:10:56   4051] 
[03/21 06:10:56   4051] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1799.8M) ***
[03/21 06:10:56   4051] ** GigaOpt Optimizer WNS Slack -0.734 TNS Slack -171.709 Density 7.84
[03/21 06:10:56   4051] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:10:56   4051] Layer 3 has 189 constrained nets 
[03/21 06:10:56   4051] Layer 7 has 355 constrained nets 
[03/21 06:10:56   4051] **** End NDR-Layer Usage Statistics ****
[03/21 06:10:56   4051] 
[03/21 06:10:56   4051] *** Finish post-CTS Setup Fixing (cpu=0:00:09.2 real=0:00:09.0 mem=1799.8M) ***
[03/21 06:10:56   4051] 
[03/21 06:10:56   4051] End: GigaOpt postEco optimization
[03/21 06:10:57   4052] GigaOpt: WNS changes after postEco optimization: -0.289 -> -0.311 (bump = 0.022)
[03/21 06:10:57   4052] GigaOpt: Skipping nonLegal postEco optimization
[03/21 06:10:57   4052] Design TNS changes after trial route: -160.360 -> -171.609
[03/21 06:10:57   4052] Begin: GigaOpt TNS recovery
[03/21 06:10:57   4052] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:10:57   4052] Info: 189 clock nets excluded from IPO operation.
[03/21 06:10:57   4052] PhyDesignGrid: maxLocalDensity 1.00
[03/21 06:10:57   4052] #spOpts: N=65 
[03/21 06:10:59   4054] *info: 189 clock nets excluded
[03/21 06:10:59   4054] *info: 2 special nets excluded.
[03/21 06:10:59   4054] *info: 153 no-driver nets excluded.
[03/21 06:10:59   4054] *info: 63 nets with fixed/cover wires excluded.
[03/21 06:11:00   4055] ** GigaOpt Optimizer WNS Slack -0.734 TNS Slack -171.709 Density 7.84
[03/21 06:11:00   4055] Optimizer TNS Opt
[03/21 06:11:00   4055] Active Path Group: reg2reg  
[03/21 06:11:00   4055] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:00   4055] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:11:00   4055] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:00   4055] |  -0.264|   -0.734| -59.820| -171.709|     7.84%|   0:00:00.0| 1818.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:11:04   4059] |  -0.264|   -0.734| -60.182| -172.071|     7.84%|   0:00:04.0| 1801.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_15_/D   |
[03/21 06:11:06   4061] |  -0.264|   -0.734| -60.169| -172.058|     7.84%|   0:00:02.0| 1801.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/D   |
[03/21 06:11:06   4061] |  -0.264|   -0.734| -60.168| -172.057|     7.84%|   0:00:00.0| 1801.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_19_/D   |
[03/21 06:11:07   4062] |  -0.264|   -0.734| -59.911| -171.800|     7.84%|   0:00:01.0| 1801.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_10_/D   |
[03/21 06:11:08   4063] |  -0.264|   -0.734| -60.122| -172.011|     7.84%|   0:00:01.0| 1799.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_11_/D   |
[03/21 06:11:08   4063] |  -0.264|   -0.734| -59.993| -171.882|     7.84%|   0:00:00.0| 1799.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 06:11:09   4064] |  -0.264|   -0.734| -59.962| -171.851|     7.84%|   0:00:01.0| 1799.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_11_/D   |
[03/21 06:11:09   4064] |  -0.264|   -0.734| -59.859| -171.748|     7.84%|   0:00:00.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_13_/D   |
[03/21 06:11:10   4065] |  -0.264|   -0.734| -59.855| -171.744|     7.84%|   0:00:01.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_18_/D   |
[03/21 06:11:11   4066] |  -0.264|   -0.734| -59.116| -171.004|     7.84%|   0:00:01.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_17_/D   |
[03/21 06:11:11   4066] |  -0.264|   -0.734| -59.058| -170.947|     7.84%|   0:00:00.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_17_/D   |
[03/21 06:11:12   4067] |  -0.264|   -0.734| -58.662| -170.551|     7.84%|   0:00:01.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_7_/D    |
[03/21 06:11:12   4067] |  -0.264|   -0.734| -58.551| -170.440|     7.84%|   0:00:00.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_7_/D    |
[03/21 06:11:12   4067] |  -0.264|   -0.734| -58.026| -169.915|     7.84%|   0:00:00.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_7_/D    |
[03/21 06:11:13   4068] |  -0.264|   -0.734| -57.595| -169.484|     7.84%|   0:00:01.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
[03/21 06:11:13   4068] |  -0.264|   -0.734| -57.526| -169.415|     7.84%|   0:00:00.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_18_/D   |
[03/21 06:11:14   4069] |  -0.264|   -0.734| -57.399| -169.288|     7.84%|   0:00:01.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_15_/D   |
[03/21 06:11:16   4071] |  -0.264|   -0.734| -57.196| -169.085|     7.84%|   0:00:02.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/21 06:11:16   4071] |  -0.264|   -0.734| -57.018| -168.907|     7.84%|   0:00:00.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_13_/D   |
[03/21 06:11:17   4072] |  -0.264|   -0.734| -56.920| -168.809|     7.84%|   0:00:01.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/D   |
[03/21 06:11:17   4072] |  -0.264|   -0.734| -56.902| -168.791|     7.84%|   0:00:00.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_11_/D   |
[03/21 06:11:18   4074] |  -0.264|   -0.734| -56.888| -168.776|     7.84%|   0:00:01.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/21 06:11:19   4074] |  -0.264|   -0.734| -56.883| -168.772|     7.84%|   0:00:01.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_15_/D   |
[03/21 06:11:19   4074] |  -0.264|   -0.734| -56.883| -168.772|     7.84%|   0:00:00.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:11:19   4074] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:19   4074] 
[03/21 06:11:19   4074] *** Finish Core Optimize Step (cpu=0:00:18.4 real=0:00:19.0 mem=1784.7M) ***
[03/21 06:11:19   4074] Active Path Group: default 
[03/21 06:11:19   4074] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:19   4074] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:11:19   4074] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:19   4074] |  -0.734|   -0.734|-111.889| -168.772|     7.84%|   0:00:00.0| 1784.7M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:11:20   4075] |  -0.734|   -0.734|-111.528| -168.411|     7.85%|   0:00:01.0| 1784.7M|   WC_VIEW|  default| out[3]                                             |
[03/21 06:11:20   4076] |  -0.734|   -0.734|-111.452| -168.335|     7.85%|   0:00:00.0| 1784.7M|   WC_VIEW|  default| out[3]                                             |
[03/21 06:11:21   4076] |  -0.734|   -0.734|-111.397| -168.280|     7.85%|   0:00:01.0| 1784.7M|   WC_VIEW|  default| out[51]                                            |
[03/21 06:11:21   4076] |  -0.734|   -0.734|-111.326| -168.209|     7.85%|   0:00:00.0| 1784.7M|   WC_VIEW|  default| out[51]                                            |
[03/21 06:11:21   4076] |  -0.734|   -0.734|-111.324| -168.206|     7.85%|   0:00:00.0| 1784.7M|   WC_VIEW|  default| out[74]                                            |
[03/21 06:11:21   4076] |  -0.734|   -0.734|-111.301| -168.184|     7.86%|   0:00:00.0| 1784.7M|   WC_VIEW|  default| out[74]                                            |
[03/21 06:11:21   4076] |  -0.734|   -0.734|-111.301| -168.184|     7.86%|   0:00:00.0| 1784.7M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:11:21   4076] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:21   4076] 
[03/21 06:11:21   4076] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=1784.7M) ***
[03/21 06:11:21   4076] 
[03/21 06:11:21   4076] *** Finished Optimize Step Cumulative (cpu=0:00:20.7 real=0:00:21.0 mem=1784.7M) ***
[03/21 06:11:21   4076] ** GigaOpt Optimizer WNS Slack -0.734 TNS Slack -168.184 Density 7.86
[03/21 06:11:21   4076] *** Starting refinePlace (1:07:57 mem=1784.7M) ***
[03/21 06:11:21   4076] Total net bbox length = 6.104e+05 (3.298e+05 2.806e+05) (ext = 1.408e+05)
[03/21 06:11:21   4076] Starting refinePlace ...
[03/21 06:11:21   4076] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:11:21   4077] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:11:21   4077] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1784.7MB) @(1:07:57 - 1:07:57).
[03/21 06:11:21   4077] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:11:21   4077] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1784.7MB
[03/21 06:11:21   4077] Statistics of distance of Instance movement in refine placement:
[03/21 06:11:21   4077]   maximum (X+Y) =         0.00 um
[03/21 06:11:21   4077]   mean    (X+Y) =         0.00 um
[03/21 06:11:21   4077] Summary Report:
[03/21 06:11:21   4077] Instances move: 0 (out of 24521 movable)
[03/21 06:11:21   4077] Mean displacement: 0.00 um
[03/21 06:11:21   4077] Max displacement: 0.00 um 
[03/21 06:11:21   4077] Total instances moved : 0
[03/21 06:11:21   4077] Total net bbox length = 6.104e+05 (3.298e+05 2.806e+05) (ext = 1.408e+05)
[03/21 06:11:21   4077] Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1784.7MB
[03/21 06:11:21   4077] [CPU] RefinePlace/total (cpu=0:00:00.2, real=0:00:00.0, mem=1784.7MB) @(1:07:57 - 1:07:57).
[03/21 06:11:21   4077] *** Finished refinePlace (1:07:57 mem=1784.7M) ***
[03/21 06:11:22   4077] Finished re-routing un-routed nets (0:00:00.0 1784.7M)
[03/21 06:11:22   4077] 
[03/21 06:11:22   4077] 
[03/21 06:11:22   4077] Density : 0.0786
[03/21 06:11:22   4077] Max route overflow : 0.0002
[03/21 06:11:22   4077] 
[03/21 06:11:22   4077] 
[03/21 06:11:22   4077] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1784.7M) ***
[03/21 06:11:22   4077] ** GigaOpt Optimizer WNS Slack -0.734 TNS Slack -168.184 Density 7.86
[03/21 06:11:22   4077] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:11:22   4077] Layer 3 has 189 constrained nets 
[03/21 06:11:22   4077] Layer 7 has 355 constrained nets 
[03/21 06:11:22   4077] **** End NDR-Layer Usage Statistics ****
[03/21 06:11:22   4077] 
[03/21 06:11:22   4077] *** Finish post-CTS Setup Fixing (cpu=0:00:22.1 real=0:00:22.0 mem=1784.7M) ***
[03/21 06:11:22   4077] 
[03/21 06:11:22   4077] End: GigaOpt TNS recovery
[03/21 06:11:22   4077] *** Steiner Routed Nets: 0.217%; Threshold: 100; Threshold for Hold: 100
[03/21 06:11:22   4077] Re-routed 0 nets
[03/21 06:11:22   4077] Begin: GigaOpt Optimization in post-eco TNS mode
[03/21 06:11:22   4077] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:11:22   4077] Info: 189 clock nets excluded from IPO operation.
[03/21 06:11:22   4077] PhyDesignGrid: maxLocalDensity 1.00
[03/21 06:11:22   4077] #spOpts: N=65 
[03/21 06:11:25   4080] *info: 189 clock nets excluded
[03/21 06:11:25   4080] *info: 2 special nets excluded.
[03/21 06:11:25   4080] *info: 154 no-driver nets excluded.
[03/21 06:11:25   4080] *info: 63 nets with fixed/cover wires excluded.
[03/21 06:11:25   4081] ** GigaOpt Optimizer WNS Slack -0.734 TNS Slack -168.184 Density 7.86
[03/21 06:11:25   4081] Optimizer TNS Opt
[03/21 06:11:26   4081] Active Path Group: reg2reg  
[03/21 06:11:26   4081] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:26   4081] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:11:26   4081] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:26   4081] |  -0.264|   -0.734| -56.883| -168.184|     7.86%|   0:00:00.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:11:27   4082] |  -0.264|   -0.734| -56.883| -168.184|     7.86%|   0:00:01.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_18_/D   |
[03/21 06:11:27   4083] |  -0.264|   -0.734| -56.857| -168.159|     7.86%|   0:00:00.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/21 06:11:28   4083] |  -0.264|   -0.734| -56.858| -168.159|     7.86%|   0:00:01.0| 1784.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:11:28   4083] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:28   4083] 
[03/21 06:11:28   4083] *** Finish Core Optimize Step (cpu=0:00:02.5 real=0:00:02.0 mem=1784.7M) ***
[03/21 06:11:28   4083] Active Path Group: default 
[03/21 06:11:28   4083] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:28   4083] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:11:28   4083] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:28   4083] |  -0.734|   -0.734|-111.301| -168.159|     7.86%|   0:00:00.0| 1784.7M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:11:28   4083] |  -0.734|   -0.734|-111.301| -168.159|     7.86%|   0:00:00.0| 1784.7M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:11:28   4083] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:11:28   4083] 
[03/21 06:11:28   4083] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1784.7M) ***
[03/21 06:11:28   4083] 
[03/21 06:11:28   4083] *** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:02.0 mem=1784.7M) ***
[03/21 06:11:28   4083] ** GigaOpt Optimizer WNS Slack -0.734 TNS Slack -168.159 Density 7.86
[03/21 06:11:28   4083] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:11:28   4083] Layer 3 has 189 constrained nets 
[03/21 06:11:28   4083] Layer 7 has 355 constrained nets 
[03/21 06:11:28   4083] **** End NDR-Layer Usage Statistics ****
[03/21 06:11:28   4083] 
[03/21 06:11:28   4083] *** Finish post-CTS Setup Fixing (cpu=0:00:03.0 real=0:00:03.0 mem=1784.7M) ***
[03/21 06:11:28   4083] 
[03/21 06:11:28   4084] End: GigaOpt Optimization in post-eco TNS mode
[03/21 06:11:29   4084] **optDesign ... cpu = 0:10:26, real = 0:10:25, mem = 1635.9M, totSessionCpu=1:08:04 **
[03/21 06:11:29   4084] ** Profile ** Start :  cpu=0:00:00.0, mem=1635.9M
[03/21 06:11:29   4084] ** Profile ** Other data :  cpu=0:00:00.2, mem=1635.9M
[03/21 06:11:29   4084] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1635.9M
[03/21 06:11:29   4084] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1635.9M
[03/21 06:11:29   4084] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.734  | -0.264  | -0.734  |
|           TNS (ns):|-168.161 | -56.859 |-111.301 |
|    Violating Paths:|   799   |   639   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.855%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1635.9M
[03/21 06:11:29   4084] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:11:29   4085] Info: 189 clock nets excluded from IPO operation.
[03/21 06:11:29   4085] 
[03/21 06:11:29   4085] Begin Power Analysis
[03/21 06:11:29   4085] 
[03/21 06:11:29   4085]     0.00V	    VSS
[03/21 06:11:29   4085]     0.90V	    VDD
[03/21 06:11:29   4085] Begin Processing Timing Library for Power Calculation
[03/21 06:11:29   4085] 
[03/21 06:11:30   4085] Begin Processing Timing Library for Power Calculation
[03/21 06:11:30   4085] 
[03/21 06:11:30   4085] 
[03/21 06:11:30   4085] 
[03/21 06:11:30   4085] Begin Processing Power Net/Grid for Power Calculation
[03/21 06:11:30   4085] 
[03/21 06:11:30   4085] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1318.80MB/1318.80MB)
[03/21 06:11:30   4085] 
[03/21 06:11:30   4085] Begin Processing Timing Window Data for Power Calculation
[03/21 06:11:30   4085] 
[03/21 06:11:30   4085] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1318.80MB/1318.80MB)
[03/21 06:11:30   4085] 
[03/21 06:11:30   4085] Begin Processing User Attributes
[03/21 06:11:30   4085] 
[03/21 06:11:30   4085] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1318.80MB/1318.80MB)
[03/21 06:11:30   4085] 
[03/21 06:11:30   4085] Begin Processing Signal Activity
[03/21 06:11:30   4085] 
[03/21 06:11:31   4086] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1319.55MB/1319.55MB)
[03/21 06:11:31   4086] 
[03/21 06:11:31   4086] Begin Power Computation
[03/21 06:11:31   4086] 
[03/21 06:11:31   4086]       ----------------------------------------------------------
[03/21 06:11:31   4086]       # of cell(s) missing both power/leakage table: 0
[03/21 06:11:31   4086]       # of cell(s) missing power table: 2
[03/21 06:11:31   4086]       # of cell(s) missing leakage table: 2
[03/21 06:11:31   4086]       # of MSMV cell(s) missing power_level: 0
[03/21 06:11:31   4086]       ----------------------------------------------------------
[03/21 06:11:31   4086] CellName                                  Missing Table(s)
[03/21 06:11:31   4086] sram_w16                                  internal power, leakge power, 
[03/21 06:11:31   4086] sram_w16_2                                internal power, leakge power, 
[03/21 06:11:31   4086] 
[03/21 06:11:31   4086] 
[03/21 06:11:34   4089] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1319.55MB/1319.55MB)
[03/21 06:11:34   4089] 
[03/21 06:11:34   4089] Begin Processing User Attributes
[03/21 06:11:34   4089] 
[03/21 06:11:34   4089] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1319.55MB/1319.55MB)
[03/21 06:11:34   4089] 
[03/21 06:11:34   4089] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1319.55MB/1319.55MB)
[03/21 06:11:34   4089] 
[03/21 06:11:35   4090]   Timing Snapshot: (REF)
[03/21 06:11:35   4090]      Weighted WNS: -0.311
[03/21 06:11:35   4090]       All  PG WNS: -0.734
[03/21 06:11:35   4090]       High PG WNS: -0.264
[03/21 06:11:35   4090]       All  PG TNS: -168.159
[03/21 06:11:35   4090]       High PG TNS: -56.858
[03/21 06:11:35   4090]          Tran DRV: 0
[03/21 06:11:35   4090]           Cap DRV: 0
[03/21 06:11:35   4090]        Fanout DRV: 0
[03/21 06:11:35   4090]            Glitch: 0
[03/21 06:11:35   4090]    Category Slack: { [L, -0.734] [H, -0.264] }
[03/21 06:11:35   4090] 
[03/21 06:11:35   4090] Begin: Power Optimization
[03/21 06:11:35   4090] PhyDesignGrid: maxLocalDensity 0.98
[03/21 06:11:35   4090] #spOpts: N=65 mergeVia=F 
[03/21 06:11:36   4091] Reclaim Optimization WNS Slack -0.734  TNS Slack -168.159 Density 7.86
[03/21 06:11:36   4091] +----------+---------+--------+--------+------------+--------+
[03/21 06:11:36   4091] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/21 06:11:36   4091] +----------+---------+--------+--------+------------+--------+
[03/21 06:11:36   4091] |     7.86%|        -|  -0.734|-168.159|   0:00:00.0| 1787.0M|
[03/21 06:11:40   4095] |     7.86%|        0|  -0.734|-168.159|   0:00:04.0| 1787.0M|
[03/21 06:11:51   4106] |     7.86%|       10|  -0.734|-168.149|   0:00:11.0| 1787.0M|
[03/21 06:12:18   4133] |     7.83%|      185|  -0.734|-168.018|   0:00:27.0| 1785.0M|
[03/21 06:12:19   4134] |     7.83%|       14|  -0.734|-168.018|   0:00:01.0| 1785.0M|
[03/21 06:12:36   4152] |     7.71%|     3210|  -0.734|-167.715|   0:00:17.0| 1790.0M|
[03/21 06:12:39   4154] |     7.71%|       69|  -0.734|-167.684|   0:00:03.0| 1790.0M|
[03/21 06:12:39   4154] +----------+---------+--------+--------+------------+--------+
[03/21 06:12:39   4154] Reclaim Optimization End WNS Slack -0.734  TNS Slack -167.684 Density 7.71
[03/21 06:12:39   4154] 
[03/21 06:12:39   4154] ** Summary: Restruct = 199 Buffer Deletion = 0 Declone = 0 Resize = 3284 **
[03/21 06:12:39   4154] --------------------------------------------------------------
[03/21 06:12:39   4154] |                                   | Total     | Sequential |
[03/21 06:12:39   4154] --------------------------------------------------------------
[03/21 06:12:39   4154] | Num insts resized                 |    2371  |      44    |
[03/21 06:12:39   4154] | Num insts undone                  |       6  |       0    |
[03/21 06:12:39   4154] | Num insts Downsized               |    1120  |      44    |
[03/21 06:12:39   4154] | Num insts Samesized               |    1251  |       0    |
[03/21 06:12:39   4154] | Num insts Upsized                 |       0  |       0    |
[03/21 06:12:39   4154] | Num multiple commits+uncommits    |     903  |       -    |
[03/21 06:12:39   4154] --------------------------------------------------------------
[03/21 06:12:39   4154] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:12:39   4154] Layer 3 has 189 constrained nets 
[03/21 06:12:39   4154] Layer 7 has 355 constrained nets 
[03/21 06:12:39   4154] **** End NDR-Layer Usage Statistics ****
[03/21 06:12:39   4154] ** Finished Core Power Optimization (cpu = 0:01:04) (real = 0:01:04) **
[03/21 06:12:39   4154] Executing incremental physical updates
[03/21 06:12:39   4154] #spOpts: N=65 mergeVia=F 
[03/21 06:12:39   4154] *** Starting refinePlace (1:09:14 mem=1755.6M) ***
[03/21 06:12:39   4154] Total net bbox length = 6.105e+05 (3.305e+05 2.800e+05) (ext = 1.408e+05)
[03/21 06:12:39   4154] default core: bins with density >  0.75 = 6.74 % ( 337 / 5000 )
[03/21 06:12:39   4154] Density distribution unevenness ratio = 89.287%
[03/21 06:12:39   4154] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1755.6MB) @(1:09:14 - 1:09:15).
[03/21 06:12:39   4154] Starting refinePlace ...
[03/21 06:12:39   4154] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:12:39   4154] default core: bins with density >  0.75 = 6.74 % ( 337 / 5000 )
[03/21 06:12:39   4154] Density distribution unevenness ratio = 89.026%
[03/21 06:12:40   4155]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 06:12:40   4155] [CPU] RefinePlace/preRPlace (cpu=0:00:01.1, real=0:00:01.0, mem=1755.6MB) @(1:09:15 - 1:09:16).
[03/21 06:12:40   4155] Move report: preRPlace moves 412 insts, mean move: 0.36 um, max move: 3.40 um
[03/21 06:12:40   4155] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/U8): (1047.20, 518.20) --> (1048.80, 516.40)
[03/21 06:12:40   4155] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
[03/21 06:12:40   4155] wireLenOptFixPriorityInst 2448 inst fixed
[03/21 06:12:40   4155] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:12:40   4155] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1755.6MB) @(1:09:16 - 1:09:16).
[03/21 06:12:40   4155] Move report: Detail placement moves 412 insts, mean move: 0.36 um, max move: 3.40 um
[03/21 06:12:40   4155] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/U8): (1047.20, 518.20) --> (1048.80, 516.40)
[03/21 06:12:40   4155] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 1755.6MB
[03/21 06:12:40   4155] Statistics of distance of Instance movement in refine placement:
[03/21 06:12:40   4155]   maximum (X+Y) =         3.40 um
[03/21 06:12:40   4155]   inst (mac_array_instance/col_idx_4__mac_col_inst/U8) with max move: (1047.2, 518.2) -> (1048.8, 516.4)
[03/21 06:12:40   4155]   mean    (X+Y) =         0.36 um
[03/21 06:12:40   4155] Total instances flipped for legalization: 37
[03/21 06:12:40   4155] Summary Report:
[03/21 06:12:40   4155] Instances move: 412 (out of 24256 movable)
[03/21 06:12:40   4155] Mean displacement: 0.36 um
[03/21 06:12:40   4155] Max displacement: 3.40 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/U8) (1047.2, 518.2) -> (1048.8, 516.4)
[03/21 06:12:40   4155] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
[03/21 06:12:40   4155] Total instances moved : 412
[03/21 06:12:40   4155] Total net bbox length = 6.105e+05 (3.305e+05 2.800e+05) (ext = 1.408e+05)
[03/21 06:12:40   4155] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 1755.6MB
[03/21 06:12:40   4155] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=1755.6MB) @(1:09:14 - 1:09:16).
[03/21 06:12:40   4155] *** Finished refinePlace (1:09:16 mem=1755.6M) ***
[03/21 06:12:41   4156]   Timing Snapshot: (TGT)
[03/21 06:12:41   4156]      Weighted WNS: -0.311
[03/21 06:12:41   4156]       All  PG WNS: -0.734
[03/21 06:12:41   4156]       High PG WNS: -0.264
[03/21 06:12:41   4156]       All  PG TNS: -167.684
[03/21 06:12:41   4156]       High PG TNS: -56.383
[03/21 06:12:41   4156]          Tran DRV: 0
[03/21 06:12:41   4156]           Cap DRV: 0
[03/21 06:12:41   4156]        Fanout DRV: 0
[03/21 06:12:41   4156]            Glitch: 0
[03/21 06:12:41   4156]    Category Slack: { [L, -0.734] [H, -0.264] }
[03/21 06:12:41   4156] 
[03/21 06:12:41   4156] Checking setup slack degradation ...
[03/21 06:12:41   4156] 
[03/21 06:12:41   4156] Recovery Manager:
[03/21 06:12:41   4156]   Low  Effort WNS Jump: 0.000 (REF: -0.734, TGT: -0.734, Threshold: 0.010) - Skip
[03/21 06:12:41   4156]   High Effort WNS Jump: 0.000 (REF: -0.264, TGT: -0.264, Threshold: 0.010) - Skip
[03/21 06:12:41   4156]   Low  Effort TNS Jump: 0.000 (REF: -168.159, TGT: -167.684, Threshold: 25.000) - Skip
[03/21 06:12:41   4156]   High Effort TNS Jump: 0.000 (REF: -56.858, TGT: -56.383, Threshold: 25.000) - Skip
[03/21 06:12:41   4156] 
[03/21 06:12:41   4157] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:12:41   4157] Info: 189 clock nets excluded from IPO operation.
[03/21 06:12:41   4157] PhyDesignGrid: maxLocalDensity 0.98
[03/21 06:12:41   4157] #spOpts: N=65 mergeVia=F 
[03/21 06:12:44   4159] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:12:44   4159] Info: 189 clock nets excluded from IPO operation.
[03/21 06:12:45   4160] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:12:45   4160] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:12:45   4160] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:12:45   4160] |  -0.734|   -0.734|-167.684| -167.684|     7.71%|   0:00:00.0| 1790.0M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:12:45   4160] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:12:45   4160] 
[03/21 06:12:45   4160] *** Finish post-CTS Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1790.0M) ***
[03/21 06:12:45   4160] 
[03/21 06:12:45   4160] *** Finish post-CTS Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1790.0M) ***
[03/21 06:12:45   4160] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:12:45   4160] Layer 3 has 189 constrained nets 
[03/21 06:12:45   4160] Layer 7 has 355 constrained nets 
[03/21 06:12:45   4160] **** End NDR-Layer Usage Statistics ****
[03/21 06:12:45   4160] 
[03/21 06:12:45   4160] Begin Power Analysis
[03/21 06:12:45   4160] 
[03/21 06:12:45   4161]     0.00V	    VSS
[03/21 06:12:45   4161]     0.90V	    VDD
[03/21 06:12:45   4161] Begin Processing Timing Library for Power Calculation
[03/21 06:12:45   4161] 
[03/21 06:12:45   4161] Begin Processing Timing Library for Power Calculation
[03/21 06:12:45   4161] 
[03/21 06:12:45   4161] 
[03/21 06:12:45   4161] 
[03/21 06:12:45   4161] Begin Processing Power Net/Grid for Power Calculation
[03/21 06:12:45   4161] 
[03/21 06:12:45   4161] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.70MB/1385.70MB)
[03/21 06:12:45   4161] 
[03/21 06:12:45   4161] Begin Processing Timing Window Data for Power Calculation
[03/21 06:12:45   4161] 
[03/21 06:12:45   4161] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.70MB/1385.70MB)
[03/21 06:12:45   4161] 
[03/21 06:12:45   4161] Begin Processing User Attributes
[03/21 06:12:45   4161] 
[03/21 06:12:45   4161] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1385.70MB/1385.70MB)
[03/21 06:12:45   4161] 
[03/21 06:12:45   4161] Begin Processing Signal Activity
[03/21 06:12:45   4161] 
[03/21 06:12:47   4162] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1386.12MB/1386.12MB)
[03/21 06:12:47   4162] 
[03/21 06:12:47   4162] Begin Power Computation
[03/21 06:12:47   4162] 
[03/21 06:12:47   4162]       ----------------------------------------------------------
[03/21 06:12:47   4162]       # of cell(s) missing both power/leakage table: 0
[03/21 06:12:47   4162]       # of cell(s) missing power table: 2
[03/21 06:12:47   4162]       # of cell(s) missing leakage table: 2
[03/21 06:12:47   4162]       # of MSMV cell(s) missing power_level: 0
[03/21 06:12:47   4162]       ----------------------------------------------------------
[03/21 06:12:47   4162] CellName                                  Missing Table(s)
[03/21 06:12:47   4162] sram_w16                                  internal power, leakge power, 
[03/21 06:12:47   4162] sram_w16_2                                internal power, leakge power, 
[03/21 06:12:47   4162] 
[03/21 06:12:47   4162] 
[03/21 06:12:50   4165] Ended Power Computation: (cpu=0:00:03, real=0:00:03, mem(process/total)=1386.12MB/1386.12MB)
[03/21 06:12:50   4165] 
[03/21 06:12:50   4165] Begin Processing User Attributes
[03/21 06:12:50   4165] 
[03/21 06:12:50   4165] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1386.12MB/1386.12MB)
[03/21 06:12:50   4165] 
[03/21 06:12:50   4165] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1386.12MB/1386.12MB)
[03/21 06:12:50   4165] 
[03/21 06:12:50   4166] *** Finished Leakage Power Optimization (cpu=0:01:15, real=0:01:15, mem=1636.18M, totSessionCpu=1:09:26).
[03/21 06:12:50   4166] Extraction called for design 'core' of instances=24305 and nets=26654 using extraction engine 'preRoute' .
[03/21 06:12:50   4166] PreRoute RC Extraction called for design core.
[03/21 06:12:50   4166] RC Extraction called in multi-corner(2) mode.
[03/21 06:12:50   4166] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:12:50   4166] RCMode: PreRoute
[03/21 06:12:50   4166]       RC Corner Indexes            0       1   
[03/21 06:12:50   4166] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:12:50   4166] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:12:50   4166] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:12:50   4166] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:12:50   4166] Shrink Factor                : 1.00000
[03/21 06:12:50   4166] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/21 06:12:50   4166] Using capacitance table file ...
[03/21 06:12:50   4166] Initializing multi-corner capacitance tables ... 
[03/21 06:12:51   4166] Initializing multi-corner resistance tables ...
[03/21 06:12:51   4166] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 1617.637M)
[03/21 06:12:51   4166] doiPBLastSyncSlave
[03/21 06:12:51   4166] #################################################################################
[03/21 06:12:51   4166] # Design Stage: PreRoute
[03/21 06:12:51   4166] # Design Name: core
[03/21 06:12:51   4166] # Design Mode: 65nm
[03/21 06:12:51   4166] # Analysis Mode: MMMC Non-OCV 
[03/21 06:12:51   4166] # Parasitics Mode: No SPEF/RCDB
[03/21 06:12:51   4166] # Signoff Settings: SI Off 
[03/21 06:12:51   4166] #################################################################################
[03/21 06:12:52   4167] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:12:52   4167] Calculate delays in BcWc mode...
[03/21 06:12:52   4167] Topological Sorting (CPU = 0:00:00.1, MEM = 1623.4M, InitMEM = 1619.7M)
[03/21 06:12:55   4171] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:12:55   4171] End delay calculation. (MEM=1697.12 CPU=0:00:03.1 REAL=0:00:03.0)
[03/21 06:12:55   4171] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 1697.1M) ***
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] Begin Power Analysis
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171]     0.00V	    VSS
[03/21 06:12:56   4171]     0.90V	    VDD
[03/21 06:12:56   4171] Begin Processing Timing Library for Power Calculation
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] Begin Processing Timing Library for Power Calculation
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] Begin Processing Power Net/Grid for Power Calculation
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.44MB/1331.44MB)
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] Begin Processing Timing Window Data for Power Calculation
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.48MB/1331.48MB)
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] Begin Processing User Attributes
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1331.48MB/1331.48MB)
[03/21 06:12:56   4171] 
[03/21 06:12:56   4171] Begin Processing Signal Activity
[03/21 06:12:56   4171] 
[03/21 06:12:57   4173] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1332.05MB/1332.05MB)
[03/21 06:12:57   4173] 
[03/21 06:12:57   4173] Begin Power Computation
[03/21 06:12:57   4173] 
[03/21 06:12:57   4173]       ----------------------------------------------------------
[03/21 06:12:57   4173]       # of cell(s) missing both power/leakage table: 0
[03/21 06:12:57   4173]       # of cell(s) missing power table: 2
[03/21 06:12:57   4173]       # of cell(s) missing leakage table: 2
[03/21 06:12:57   4173]       # of MSMV cell(s) missing power_level: 0
[03/21 06:12:57   4173]       ----------------------------------------------------------
[03/21 06:12:57   4173] CellName                                  Missing Table(s)
[03/21 06:12:57   4173] sram_w16                                  internal power, leakge power, 
[03/21 06:12:57   4173] sram_w16_2                                internal power, leakge power, 
[03/21 06:12:57   4173] 
[03/21 06:12:57   4173] 
[03/21 06:13:00   4176] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1332.05MB/1332.05MB)
[03/21 06:13:00   4176] 
[03/21 06:13:00   4176] Begin Processing User Attributes
[03/21 06:13:00   4176] 
[03/21 06:13:00   4176] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1332.05MB/1332.05MB)
[03/21 06:13:00   4176] 
[03/21 06:13:00   4176] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1332.05MB/1332.05MB)
[03/21 06:13:00   4176] 
[03/21 06:13:01   4176] <optDesign CMD> Restore Using all VT Cells
[03/21 06:13:01   4176] Reported timing to dir ./timingReports
[03/21 06:13:01   4176] **optDesign ... cpu = 0:11:58, real = 0:11:57, mem = 1636.2M, totSessionCpu=1:09:37 **
[03/21 06:13:01   4176] ** Profile ** Start :  cpu=0:00:00.0, mem=1636.2M
[03/21 06:13:01   4176] ** Profile ** Other data :  cpu=0:00:00.2, mem=1636.2M
[03/21 06:13:01   4176] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1646.2M
[03/21 06:13:02   4177] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1638.2M
[03/21 06:13:02   4178] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1638.2M
[03/21 06:13:02   4178] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.734  | -0.263  | -0.734  |
|           TNS (ns):|-167.473 | -56.171 |-111.301 |
|    Violating Paths:|   801   |   641   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.707%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1638.2M
[03/21 06:13:02   4178] **optDesign ... cpu = 0:12:00, real = 0:11:58, mem = 1636.2M, totSessionCpu=1:09:38 **
[03/21 06:13:02   4178] *** Finished optDesign ***
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:12:07 real=  0:12:06)
[03/21 06:13:02   4178] 	OPT_RUNTIME:                tns (count =  4): (cpu=  0:04:07 real=  0:04:06)
[03/21 06:13:02   4178] 	OPT_RUNTIME:             tnsOpt (count =  4): (cpu=  0:03:49 real=  0:03:49)
[03/21 06:13:02   4178] 	OPT_RUNTIME:          phyUpdate (count =  9): (cpu=0:00:44.1 real=0:00:42.7)
[03/21 06:13:02   4178] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:05:31 real=  0:05:31)
[03/21 06:13:02   4178] 	OPT_RUNTIME:             wnsOpt (count =  4): (cpu=  0:04:49 real=  0:04:50)
[03/21 06:13:02   4178] 	OPT_RUNTIME:        wnsPlaceEco (count =  1): (cpu=0:00:15.2 real=0:00:15.1)
[03/21 06:13:02   4178] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/21 06:13:02   4178] 	OPT_RUNTIME:          postTROpt (count =  2): (cpu=  0:01:02 real=  0:01:02)
[03/21 06:13:02   4178] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:22 real=  0:01:22)
[03/21 06:13:02   4178] Info: pop threads available for lower-level modules during optimization.
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_BUF_clk_G0_L5_5, Center Move (1065.800,520.900)->(1059.500,531.700). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1055.000 510.100 1055.000 531.700
[03/21 06:13:02   4178] addCustomLine AAA 1055.000 510.100 1076.600 510.100
[03/21 06:13:02   4178] addCustomLine AAA 1055.000 531.700 1076.600 531.700
[03/21 06:13:02   4178] addCustomLine AAA 1076.600 510.100 1076.600 531.700
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_3_, Center Move (1074.000,501.100)->(1063.200,510.100). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1063.200 490.300 1063.200 511.900
[03/21 06:13:02   4178] addCustomLine AAA 1063.200 490.300 1084.800 490.300
[03/21 06:13:02   4178] addCustomLine AAA 1063.200 511.900 1084.800 511.900
[03/21 06:13:02   4178] addCustomLine AAA 1084.800 490.300 1084.800 511.900
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_13_, Center Move (1078.600,528.100)->(1078.400,538.900). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1067.800 517.300 1067.800 538.900
[03/21 06:13:02   4178] addCustomLine AAA 1067.800 517.300 1089.400 517.300
[03/21 06:13:02   4178] addCustomLine AAA 1067.800 538.900 1089.400 538.900
[03/21 06:13:02   4178] addCustomLine AAA 1089.400 517.300 1089.400 538.900
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: CTS_cdb_BUF_clk_G0_L2_20, Center Move (964.400,450.700)->(974.800,439.900). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 953.600 439.900 953.600 461.500
[03/21 06:13:02   4178] addCustomLine AAA 953.600 439.900 975.200 439.900
[03/21 06:13:02   4178] addCustomLine AAA 953.600 461.500 975.200 461.500
[03/21 06:13:02   4178] addCustomLine AAA 975.200 439.900 975.200 461.500
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_62_, Center Move (1031.300,513.700)->(1043.700,519.100). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1020.500 502.900 1020.500 524.500
[03/21 06:13:02   4178] addCustomLine AAA 1020.500 502.900 1042.100 502.900
[03/21 06:13:02   4178] addCustomLine AAA 1020.500 524.500 1042.100 524.500
[03/21 06:13:02   4178] addCustomLine AAA 1042.100 502.900 1042.100 524.500
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_55_, Center Move (1023.300,513.700)->(1034.500,524.500). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1012.500 502.900 1012.500 524.500
[03/21 06:13:02   4178] addCustomLine AAA 1012.500 502.900 1034.100 502.900
[03/21 06:13:02   4178] addCustomLine AAA 1012.500 524.500 1034.100 524.500
[03/21 06:13:02   4178] addCustomLine AAA 1034.100 502.900 1034.100 524.500
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_6_, Center Move (1031.400,504.700)->(1042.200,510.100). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1020.600 493.900 1020.600 515.500
[03/21 06:13:02   4178] addCustomLine AAA 1020.600 493.900 1042.200 493.900
[03/21 06:13:02   4178] addCustomLine AAA 1020.600 515.500 1042.200 515.500
[03/21 06:13:02   4178] addCustomLine AAA 1042.200 493.900 1042.200 515.500
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_7_, Center Move (1025.100,499.300)->(1035.900,506.500). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1014.300 488.500 1014.300 510.100
[03/21 06:13:02   4178] addCustomLine AAA 1014.300 488.500 1035.900 488.500
[03/21 06:13:02   4178] addCustomLine AAA 1014.300 510.100 1035.900 510.100
[03/21 06:13:02   4178] addCustomLine AAA 1035.900 488.500 1035.900 510.100
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_55_, Center Move (1024.100,519.100)->(1035.900,528.100). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1013.300 508.300 1013.300 529.900
[03/21 06:13:02   4178] addCustomLine AAA 1013.300 508.300 1034.900 508.300
[03/21 06:13:02   4178] addCustomLine AAA 1013.300 529.900 1034.900 529.900
[03/21 06:13:02   4178] addCustomLine AAA 1034.900 508.300 1034.900 529.900
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_5_, Center Move (1026.700,497.500)->(1029.900,508.300). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1015.900 486.700 1015.900 508.300
[03/21 06:13:02   4178] addCustomLine AAA 1015.900 486.700 1037.500 486.700
[03/21 06:13:02   4178] addCustomLine AAA 1015.900 508.300 1037.500 508.300
[03/21 06:13:02   4178] addCustomLine AAA 1037.500 486.700 1037.500 508.300
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_63_, Center Move (1023.300,511.900)->(1033.500,522.700). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1012.500 501.100 1012.500 522.700
[03/21 06:13:02   4178] addCustomLine AAA 1012.500 501.100 1034.100 501.100
[03/21 06:13:02   4178] addCustomLine AAA 1012.500 522.700 1034.100 522.700
[03/21 06:13:02   4178] addCustomLine AAA 1034.100 501.100 1034.100 522.700
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_13_, Center Move (1027.500,495.700)->(1038.300,501.100). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1016.700 484.900 1016.700 506.500
[03/21 06:13:02   4178] addCustomLine AAA 1016.700 484.900 1038.300 484.900
[03/21 06:13:02   4178] addCustomLine AAA 1016.700 506.500 1038.300 506.500
[03/21 06:13:02   4178] addCustomLine AAA 1038.300 484.900 1038.300 506.500
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_54_, Center Move (1029.700,517.300)->(1041.500,524.500). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1018.900 506.500 1018.900 528.100
[03/21 06:13:02   4178] addCustomLine AAA 1018.900 506.500 1040.500 506.500
[03/21 06:13:02   4178] addCustomLine AAA 1018.900 528.100 1040.500 528.100
[03/21 06:13:02   4178] addCustomLine AAA 1040.500 506.500 1040.500 528.100
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_14_, Center Move (1024.300,515.500)->(1035.100,526.300). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 1013.500 504.700 1013.500 526.300
[03/21 06:13:02   4178] addCustomLine AAA 1013.500 504.700 1035.100 504.700
[03/21 06:13:02   4178] addCustomLine AAA 1013.500 526.300 1035.100 526.300
[03/21 06:13:02   4178] addCustomLine AAA 1035.100 504.700 1035.100 526.300
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_, Center Move (908.800,493.900)->(901.200,504.700). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 898.000 483.100 898.000 504.700
[03/21 06:13:02   4178] addCustomLine AAA 898.000 483.100 919.600 483.100
[03/21 06:13:02   4178] addCustomLine AAA 898.000 504.700 919.600 504.700
[03/21 06:13:02   4178] addCustomLine AAA 919.600 483.100 919.600 504.700
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_, Center Move (902.600,490.300)->(900.300,501.100). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 891.800 479.500 891.800 501.100
[03/21 06:13:02   4178] addCustomLine AAA 891.800 479.500 913.400 479.500
[03/21 06:13:02   4178] addCustomLine AAA 891.800 501.100 913.400 501.100
[03/21 06:13:02   4178] addCustomLine AAA 913.400 479.500 913.400 501.100
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_2_, Center Move (903.600,513.700)->(892.800,519.100). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 892.800 502.900 892.800 524.500
[03/21 06:13:02   4178] addCustomLine AAA 892.800 502.900 914.400 502.900
[03/21 06:13:02   4178] addCustomLine AAA 892.800 524.500 914.400 524.500
[03/21 06:13:02   4178] addCustomLine AAA 914.400 502.900 914.400 524.500
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_21_, Center Move (899.400,501.100)->(888.600,511.900). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 888.600 490.300 888.600 511.900
[03/21 06:13:02   4178] addCustomLine AAA 888.600 490.300 910.200 490.300
[03/21 06:13:02   4178] addCustomLine AAA 888.600 511.900 910.200 511.900
[03/21 06:13:02   4178] addCustomLine AAA 910.200 490.300 910.200 511.900
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_23_, Center Move (897.600,493.900)->(896.200,504.700). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 886.800 483.100 886.800 504.700
[03/21 06:13:02   4178] addCustomLine AAA 886.800 483.100 908.400 483.100
[03/21 06:13:02   4178] addCustomLine AAA 886.800 504.700 908.400 504.700
[03/21 06:13:02   4178] addCustomLine AAA 908.400 483.100 908.400 504.700
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/load_ready_q_reg, Center Move (904.500,497.500)->(898.300,508.300). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 893.700 486.700 893.700 508.300
[03/21 06:13:02   4178] addCustomLine AAA 893.700 486.700 915.300 486.700
[03/21 06:13:02   4178] addCustomLine AAA 893.700 508.300 915.300 508.300
[03/21 06:13:02   4178] addCustomLine AAA 915.300 486.700 915.300 508.300
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_, Center Move (893.000,497.500)->(892.700,508.300). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 882.200 486.700 882.200 508.300
[03/21 06:13:02   4178] addCustomLine AAA 882.200 486.700 903.800 486.700
[03/21 06:13:02   4178] addCustomLine AAA 882.200 508.300 903.800 508.300
[03/21 06:13:02   4178] addCustomLine AAA 903.800 486.700 903.800 508.300
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Check Priority Inst Failed: mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_, Center Move (897.200,504.700)->(884.400,515.500). Limit box is: 
[03/21 06:13:02   4178] addCustomLine AAA 886.400 493.900 886.400 515.500
[03/21 06:13:02   4178] addCustomLine AAA 886.400 493.900 908.000 493.900
[03/21 06:13:02   4178] addCustomLine AAA 886.400 515.500 908.000 515.500
[03/21 06:13:02   4178] addCustomLine AAA 908.000 493.900 908.000 515.500
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/21 06:13:02   4178] Set place::cacheFPlanSiteMark to 0
[03/21 06:13:02   4178] 
[03/21 06:13:02   4178] *** Summary of all messages that are not suppressed in this session:
[03/21 06:13:02   4178] Severity  ID               Count  Summary                                  
[03/21 06:13:02   4178] WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
[03/21 06:13:02   4178] WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
[03/21 06:13:02   4178] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/21 06:13:02   4178] WARNING   IMPCCOPT-1033        1  Did not meet the max_capacitance constra...
[03/21 06:13:02   4178] WARNING   IMPCCOPT-1361        6  Routing info for %s nets in clock tree %...
[03/21 06:13:02   4178] WARNING   IMPCCOPT-2231        4  CCOpt data structures have been affected...
[03/21 06:13:02   4178] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/21 06:13:02   4178] *** Message Summary: 22 warning(s), 0 error(s)
[03/21 06:13:02   4178] 
[03/21 06:13:03   4178] **ccopt_design ... cpu = 0:13:36, real = 0:13:34, mem = 1564.3M, totSessionCpu=1:09:38 **
[03/21 06:13:03   4178] <CMD> set_propagated_clock [all_clocks]
[03/21 06:13:03   4178] <CMD> optDesign -postCTS -hold
[03/21 06:13:03   4178] GigaOpt running with 1 threads.
[03/21 06:13:03   4178] Info: 1 threads available for lower-level modules during optimization.
[03/21 06:13:03   4178] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/21 06:13:03   4178] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/21 06:13:03   4178] -setupDynamicPowerViewAsDefaultView false
[03/21 06:13:03   4178]                                            # bool, default=false, private
[03/21 06:13:03   4178] #spOpts: N=65 
[03/21 06:13:03   4178] Core basic site is core
[03/21 06:13:03   4178] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 06:13:03   4178] #spOpts: N=65 mergeVia=F 
[03/21 06:13:03   4178] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/21 06:13:03   4178] 	Cell FILL1_LL, site bcore.
[03/21 06:13:03   4178] 	Cell FILL_NW_HH, site bcore.
[03/21 06:13:03   4178] 	Cell FILL_NW_LL, site bcore.
[03/21 06:13:03   4178] 	Cell GFILL, site gacore.
[03/21 06:13:03   4178] 	Cell GFILL10, site gacore.
[03/21 06:13:03   4178] 	Cell GFILL2, site gacore.
[03/21 06:13:03   4178] 	Cell GFILL3, site gacore.
[03/21 06:13:03   4178] 	Cell GFILL4, site gacore.
[03/21 06:13:03   4178] 	Cell LVLLHCD1, site bcore.
[03/21 06:13:03   4178] 	Cell LVLLHCD2, site bcore.
[03/21 06:13:03   4178] 	Cell LVLLHCD4, site bcore.
[03/21 06:13:03   4178] 	Cell LVLLHCD8, site bcore.
[03/21 06:13:03   4178] 	Cell LVLLHD1, site bcore.
[03/21 06:13:03   4178] 	Cell LVLLHD2, site bcore.
[03/21 06:13:03   4178] 	Cell LVLLHD4, site bcore.
[03/21 06:13:03   4178] 	Cell LVLLHD8, site bcore.
[03/21 06:13:03   4178] .
[03/21 06:13:04   4180] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1570.4M, totSessionCpu=1:09:40 **
[03/21 06:13:04   4180] *** optDesign -postCTS ***
[03/21 06:13:04   4180] DRC Margin: user margin 0.0
[03/21 06:13:04   4180] Hold Target Slack: user slack 0
[03/21 06:13:04   4180] Setup Target Slack: user slack 0;
[03/21 06:13:04   4180] setUsefulSkewMode -noEcoRoute
[03/21 06:13:05   4180] Start to check current routing status for nets...
[03/21 06:13:05   4180] Using hname+ instead name for net compare
[03/21 06:13:05   4180] All nets are already routed correctly.
[03/21 06:13:05   4180] End to check current routing status for nets (mem=1570.4M)
[03/21 06:13:05   4180] DEL0 does not have usable cells
[03/21 06:13:05   4180]  This may be because it is dont_use, or because it has no LEF.
[03/21 06:13:05   4180]  **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/21 06:13:05   4180] Type 'man IMPOPT-3080' for more detail.
[03/21 06:13:05   4180] *info: All cells identified as Buffer and Delay cells:
[03/21 06:13:05   4180] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/21 06:13:05   4180] *info: ------------------------------------------------------------------
[03/21 06:13:05   4180] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/21 06:13:05   4180] PhyDesignGrid: maxLocalDensity 0.98
[03/21 06:13:05   4180] #spOpts: N=65 mergeVia=F 
[03/21 06:13:05   4180] Core basic site is core
[03/21 06:13:05   4180] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 06:13:05   4180] GigaOpt Hold Optimizer is used
[03/21 06:13:05   4181] Include MVT Delays for Hold Opt
[03/21 06:13:05   4181] <optDesign CMD> fixhold  no -lvt Cells
[03/21 06:13:05   4181] **INFO: Num dontuse cells 398, Num usable cells 541
[03/21 06:13:05   4181] optDesignOneStep: Leakage Power Flow
[03/21 06:13:05   4181] **INFO: Num dontuse cells 398, Num usable cells 541
[03/21 06:13:05   4181] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:09:41 mem=1568.4M ***
[03/21 06:13:05   4181] Effort level <high> specified for reg2reg path_group
[03/21 06:13:06   4181] **INFO: Starting Blocking QThread with 1 CPU
[03/21 06:13:06   4181]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/21 06:13:06   4181] #################################################################################
[03/21 06:13:06   4181] # Design Stage: PreRoute
[03/21 06:13:06   4181] # Design Name: core
[03/21 06:13:06   4181] # Design Mode: 65nm
[03/21 06:13:06   4181] # Analysis Mode: MMMC Non-OCV 
[03/21 06:13:06   4181] # Parasitics Mode: No SPEF/RCDB
[03/21 06:13:06   4181] # Signoff Settings: SI Off 
[03/21 06:13:06   4181] #################################################################################
[03/21 06:13:06   4181] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:13:06   4181] Calculate delays in BcWc mode...
[03/21 06:13:06   4181] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/21 06:13:06   4181] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/21 06:13:06   4181] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:13:06   4181] End delay calculation. (MEM=0 CPU=0:00:03.1 REAL=0:00:03.0)
[03/21 06:13:06   4181] *** CDM Built up (cpu=0:00:03.5  real=0:00:04.0  mem= 0.0M) ***
[03/21 06:13:06   4181] *** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:00:09.2 mem=0.0M)
[03/21 06:13:06   4181] 
[03/21 06:13:06   4181] Active hold views:
[03/21 06:13:06   4181]  BC_VIEW
[03/21 06:13:06   4181]   Dominating endpoints: 0
[03/21 06:13:06   4181]   Dominating TNS: -0.000
[03/21 06:13:06   4181] 
[03/21 06:13:06   4181] Done building cte hold timing graph (fixHold) cpu=0:00:05.2 real=0:00:05.0 totSessionCpu=0:00:09.2 mem=0.0M ***
[03/21 06:13:06   4181] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/21 06:13:06   4181] ** Profile ** Overall slacks :  cpu=0:00:00.1, mem=0.0M
[03/21 06:13:06   4181] Done building hold timer [38606 node(s), 66614 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.9 real=0:00:07.0 totSessionCpu=0:00:10.9 mem=0.0M ***
[03/21 06:13:13   4188]  
_______________________________________________________________________
[03/21 06:13:13   4188] Done building cte setup timing graph (fixHold) cpu=0:00:07.0 real=0:00:08.0 totSessionCpu=1:09:48 mem=1568.4M ***
[03/21 06:13:13   4188] ** Profile ** Start :  cpu=0:00:00.0, mem=1568.4M
[03/21 06:13:13   4188] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1576.4M
[03/21 06:13:14   4188] *info: category slack lower bound [L -733.9] default
[03/21 06:13:14   4188] *info: category slack lower bound [H -263.3] reg2reg 
[03/21 06:13:14   4188] --------------------------------------------------- 
[03/21 06:13:14   4188]    Setup Violation Summary with Target Slack (0.000 ns)
[03/21 06:13:14   4188] --------------------------------------------------- 
[03/21 06:13:14   4188]          WNS    reg2regWNS
[03/21 06:13:14   4188]    -0.734 ns     -0.263 ns
[03/21 06:13:14   4188] --------------------------------------------------- 
[03/21 06:13:14   4189] Restoring autoHoldViews:  BC_VIEW
[03/21 06:13:14   4189] ** Profile ** Start :  cpu=0:00:00.0, mem=1576.4M
[03/21 06:13:14   4189] ** Profile ** Other data :  cpu=0:00:00.2, mem=1576.4M
[03/21 06:13:15   4189] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1576.4M
[03/21 06:13:15   4189] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.734  | -0.263  | -0.734  |
|           TNS (ns):|-167.473 | -56.171 |-111.301 |
|    Violating Paths:|   801   |   641   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.167  | -0.167  |  0.000  |
|           TNS (ns):| -10.268 | -10.268 |  0.000  |
|    Violating Paths:|   238   |   238   |    0    |
|          All Paths:|  4118   |  4118   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.707%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/21 06:13:15   4189] Identified SBFF number: 199
[03/21 06:13:15   4189] Identified MBFF number: 0
[03/21 06:13:15   4189] Not identified SBFF number: 0
[03/21 06:13:15   4189] Not identified MBFF number: 0
[03/21 06:13:15   4189] Number of sequential cells which are not FFs: 104
[03/21 06:13:15   4189] 
[03/21 06:13:15   4189] Summary for sequential cells idenfication: 
[03/21 06:13:15   4189] Identified SBFF number: 199
[03/21 06:13:15   4189] Identified MBFF number: 0
[03/21 06:13:15   4189] Not identified SBFF number: 0
[03/21 06:13:15   4189] Not identified MBFF number: 0
[03/21 06:13:15   4189] Number of sequential cells which are not FFs: 104
[03/21 06:13:15   4189] 
[03/21 06:13:16   4190] 
[03/21 06:13:16   4190] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/21 06:13:16   4190] *Info: worst delay setup view: WC_VIEW
[03/21 06:13:16   4190] Footprint list for hold buffering (delay unit: ps)
[03/21 06:13:16   4190] =================================================================
[03/21 06:13:16   4190] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/21 06:13:16   4190] ------------------------------------------------------------------
[03/21 06:13:16   4190] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/21 06:13:16   4190] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/21 06:13:16   4190] =================================================================
[03/21 06:13:16   4190] **optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1576.4M, totSessionCpu=1:09:51 **
[03/21 06:13:16   4191] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/21 06:13:16   4191] *info: Run optDesign holdfix with 1 thread.
[03/21 06:13:16   4191] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:13:16   4191] Info: 189 clock nets excluded from IPO operation.
[03/21 06:13:17   4191] --------------------------------------------------- 
[03/21 06:13:17   4191]    Hold Timing Summary  - Initial 
[03/21 06:13:17   4191] --------------------------------------------------- 
[03/21 06:13:17   4191]  Target slack: 0.000 ns
[03/21 06:13:17   4191] View: BC_VIEW 
[03/21 06:13:17   4191] 	WNS: -0.168 
[03/21 06:13:17   4191] 	TNS: -10.267 
[03/21 06:13:17   4191] 	VP: 238 
[03/21 06:13:17   4191] 	Worst hold path end point: ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D 
[03/21 06:13:17   4191] --------------------------------------------------- 
[03/21 06:13:17   4191]    Setup Timing Summary  - Initial 
[03/21 06:13:17   4191] --------------------------------------------------- 
[03/21 06:13:17   4191]  Target slack: 0.000 ns
[03/21 06:13:17   4191] View: WC_VIEW 
[03/21 06:13:17   4191] 	WNS: -0.734 
[03/21 06:13:17   4191] 	TNS: -167.472 
[03/21 06:13:17   4191] 	VP: 801 
[03/21 06:13:17   4191] 	Worst setup path end point:out[14] 
[03/21 06:13:17   4191] --------------------------------------------------- 
[03/21 06:13:17   4191] PhyDesignGrid: maxLocalDensity 0.98
[03/21 06:13:17   4191] #spOpts: N=65 mergeVia=F 
[03/21 06:13:17   4191] 
[03/21 06:13:17   4191] *** Starting Core Fixing (fixHold) cpu=0:00:10.5 real=0:00:12.0 totSessionCpu=1:09:52 mem=1791.2M density=7.707% ***
[03/21 06:13:17   4191] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/21 06:13:17   4191] 
[03/21 06:13:17   4191] Phase I ......
[03/21 06:13:17   4191] *info: Multithread Hold Batch Commit is enabled
[03/21 06:13:17   4191] *info: Levelized Batch Commit is enabled
[03/21 06:13:17   4191] Executing transform: ECO Safe Resize
[03/21 06:13:17   4191] Worst hold path end point:
[03/21 06:13:17   4191]   ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/21 06:13:17   4191]     net: array_out[100] (nrTerm=9)
[03/21 06:13:17   4191] ===========================================================================================
[03/21 06:13:17   4191]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/21 06:13:17   4191] ------------------------------------------------------------------------------------------
[03/21 06:13:17   4191]  Hold WNS :      -0.1675
[03/21 06:13:17   4191]       TNS :     -10.2666
[03/21 06:13:17   4191]       #VP :          238
[03/21 06:13:17   4191]   Density :       7.707%
[03/21 06:13:17   4191] ------------------------------------------------------------------------------------------
[03/21 06:13:17   4191]  cpu=0:00:10.9 real=0:00:12.0 totSessionCpu=1:09:52 mem=1791.2M
[03/21 06:13:17   4191] ===========================================================================================
[03/21 06:13:17   4191] 
[03/21 06:13:17   4191] Starting Phase 1 Step 1 Iter 1 ...
[03/21 06:13:17   4192] Worst hold path end point:
[03/21 06:13:17   4192]   ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/21 06:13:17   4192]     net: array_out[100] (nrTerm=9)
[03/21 06:13:17   4192] ===========================================================================================
[03/21 06:13:17   4192]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/21 06:13:17   4192] ------------------------------------------------------------------------------------------
[03/21 06:13:17   4192]  Hold WNS :      -0.1675
[03/21 06:13:17   4192]       TNS :     -10.2666
[03/21 06:13:17   4192]       #VP :          238
[03/21 06:13:17   4192]   Density :       7.707%
[03/21 06:13:17   4192] ------------------------------------------------------------------------------------------
[03/21 06:13:17   4192]  cpu=0:00:11.1 real=0:00:12.0 totSessionCpu=1:09:52 mem=1791.2M
[03/21 06:13:17   4192] ===========================================================================================
[03/21 06:13:17   4192] 
[03/21 06:13:17   4192] Executing transform: AddBuffer + LegalResize
[03/21 06:13:17   4192] Worst hold path end point:
[03/21 06:13:17   4192]   ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/21 06:13:17   4192]     net: array_out[100] (nrTerm=9)
[03/21 06:13:17   4192] ===========================================================================================
[03/21 06:13:17   4192]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/21 06:13:17   4192] ------------------------------------------------------------------------------------------
[03/21 06:13:17   4192]  Hold WNS :      -0.1675
[03/21 06:13:17   4192]       TNS :     -10.2666
[03/21 06:13:17   4192]       #VP :          238
[03/21 06:13:17   4192]   Density :       7.707%
[03/21 06:13:17   4192] ------------------------------------------------------------------------------------------
[03/21 06:13:17   4192]  cpu=0:00:11.2 real=0:00:12.0 totSessionCpu=1:09:52 mem=1791.2M
[03/21 06:13:17   4192] ===========================================================================================
[03/21 06:13:17   4192] 
[03/21 06:13:17   4192] Starting Phase 1 Step 2 Iter 1 ...
[03/21 06:13:18   4192] Move Found: roi=7.293348, FE_OCPC3086_array_out_2_ (BUFFD1->BUFFD0) (s:293.6->114.2, snw:225.4->114.2) (h:-30.9->6.5)
[03/21 06:13:18   4192] Committed on net fifo_wr[1]
[03/21 06:13:18   4192]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4130_fifo_wr_1_ (BUFFD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_1__fifo_instance/U75/B
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_1__fifo_instance/U19/A1
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_10401_0/A1
[03/21 06:13:18   4192] Committed on net fifo_wr[2]
[03/21 06:13:18   4192]   Added inst ofifo_inst/col_idx_2__fifo_instance/FE_PHC4131_fifo_wr_2_ (BUFFD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/U75/B
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_2__fifo_instance/U18/A1
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_10398_0/A1
[03/21 06:13:18   4192] Committed on net array_out[0]
[03/21 06:13:18   4192]   Added inst FE_PHC4132_array_out_0_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/U20/I0
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/U100/A2
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4192] Committed on net array_out[1]
[03/21 06:13:18   4192]   Added inst FE_PHC4133_array_out_1_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_1_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/U36/A1
[03/21 06:13:18   4192] Committed on net array_out[80]
[03/21 06:13:18   4192]   Added inst FE_PHC4134_array_out_80_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_4__fifo_instance/U20/I0
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_4__fifo_instance/U100/A2
[03/21 06:13:18   4192] Committed on net array_out[120]
[03/21 06:13:18   4192]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4135_array_out_120_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_6__fifo_instance/U101/A2
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_0_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_6__fifo_instance/U20/I0
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4192] Committed on net array_out[140]
[03/21 06:13:18   4192]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4136_array_out_140_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_7__fifo_instance/U101/A2
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_7__fifo_instance/U59/I0
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4192] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1534
[03/21 06:13:18   4192]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4137_n1534 (CKBD0)
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1345/A2
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U433/A2
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U144/I
[03/21 06:13:18   4192] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1647
[03/21 06:13:18   4192]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4138_n1647 (CKBD0)
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U620/A2
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U279/A2
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U191/I
[03/21 06:13:18   4192] Committed on net array_out[21]
[03/21 06:13:18   4192]   Added inst FE_PHC4139_array_out_21_ (CKBD0)
[03/21 06:13:18   4192]     sink term: FE_OCPC3324_array_out_21_/I
[03/21 06:13:18   4192] Committed on net FE_OCPN3538_array_out_42_
[03/21 06:13:18   4192]   Added inst FE_PHC4140_FE_OCPN3538_array_out_42_ (CKBD0)
[03/21 06:13:18   4192]     sink term: FE_OCPC3539_array_out_42_/I
[03/21 06:13:18   4192] Committed on net array_out[145]
[03/21 06:13:18   4192]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4141_array_out_145_ (BUFFD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/U63/I1
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_5_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_5_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_5_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_5_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_5_/D
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_7__fifo_instance/FE_RC_11897_0/I1
[03/21 06:13:18   4192] Committed on net array_out[41]
[03/21 06:13:18   4192]   Added inst FE_PHC4142_array_out_41_ (CKBD0)
[03/21 06:13:18   4192]     sink term: FE_OCPC3140_array_out_41_/I
[03/21 06:13:18   4192] Committed on net array_out[100]
[03/21 06:13:18   4192]   Added inst FE_PHC4143_array_out_100_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_5__fifo_instance/U24/I0
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_5__fifo_instance/U100/A2
[03/21 06:13:18   4192] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_RN_5837_0
[03/21 06:13:18   4192]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4144_FE_RN_5837_0 (BUFFD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_10835_0/A1
[03/21 06:13:18   4192] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1557
[03/21 06:13:18   4192]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4145_n1557 (CKBD0)
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U459/A2
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U164/I
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U158/A2
[03/21 06:13:18   4192] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1502
[03/21 06:13:18   4192]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4146_n1502 (BUFFD0)
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U138/A2
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U543/A2
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC519_n1502/I
[03/21 06:13:18   4192] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_RN_5353_0
[03/21 06:13:18   4192]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4147_FE_RN_5353_0 (BUFFD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9882_0/A1
[03/21 06:13:18   4192] Committed on net fifo_wr[0]
[03/21 06:13:18   4192]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4148_fifo_wr_0_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_0__fifo_instance/U75/B
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_0__fifo_instance/U17/A1
[03/21 06:13:18   4192]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_RC_10404_0/A1
[03/21 06:13:18   4192] Committed on net array_out[43]
[03/21 06:13:18   4192]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4149_array_out_43_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_3_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_3_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_3_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_3_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_3_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/U61/I1
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_9999_0/A1
[03/21 06:13:18   4192] Committed on net array_out[40]
[03/21 06:13:18   4192]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4150_array_out_40_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q2_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q3_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q1_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/U23/I0
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_2__fifo_instance/U101/A2
[03/21 06:13:18   4192] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1563
[03/21 06:13:18   4192]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4151_n1563 (CKBD0)
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U155/A2
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U507/A2
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U171/I
[03/21 06:13:18   4192] Committed on net array_out[60]
[03/21 06:13:18   4192]   Added inst FE_PHC4152_array_out_60_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_3__fifo_instance/U22/I0
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_3__fifo_instance/U98/A2
[03/21 06:13:18   4192] Committed on net array_out[20]
[03/21 06:13:18   4192]   Added inst FE_PHC4153_array_out_20_ (CKBD0)
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_1__fifo_instance/U22/I0
[03/21 06:13:18   4192]     sink term: ofifo_inst/col_idx_1__fifo_instance/U100/A2
[03/21 06:13:18   4192] Committed on net mac_array_instance/inst_temp[9]
[03/21 06:13:18   4192]   Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC4154_inst_temp_9_ (CKBD0)
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/D
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/D
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_4__mac_col_inst/U5/A1
[03/21 06:13:18   4192] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN476_n1521
[03/21 06:13:18   4192]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4155_FE_OFN476_n1521 (CKBD0)
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U613/A2
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U217/A2
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC477_n1521/I
[03/21 06:13:18   4192] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/21 06:13:18   4192]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4156_n1539 (BUFFD0)
[03/21 06:13:18   4192]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U114/A2
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U413/A2
[03/21 06:13:18   4192]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U123/I
[03/21 06:13:18   4192] Committed inst FE_OCPC3086_array_out_2_
[03/21 06:13:18   4192]   Resized cell BUFFD1 -> cell BUFFD0
[03/21 06:13:18   4192] Worst hold path end point:
[03/21 06:13:18   4192]   ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4192]     net: array_out[40] (nrTerm=9)
[03/21 06:13:18   4192] ===========================================================================================
[03/21 06:13:18   4192]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/21 06:13:18   4192] ------------------------------------------------------------------------------------------
[03/21 06:13:18   4192]  Hold WNS :      -0.1329
[03/21 06:13:18   4192]       TNS :     -10.6694
[03/21 06:13:18   4192]       #VP :          283
[03/21 06:13:18   4192]       TNS+:      -0.4028/28 improved (-0.0144 per commit, 3.923%)
[03/21 06:13:18   4192]   Density :       7.710%
[03/21 06:13:18   4192] ------------------------------------------------------------------------------------------
[03/21 06:13:18   4192]  27 buffer added (phase total 27, total 27)
[03/21 06:13:18   4192]  1 inst resized (phase total 1, total 1)
[03/21 06:13:18   4192]  cpu=0:00:11.7 real=0:00:13.0 totSessionCpu=1:09:53 mem=1791.2M
[03/21 06:13:18   4192] ===========================================================================================
[03/21 06:13:18   4192] 
[03/21 06:13:18   4192] Starting Phase 1 Step 2 Iter 2 ...
[03/21 06:13:18   4193] Committed on net array_out[80]
[03/21 06:13:18   4193]   Added inst FE_PHC4157_array_out_80_ (BUFFD0)
[03/21 06:13:18   4193]     sink term: FE_PHC4134_array_out_80_/I
[03/21 06:13:18   4193] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN4148_fifo_wr_0_
[03/21 06:13:18   4193]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4158_fifo_wr_0_ (CKBD0)
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U75/B
[03/21 06:13:18   4193] Committed on net array_out[60]
[03/21 06:13:18   4193]   Added inst FE_PHC4159_array_out_60_ (CKBD0)
[03/21 06:13:18   4193]     sink term: FE_PHC4152_array_out_60_/I
[03/21 06:13:18   4193] Committed on net array_out[120]
[03/21 06:13:18   4193]   Added inst FE_PHC4160_array_out_120_ (CKBD0)
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_6__fifo_instance/U20/I0
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4135_array_out_120_/I
[03/21 06:13:18   4193] Committed on net FE_OCPN3304_array_out_81_
[03/21 06:13:18   4193]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4161_FE_OCPN3304_array_out_81_ (BUFFD0)
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_1_/D
[03/21 06:13:18   4193]     side term: ofifo_inst/col_idx_4__fifo_instance/U35/A1
[03/21 06:13:18   4193]     side term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_1_/D
[03/21 06:13:18   4193]     side term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D
[03/21 06:13:18   4193]     side term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_1_/D
[03/21 06:13:18   4193]     side term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D
[03/21 06:13:18   4193] Committed on net FE_PHN4140_FE_OCPN3538_array_out_42_
[03/21 06:13:18   4193]   Added inst FE_PHC4162_FE_OCPN3538_array_out_42_ (BUFFD0)
[03/21 06:13:18   4193]     sink term: FE_OCPC3539_array_out_42_/I
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_37
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4163_FE_RN_37 (CKBD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4150_array_out_40_/I
[03/21 06:13:18   4193] Committed on net FE_PHN4142_array_out_41_
[03/21 06:13:18   4193]   Added inst FE_PHC4164_array_out_41_ (CKBD0)
[03/21 06:13:18   4193]     sink term: FE_OCPC3140_array_out_41_/I
[03/21 06:13:18   4193] Committed on net array_out[20]
[03/21 06:13:18   4193]   Added inst FE_PHC4165_array_out_20_ (CKBD0)
[03/21 06:13:18   4193]     sink term: FE_PHC4153_array_out_20_/I
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1627
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4166_n1627 (CKBD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1410/A2
[03/21 06:13:18   4193]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_10524_0/B
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN4145_n1557
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4167_n1557 (BUFFD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U459/A2
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_4__mac_col_inst/FE_PHN4154_inst_temp_9_
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC4168_inst_temp_9_ (BUFFD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/D
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1605
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4169_n1605 (CKBD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12389_0/A2
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1377/A2
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1577
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4170_n1577 (CKBD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1356/A2
[03/21 06:13:18   4193]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_1041_0/I
[03/21 06:13:18   4193] Committed on net FE_PHN4132_array_out_0_
[03/21 06:13:18   4193]   Added inst FE_PHC4171_array_out_0_ (CKBD0)
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U20/I0
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U100/A2
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4193] Committed on net FE_PHN4133_array_out_1_
[03/21 06:13:18   4193]   Added inst FE_PHC4172_array_out_1_ (CKBD0)
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q0_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U36/A1
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1589
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4173_n1589 (BUFFD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1352/B
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1588
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4174_n1588 (CKBD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1352/CI
[03/21 06:13:18   4193] Committed on net FE_OCPN3086_array_out_2_
[03/21 06:13:18   4193]   Added inst FE_PHC4175_FE_OCPN3086_array_out_2_ (CKBD0)
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_2_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_2_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_2_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_2_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_2_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_2_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U9/I1
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U60/I1
[03/21 06:13:18   4193] Committed on net array_out[140]
[03/21 06:13:18   4193]   Added inst FE_PHC4176_array_out_140_ (CKBD0)
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4136_array_out_140_/I
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1672
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4177_n1672 (CKBD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1463/A2
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1333/A2
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4178_n1539 (BUFFD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U413/A2
[03/21 06:13:18   4193]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4156_n1539/I
[03/21 06:13:18   4193]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U123/I
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFN476_n1521
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4179_FE_OFN476_n1521 (BUFFD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U217/A2
[03/21 06:13:18   4193]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4155_FE_OFN476_n1521/I
[03/21 06:13:18   4193]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC477_n1521/I
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1563
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4180_n1563 (BUFFD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U171/I
[03/21 06:13:18   4193]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4151_n1563/I
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4151_n1563
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4181_n1563 (CKBD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U155/A2
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U507/A2
[03/21 06:13:18   4193] Committed on net FE_PHN4139_array_out_21_
[03/21 06:13:18   4193]   Added inst FE_PHC4182_array_out_21_ (CKBD0)
[03/21 06:13:18   4193]     sink term: FE_OCPC3324_array_out_21_/I
[03/21 06:13:18   4193] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN4136_array_out_140_
[03/21 06:13:18   4193]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4183_array_out_140_ (CKBD0)
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/U101/A2
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/U59/I0
[03/21 06:13:18   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RN_36
[03/21 06:13:18   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4184_FE_RN_36 (CKBD0)
[03/21 06:13:18   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4149_array_out_43_/I
[03/21 06:13:18   4193] Committed on net array_out[100]
[03/21 06:13:18   4193]   Added inst FE_PHC4185_array_out_100_ (CKBD0)
[03/21 06:13:18   4193]     sink term: FE_PHC4143_array_out_100_/I
[03/21 06:13:18   4193] Committed on net array_out[61]
[03/21 06:13:18   4193]   Added inst FE_PHC4186_array_out_61_ (CKBD0)
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D
[03/21 06:13:18   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/U37/A1
[03/21 06:13:18   4193] Worst hold path end point:
[03/21 06:13:18   4193]   ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/21 06:13:18   4193]     net: array_out[40] (nrTerm=9)
[03/21 06:13:18   4193] ===========================================================================================
[03/21 06:13:18   4193]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/21 06:13:18   4193] ------------------------------------------------------------------------------------------
[03/21 06:13:18   4193]  Hold WNS :      -0.1086
[03/21 06:13:18   4193]       TNS :      -7.1739
[03/21 06:13:18   4193]       #VP :          212
[03/21 06:13:18   4193]       TNS+:       3.4955/30 improved (0.1165 per commit, 32.762%)
[03/21 06:13:18   4193]   Density :       7.713%
[03/21 06:13:18   4193] ------------------------------------------------------------------------------------------
[03/21 06:13:18   4193]  30 buffer added (phase total 57, total 57)
[03/21 06:13:18   4193]  cpu=0:00:12.1 real=0:00:13.0 totSessionCpu=1:09:53 mem=1791.2M
[03/21 06:13:18   4193] ===========================================================================================
[03/21 06:13:18   4193] 
[03/21 06:13:18   4193] Starting Phase 1 Step 2 Iter 3 ...
[03/21 06:13:19   4193] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN4158_fifo_wr_0_
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4187_fifo_wr_0_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U75/B
[03/21 06:13:19   4193] Committed on net array_out[120]
[03/21 06:13:19   4193]   Added inst FE_PHC4188_array_out_120_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4160_array_out_120_/I
[03/21 06:13:19   4193] Committed on net FE_PHN4159_array_out_60_
[03/21 06:13:19   4193]   Added inst FE_PHC4189_array_out_60_ (CKBD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4152_array_out_60_/I
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHN4155_FE_OFN476_n1521
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4190_FE_OFN476_n1521 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U613/A2
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4163_FE_RN_37
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4191_FE_RN_37 (CKBD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4150_array_out_40_/I
[03/21 06:13:19   4193] Committed on net FE_PHN4165_array_out_20_
[03/21 06:13:19   4193]   Added inst FE_PHC4192_array_out_20_ (CKBD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4153_array_out_20_/I
[03/21 06:13:19   4193] Committed on net FE_PHN4185_array_out_100_
[03/21 06:13:19   4193]   Added inst FE_PHC4193_array_out_100_ (CKBD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4143_array_out_100_/I
[03/21 06:13:19   4193] Committed on net FE_PHN4171_array_out_0_
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4194_array_out_0_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_0_/D
[03/21 06:13:19   4193]     side term: ofifo_inst/col_idx_0__fifo_instance/U20/I0
[03/21 06:13:19   4193]     side term: ofifo_inst/col_idx_0__fifo_instance/U100/A2
[03/21 06:13:19   4193] Committed on net FE_PHN4176_array_out_140_
[03/21 06:13:19   4193]   Added inst FE_PHC4195_array_out_140_ (CKBD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4136_array_out_140_/I
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1584
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4196_n1584 (CKBD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_12367_0/A2
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1358/A2
[03/21 06:13:19   4193] Committed on net array_out[81]
[03/21 06:13:19   4193]   Added inst FE_PHC4197_array_out_81_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: FE_OCPC3304_array_out_81_/I
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHN4169_n1605
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4198_n1605 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12389_0/A2
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U1377/A2
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1634
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4199_n1634 (CKBD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1412/A2
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1375/A2
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1573
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4200_n1573 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_10461_0/A2
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1344/A2
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN4177_n1672
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4201_n1672 (CKBD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1463/A2
[03/21 06:13:19   4193]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1333/A2
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1709
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4202_n1709 (CKBD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_10491_0/A2
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1498/A2
[03/21 06:13:19   4193] Committed on net FE_PHN4139_array_out_21_
[03/21 06:13:19   4193]   Added inst FE_PHC4203_array_out_21_ (CKBD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4182_array_out_21_/I
[03/21 06:13:19   4193] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN4183_array_out_140_
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4204_array_out_140_ (CKBD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/U101/A2
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/U59/I0
[03/21 06:13:19   4193] Committed on net array_out[41]
[03/21 06:13:19   4193]   Added inst FE_PHC4205_array_out_41_ (CKBD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4142_array_out_41_/I
[03/21 06:13:19   4193] Committed on net FE_PHN4186_array_out_61_
[03/21 06:13:19   4193]   Added inst FE_PHC4206_array_out_61_ (CKBD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q0_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/U37/A1
[03/21 06:13:19   4193] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN4141_array_out_145_
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4207_array_out_145_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D
[03/21 06:13:19   4193] Committed on net array_out[141]
[03/21 06:13:19   4193]   Added inst FE_PHC4208_array_out_141_ (CKBD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q0_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_1_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/U39/A1
[03/21 06:13:19   4193] Worst hold path end point:
[03/21 06:13:19   4193]   ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/21 06:13:19   4193]     net: array_out[40] (nrTerm=9)
[03/21 06:13:19   4193] ===========================================================================================
[03/21 06:13:19   4193]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/21 06:13:19   4193] ------------------------------------------------------------------------------------------
[03/21 06:13:19   4193]  Hold WNS :      -0.0908
[03/21 06:13:19   4193]       TNS :      -3.3421
[03/21 06:13:19   4193]       #VP :          138
[03/21 06:13:19   4193]       TNS+:       3.8318/22 improved (0.1742 per commit, 53.413%)
[03/21 06:13:19   4193]   Density :       7.715%
[03/21 06:13:19   4193] ------------------------------------------------------------------------------------------
[03/21 06:13:19   4193]  22 buffer added (phase total 79, total 79)
[03/21 06:13:19   4193]  cpu=0:00:12.4 real=0:00:14.0 totSessionCpu=1:09:54 mem=1791.2M
[03/21 06:13:19   4193] ===========================================================================================
[03/21 06:13:19   4193] 
[03/21 06:13:19   4193] Starting Phase 1 Step 2 Iter 4 ...
[03/21 06:13:19   4193] Committed on net FE_PHN4182_array_out_21_
[03/21 06:13:19   4193]   Added inst FE_PHC4209_array_out_21_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: FE_OCPC3324_array_out_21_/I
[03/21 06:13:19   4193] Committed on net FE_PHN4192_array_out_20_
[03/21 06:13:19   4193]   Added inst FE_PHC4210_array_out_20_ (CKBD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4153_array_out_20_/I
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4191_FE_RN_37
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4211_FE_RN_37 (CKBD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4150_array_out_40_/I
[03/21 06:13:19   4193] Committed on net array_out[100]
[03/21 06:13:19   4193]   Added inst FE_PHC4212_array_out_100_ (CKBD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4185_array_out_100_/I
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1726
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4213_n1726 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1501/B
[03/21 06:13:19   4193] Committed on net FE_PHN4189_array_out_60_
[03/21 06:13:19   4193]   Added inst FE_PHC4214_array_out_60_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4152_array_out_60_/I
[03/21 06:13:19   4193] Committed on net FE_PHN4171_array_out_0_
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4215_array_out_0_ (CKBD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U100/A2
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U20/I0
[03/21 06:13:19   4193]     side term: ofifo_inst/col_idx_0__fifo_instance/FE_PHC4194_array_out_0_/I
[03/21 06:13:19   4193] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN4144_FE_RN_5837_0
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4216_FE_RN_5837_0 (BUFFD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_10835_0/A1
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN4196_n1584
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4217_n1584 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_12367_0/A2
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1358/A2
[03/21 06:13:19   4193] Committed on net FE_OCPN3089_array_out_124_
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4218_FE_OCPN3089_array_out_124_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_4_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_4_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_4_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_4_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_4_/D
[03/21 06:13:19   4193]     side term: ofifo_inst/col_idx_6__fifo_instance/U58/I1
[03/21 06:13:19   4193]     side term: ofifo_inst/col_idx_6__fifo_instance/U3/I1
[03/21 06:13:19   4193]     side term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_4_/D
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4199_n1634
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4219_n1634 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1375/A2
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1412/A2
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1602
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4220_n1602 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10020_0/A1
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12405_0/A2
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12416_0/A1
[03/21 06:13:19   4193] Committed on net FE_PHN4164_array_out_41_
[03/21 06:13:19   4193]   Added inst FE_PHC4221_array_out_41_ (CKBD0)
[03/21 06:13:19   4193]     sink term: FE_OCPC3140_array_out_41_/I
[03/21 06:13:19   4193] Committed on net FE_PHN4162_FE_OCPN3538_array_out_42_
[03/21 06:13:19   4193]   Added inst FE_PHC4222_FE_OCPN3538_array_out_42_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: FE_OCPC3539_array_out_42_/I
[03/21 06:13:19   4193] Committed on net FE_PHN4195_array_out_140_
[03/21 06:13:19   4193]   Added inst FE_PHC4223_array_out_140_ (CKBD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q7_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q2_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q3_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q4_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q5_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/FE_PHC4136_array_out_140_/I
[03/21 06:13:19   4193] Committed on net FE_PHN4133_array_out_1_
[03/21 06:13:19   4193]   Added inst FE_PHC4224_array_out_1_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4172_array_out_1_/I
[03/21 06:13:19   4193] Worst hold path end point:
[03/21 06:13:19   4193]   ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/21 06:13:19   4193]     net: array_out[40] (nrTerm=9)
[03/21 06:13:19   4193] ===========================================================================================
[03/21 06:13:19   4193]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[03/21 06:13:19   4193] ------------------------------------------------------------------------------------------
[03/21 06:13:19   4193]  Hold WNS :      -0.0700
[03/21 06:13:19   4193]       TNS :      -1.2080
[03/21 06:13:19   4193]       #VP :           61
[03/21 06:13:19   4193]       TNS+:       2.1341/16 improved (0.1334 per commit, 63.855%)
[03/21 06:13:19   4193]   Density :       7.716%
[03/21 06:13:19   4193] ------------------------------------------------------------------------------------------
[03/21 06:13:19   4193]  16 buffer added (phase total 95, total 95)
[03/21 06:13:19   4193]  cpu=0:00:12.7 real=0:00:14.0 totSessionCpu=1:09:54 mem=1791.2M
[03/21 06:13:19   4193] ===========================================================================================
[03/21 06:13:19   4193] 
[03/21 06:13:19   4193] Starting Phase 1 Step 2 Iter 5 ...
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4191_FE_RN_37
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4225_FE_RN_37 (CKBD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4211_FE_RN_37/I
[03/21 06:13:19   4193] Committed on net FE_PHN4210_array_out_20_
[03/21 06:13:19   4193]   Added inst FE_PHC4226_array_out_20_ (CKBD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4153_array_out_20_/I
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1601
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4227_n1601 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1361/CI
[03/21 06:13:19   4193] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN4216_FE_RN_5837_0
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4228_FE_RN_5837_0 (BUFFD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_10835_0/A1
[03/21 06:13:19   4193] Committed on net ofifo_inst/col_idx_7__fifo_instance/FE_PHN4207_array_out_145_
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_7__fifo_instance/FE_PHC4229_array_out_145_ (BUFFD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_7__fifo_instance/q1_reg_5_/D
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4219_n1634
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4230_n1634 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1412/A2
[03/21 06:13:19   4193]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1375/A2
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHN4220_n1602
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4231_n1602 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12416_0/A1
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_10020_0/A1
[03/21 06:13:19   4193]     side term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12405_0/A2
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN4173_n1589
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4232_n1589 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1352/B
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN4174_n1588
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4233_n1588 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1352/CI
[03/21 06:13:19   4193] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1590
[03/21 06:13:19   4193]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4234_n1590 (BUFFD0)
[03/21 06:13:19   4193]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1352/A
[03/21 06:13:19   4193] Committed on net FE_PHN4193_array_out_100_
[03/21 06:13:19   4193]   Added inst FE_PHC4235_array_out_100_ (CKBD0)
[03/21 06:13:19   4193]     sink term: FE_PHC4143_array_out_100_/I
[03/21 06:13:19   4193] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN4215_array_out_0_
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4236_array_out_0_ (CKBD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U100/A2
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/U20/I0
[03/21 06:13:19   4193] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN4194_array_out_0_
[03/21 06:13:19   4193]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4237_array_out_0_ (CKBD0)
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q2_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q1_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q7_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q3_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q4_reg_0_/D
[03/21 06:13:19   4193]     sink term: ofifo_inst/col_idx_0__fifo_instance/q5_reg_0_/D
[03/21 06:13:19   4193] Worst hold path end point:
[03/21 06:13:19   4193]   ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/21 06:13:19   4193]     net: array_out[40] (nrTerm=9)
[03/21 06:13:19   4193] ===========================================================================================
[03/21 06:13:19   4193]   Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
[03/21 06:13:19   4193] ------------------------------------------------------------------------------------------
[03/21 06:13:19   4193]  Hold WNS :      -0.0430
[03/21 06:13:19   4193]       TNS :      -0.4434
[03/21 06:13:19   4193]       #VP :           19
[03/21 06:13:19   4193]       TNS+:       0.7646/13 improved (0.0588 per commit, 63.295%)
[03/21 06:13:19   4193]   Density :       7.718%
[03/21 06:13:19   4193] ------------------------------------------------------------------------------------------
[03/21 06:13:19   4193]  13 buffer added (phase total 108, total 108)
[03/21 06:13:19   4193]  cpu=0:00:12.9 real=0:00:14.0 totSessionCpu=1:09:54 mem=1791.2M
[03/21 06:13:19   4193] ===========================================================================================
[03/21 06:13:19   4193] 
[03/21 06:13:19   4193] Starting Phase 1 Step 2 Iter 6 ...
[03/21 06:13:19   4194] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4211_FE_RN_37
[03/21 06:13:19   4194]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4238_FE_RN_37 (CKBD0)
[03/21 06:13:19   4194]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4150_array_out_40_/I
[03/21 06:13:19   4194] Committed on net FE_PHN4192_array_out_20_
[03/21 06:13:19   4194]   Added inst FE_PHC4239_array_out_20_ (CKBD0)
[03/21 06:13:19   4194]     sink term: FE_PHC4210_array_out_20_/I
[03/21 06:13:19   4194] Committed on net FE_PHN4143_array_out_100_
[03/21 06:13:19   4194]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4240_array_out_100_ (BUFFD0)
[03/21 06:13:19   4194]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_/D
[03/21 06:13:19   4194]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_0_/D
[03/21 06:13:19   4194]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/21 06:13:19   4194]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_0_/D
[03/21 06:13:19   4194]     side term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_0_/D
[03/21 06:13:19   4194]     side term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_0_/D
[03/21 06:13:19   4194]     side term: ofifo_inst/col_idx_5__fifo_instance/U24/I0
[03/21 06:13:19   4194]     side term: ofifo_inst/col_idx_5__fifo_instance/U100/A2
[03/21 06:13:19   4194] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1683
[03/21 06:13:19   4194]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4241_n1683 (BUFFD0)
[03/21 06:13:19   4194]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1464/B
[03/21 06:13:19   4194] Worst hold path end point:
[03/21 06:13:19   4194]   ofifo_inst/col_idx_2__fifo_instance/q7_reg_0_/D
[03/21 06:13:19   4194]     net: array_out[40] (nrTerm=9)
[03/21 06:13:19   4194] ===========================================================================================
[03/21 06:13:19   4194]   Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
[03/21 06:13:19   4194] ------------------------------------------------------------------------------------------
[03/21 06:13:19   4194]  Hold WNS :      -0.0164
[03/21 06:13:19   4194]       TNS :      -0.1159
[03/21 06:13:19   4194]       #VP :            9
[03/21 06:13:19   4194]       TNS+:       0.3275/4 improved (0.0819 per commit, 73.861%)
[03/21 06:13:19   4194]   Density :       7.718%
[03/21 06:13:19   4194] ------------------------------------------------------------------------------------------
[03/21 06:13:19   4194]  4 buffer added (phase total 112, total 112)
[03/21 06:13:19   4194]  cpu=0:00:13.1 real=0:00:14.0 totSessionCpu=1:09:54 mem=1791.2M
[03/21 06:13:19   4194] ===========================================================================================
[03/21 06:13:19   4194] 
[03/21 06:13:19   4194] Starting Phase 1 Step 2 Iter 7 ...
[03/21 06:13:19   4194] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4163_FE_RN_37
[03/21 06:13:19   4194]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4242_FE_RN_37 (BUFFD0)
[03/21 06:13:19   4194]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4191_FE_RN_37/I
[03/21 06:13:19   4194] Committed on net FE_PHN4226_array_out_20_
[03/21 06:13:19   4194]   Added inst FE_PHC4243_array_out_20_ (BUFFD0)
[03/21 06:13:19   4194]     sink term: FE_PHC4153_array_out_20_/I
[03/21 06:13:19   4194] Worst hold path end point:
[03/21 06:13:19   4194]   ofifo_inst/col_idx_7__fifo_instance/q1_reg_18_/D
[03/21 06:13:19   4194]     net: array_out[158] (nrTerm=17)
[03/21 06:13:19   4194] ===========================================================================================
[03/21 06:13:19   4194]   Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
[03/21 06:13:19   4194] ------------------------------------------------------------------------------------------
[03/21 06:13:19   4194]  Hold WNS :       0.0001
[03/21 06:13:19   4194]       TNS :       0.0000
[03/21 06:13:19   4194]       #VP :            0
[03/21 06:13:19   4194]       TNS+:       0.1159/2 improved (0.0580 per commit, 100.000%)
[03/21 06:13:19   4194]   Density :       7.718%
[03/21 06:13:19   4194] ------------------------------------------------------------------------------------------
[03/21 06:13:19   4194]  2 buffer added (phase total 114, total 114)
[03/21 06:13:19   4194]  cpu=0:00:13.2 real=0:00:14.0 totSessionCpu=1:09:54 mem=1791.2M
[03/21 06:13:19   4194] ===========================================================================================
[03/21 06:13:19   4194] 
[03/21 06:13:19   4194] 
[03/21 06:13:19   4194] *info:    Total 114 cells added for Phase I
[03/21 06:13:19   4194] *info:    Total 1 instances resized for Phase I
[03/21 06:13:19   4194] *info:        in which 0 FF resizing 
[03/21 06:13:20   4194] --------------------------------------------------- 
[03/21 06:13:20   4194]    Hold Timing Summary  - Phase I 
[03/21 06:13:20   4194] --------------------------------------------------- 
[03/21 06:13:20   4194]  Target slack: 0.000 ns
[03/21 06:13:20   4194] View: BC_VIEW 
[03/21 06:13:20   4194] 	WNS: 0.000 
[03/21 06:13:20   4194] 	TNS: 0.000 
[03/21 06:13:20   4194] 	VP: 0 
[03/21 06:13:20   4194] 	Worst hold path end point: ofifo_inst/col_idx_2__fifo_instance/q1_reg_4_/D 
[03/21 06:13:20   4194] --------------------------------------------------- 
[03/21 06:13:20   4194]    Setup Timing Summary  - Phase I 
[03/21 06:13:20   4194] --------------------------------------------------- 
[03/21 06:13:20   4194]  Target slack: 0.000 ns
[03/21 06:13:20   4194] View: WC_VIEW 
[03/21 06:13:20   4194] 	WNS: -0.734 
[03/21 06:13:20   4194] 	TNS: -167.470 
[03/21 06:13:20   4194] 	VP: 801 
[03/21 06:13:20   4194] 	Worst setup path end point:out[14] 
[03/21 06:13:20   4194] --------------------------------------------------- 
[03/21 06:13:20   4194] 
[03/21 06:13:20   4194] *** Finished Core Fixing (fixHold) cpu=0:00:13.3 real=0:00:15.0 totSessionCpu=1:09:54 mem=1791.2M density=7.718% ***
[03/21 06:13:20   4194] *info:
[03/21 06:13:20   4194] *info: Added a total of 114 cells to fix/reduce hold violation
[03/21 06:13:20   4194] *info:          in which 51 termBuffering
[03/21 06:13:20   4194] *info:
[03/21 06:13:20   4194] *info: Summary: 
[03/21 06:13:20   4194] *info:           46 cells of type 'BUFFD0' (4.0, 	72.163) used
[03/21 06:13:20   4194] *info:           68 cells of type 'CKBD0' (4.0, 	79.291) used
[03/21 06:13:20   4194] *info:
[03/21 06:13:20   4194] *info:
[03/21 06:13:20   4194] *info: Total 1 instances resized
[03/21 06:13:20   4194] *info:       in which 0 FF resizing
[03/21 06:13:20   4194] *info:
[03/21 06:13:20   4194] *summary:      1 instance  changed cell type
[03/21 06:13:20   4194] *	:      1 instance  changed cell type from 'BUFFD1' to 'BUFFD0'
*** Starting refinePlace (1:09:55 mem=1807.2M) ***
[03/21 06:13:20   4194] Total net bbox length = 6.116e+05 (3.308e+05 2.808e+05) (ext = 1.408e+05)
[03/21 06:13:20   4194] Starting refinePlace ...
[03/21 06:13:20   4194] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:13:20   4195] default core: bins with density >  0.75 = 6.78 % ( 339 / 5000 )
[03/21 06:13:20   4195] Density distribution unevenness ratio = 89.027%
[03/21 06:13:20   4195]   Spread Effort: high, pre-route mode, useDDP on.
[03/21 06:13:20   4195] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1807.2MB) @(1:09:55 - 1:09:55).
[03/21 06:13:20   4195] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:13:20   4195] wireLenOptFixPriorityInst 2448 inst fixed
[03/21 06:13:21   4195] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:13:21   4195] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1807.2MB) @(1:09:55 - 1:09:55).
[03/21 06:13:21   4195] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:13:21   4195] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1807.2MB
[03/21 06:13:21   4195] Statistics of distance of Instance movement in refine placement:
[03/21 06:13:21   4195]   maximum (X+Y) =         0.00 um
[03/21 06:13:21   4195]   mean    (X+Y) =         0.00 um
[03/21 06:13:21   4195] Summary Report:
[03/21 06:13:21   4195] Instances move: 0 (out of 24370 movable)
[03/21 06:13:21   4195] Mean displacement: 0.00 um
[03/21 06:13:21   4195] Max displacement: 0.00 um 
[03/21 06:13:21   4195] Total instances moved : 0
[03/21 06:13:21   4195] Total net bbox length = 6.116e+05 (3.308e+05 2.808e+05) (ext = 1.408e+05)
[03/21 06:13:21   4195] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1807.2MB
[03/21 06:13:21   4195] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1807.2MB) @(1:09:55 - 1:09:55).
[03/21 06:13:21   4195] *** Finished refinePlace (1:09:55 mem=1807.2M) ***
[03/21 06:13:21   4195] Finished re-routing un-routed nets (0:00:00.0 1807.2M)
[03/21 06:13:21   4195] 
[03/21 06:13:21   4195] 
[03/21 06:13:21   4195] Density : 0.0772
[03/21 06:13:21   4195] Max route overflow : 0.0002
[03/21 06:13:21   4195] 
[03/21 06:13:21   4195] 
[03/21 06:13:21   4195] *** Finish Physical Update (cpu=0:00:01.4 real=0:00:01.0 mem=1807.2M) ***
[03/21 06:13:21   4195] *** Finish Post CTS Hold Fixing (cpu=0:00:14.8 real=0:00:16.0 totSessionCpu=1:09:56 mem=1807.2M density=7.718%) ***
[03/21 06:13:21   4196] *** Steiner Routed Nets: 3.314%; Threshold: 100; Threshold for Hold: 100
[03/21 06:13:21   4196] Re-routed 0 nets
[03/21 06:13:21   4196] GigaOpt_HOLD: Recover setup timing after hold fixing
[03/21 06:13:21   4196] Summary for sequential cells idenfication: 
[03/21 06:13:21   4196] Identified SBFF number: 199
[03/21 06:13:21   4196] Identified MBFF number: 0
[03/21 06:13:21   4196] Not identified SBFF number: 0
[03/21 06:13:21   4196] Not identified MBFF number: 0
[03/21 06:13:21   4196] Number of sequential cells which are not FFs: 104
[03/21 06:13:21   4196] 
[03/21 06:13:21   4196] GigaOpt: WNS changes after routing: -0.310 -> -0.310 (bump = 0.0)
[03/21 06:13:21   4196] Summary for sequential cells idenfication: 
[03/21 06:13:21   4196] Identified SBFF number: 199
[03/21 06:13:21   4196] Identified MBFF number: 0
[03/21 06:13:21   4196] Not identified SBFF number: 0
[03/21 06:13:21   4196] Not identified MBFF number: 0
[03/21 06:13:21   4196] Number of sequential cells which are not FFs: 104
[03/21 06:13:21   4196] 
[03/21 06:13:21   4196] GigaOpt: Skipping postEco optimization
[03/21 06:13:22   4196] GigaOpt: WNS changes after postEco optimization: -0.310 -> -0.310 (bump = 0.0)
[03/21 06:13:22   4196] GigaOpt: Skipping nonLegal postEco optimization
[03/21 06:13:22   4196] *** Steiner Routed Nets: 3.314%; Threshold: 100; Threshold for Hold: 100
[03/21 06:13:22   4196] Re-routed 0 nets
[03/21 06:13:22   4196] Begin: GigaOpt Optimization in post-eco TNS mode
[03/21 06:13:22   4196] Info: 63 nets with fixed/cover wires excluded.
[03/21 06:13:22   4196] Info: 189 clock nets excluded from IPO operation.
[03/21 06:13:22   4196] PhyDesignGrid: maxLocalDensity 1.00
[03/21 06:13:22   4196] #spOpts: N=65 mergeVia=F 
[03/21 06:13:23   4198] *info: 189 clock nets excluded
[03/21 06:13:23   4198] *info: 2 special nets excluded.
[03/21 06:13:23   4198] *info: 154 no-driver nets excluded.
[03/21 06:13:23   4198] *info: 63 nets with fixed/cover wires excluded.
[03/21 06:13:24   4198] ** GigaOpt Optimizer WNS Slack -0.734 TNS Slack -167.470 Density 7.72
[03/21 06:13:24   4198] Optimizer TNS Opt
[03/21 06:13:24   4198] Active Path Group: reg2reg  
[03/21 06:13:24   4198] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:13:24   4198] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:13:24   4198] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:13:24   4198] |  -0.263|   -0.734| -56.169| -167.470|     7.72%|   0:00:00.0| 1775.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:13:25   4200] |  -0.263|   -0.734| -56.169| -167.470|     7.72%|   0:00:01.0| 1775.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_18_/D   |
[03/21 06:13:25   4200] |  -0.263|   -0.734| -56.169| -167.470|     7.72%|   0:00:00.0| 1775.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q7_reg_16_/D   |
[03/21 06:13:25   4200] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:13:25   4200] 
[03/21 06:13:25   4200] *** Finish Core Optimize Step (cpu=0:00:01.4 real=0:00:01.0 mem=1775.1M) ***
[03/21 06:13:25   4200] Active Path Group: default 
[03/21 06:13:25   4200] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:13:25   4200] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:13:25   4200] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:13:25   4200] |  -0.734|   -0.734|-111.301| -167.470|     7.72%|   0:00:00.0| 1775.1M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:13:25   4200] |  -0.734|   -0.734|-111.301| -167.470|     7.72%|   0:00:00.0| 1775.1M|   WC_VIEW|  default| out[14]                                            |
[03/21 06:13:25   4200] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:13:25   4200] 
[03/21 06:13:25   4200] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1775.1M) ***
[03/21 06:13:25   4200] 
[03/21 06:13:25   4200] *** Finished Optimize Step Cumulative (cpu=0:00:01.6 real=0:00:01.0 mem=1775.1M) ***
[03/21 06:13:25   4200] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:13:25   4200] Layer 3 has 189 constrained nets 
[03/21 06:13:25   4200] Layer 7 has 355 constrained nets 
[03/21 06:13:25   4200] **** End NDR-Layer Usage Statistics ****
[03/21 06:13:25   4200] 
[03/21 06:13:25   4200] *** Finish post-CTS Setup Fixing (cpu=0:00:02.0 real=0:00:01.0 mem=1775.1M) ***
[03/21 06:13:25   4200] 
[03/21 06:13:26   4200] End: GigaOpt Optimization in post-eco TNS mode
[03/21 06:13:26   4200] <optDesign CMD> Restore Using all VT Cells
[03/21 06:13:26   4200] Reported timing to dir ./timingReports
[03/21 06:13:26   4200] **optDesign ... cpu = 0:00:20, real = 0:00:22, mem = 1633.5M, totSessionCpu=1:10:01 **
[03/21 06:13:26   4200] ** Profile ** Start :  cpu=0:00:00.0, mem=1633.5M
[03/21 06:13:26   4200] ** Profile ** Other data :  cpu=0:00:00.2, mem=1633.5M
[03/21 06:13:26   4200] **INFO: Starting Blocking QThread with 1 CPU
[03/21 06:13:26   4200]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/21 06:13:26   4200] #################################################################################
[03/21 06:13:26   4200] # Design Stage: PreRoute
[03/21 06:13:26   4200] # Design Name: core
[03/21 06:13:26   4200] # Design Mode: 65nm
[03/21 06:13:26   4200] # Analysis Mode: MMMC Non-OCV 
[03/21 06:13:26   4200] # Parasitics Mode: No SPEF/RCDB
[03/21 06:13:26   4200] # Signoff Settings: SI Off 
[03/21 06:13:26   4200] #################################################################################
[03/21 06:13:26   4200] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:13:26   4200] Calculate delays in BcWc mode...
[03/21 06:13:26   4200] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/21 06:13:26   4200] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/21 06:13:26   4200] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:13:26   4200] End delay calculation. (MEM=0 CPU=0:00:03.4 REAL=0:00:04.0)
[03/21 06:13:26   4200] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 0.0M) ***
[03/21 06:13:26   4200] *** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:04.0 totSessionCpu=0:00:15.4 mem=0.0M)
[03/21 06:13:26   4200] ** Profile ** Overall slacks :  cpu=-1:0-9:0-5.0, mem=0.0M
[03/21 06:13:26   4200] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/21 06:13:32   4205]  
_______________________________________________________________________
[03/21 06:13:32   4205] ** Profile ** Overall slacks :  cpu=0:00:05.2, mem=1643.5M
[03/21 06:13:33   4206] ** Profile ** Total reports :  cpu=0:00:00.7, mem=1635.5M
[03/21 06:13:33   4207] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1635.5M
[03/21 06:13:33   4207] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.734  | -0.263  | -0.734  |
|           TNS (ns):|-167.471 | -56.169 |-111.301 |
|    Violating Paths:|   801   |   641   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4118   |  4118   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.718%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1635.5M
[03/21 06:13:33   4207] *** Final Summary (holdfix) CPU=0:00:06.5, REAL=0:00:07.0, MEM=1635.5M
[03/21 06:13:33   4207] **optDesign ... cpu = 0:00:27, real = 0:00:29, mem = 1633.5M, totSessionCpu=1:10:07 **
[03/21 06:13:33   4207] *** Finished optDesign ***
[03/21 06:13:33   4207] 
[03/21 06:13:33   4207] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:42.6 real=0:00:45.3)
[03/21 06:13:33   4207] 	OPT_RUNTIME:          phyUpdate (count =  1): (cpu=0:00:01.3 real=0:00:01.2)
[03/21 06:13:33   4207] 	OPT_RUNTIME:             tnsOpt (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[03/21 06:13:33   4207] Info: pop threads available for lower-level modules during optimization.
[03/21 06:13:33   4207] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/21 06:13:33   4207] <CMD> saveDesign cts.enc
[03/21 06:13:33   4207] Writing Netlist "cts.enc.dat/core.v.gz" ...
[03/21 06:13:34   4207] Saving AAE Data ...
[03/21 06:13:34   4207] Saving scheduling_file.cts.8748 in cts.enc.dat/scheduling_file.cts
[03/21 06:13:34   4207] Saving preference file cts.enc.dat/gui.pref.tcl ...
[03/21 06:13:34   4207] Saving mode setting ...
[03/21 06:13:34   4207] Saving global file ...
[03/21 06:13:34   4207] Saving floorplan file ...
[03/21 06:13:34   4207] Saving Drc markers ...
[03/21 06:13:34   4207] ... No Drc file written since there is no markers found.
[03/21 06:13:34   4207] Saving placement file ...
[03/21 06:13:34   4207] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1633.5M) ***
[03/21 06:13:34   4207] Saving route file ...
[03/21 06:13:35   4208] *** Completed saveRoute (cpu=0:00:00.4 real=0:00:01.0 mem=1633.5M) ***
[03/21 06:13:35   4208] Saving DEF file ...
[03/21 06:13:35   4208] Saving rc congestion map cts.enc.dat/core.congmap.gz ...
[03/21 06:13:35   4208] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/21 06:13:35   4208] 
[03/21 06:13:35   4208] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/21 06:13:35   4208] 
[03/21 06:13:35   4208] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/21 06:13:37   4209] Generated self-contained design cts.enc.dat
[03/21 06:13:37   4209] 
[03/21 06:13:37   4209] *** Summary of all messages that are not suppressed in this session:
[03/21 06:13:37   4209] Severity  ID               Count  Summary                                  
[03/21 06:13:37   4209] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/21 06:13:37   4209] ERROR     IMPOAX-142           2  %s                                       
[03/21 06:13:37   4209] *** Message Summary: 0 warning(s), 3 error(s)
[03/21 06:13:37   4209] 
[03/21 06:13:37   4209] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/21 06:13:37   4209] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/21 06:13:37   4209] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/21 06:13:37   4209] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/21 06:13:37   4209] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/21 06:13:37   4209] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/21 06:13:37   4209] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/21 06:13:37   4209] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/21 06:13:37   4209] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/21 06:13:37   4209] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/21 06:13:37   4209] <CMD> routeDesign
[03/21 06:13:37   4209] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1240.86 (MB), peak = 1454.36 (MB)
[03/21 06:13:37   4209] #**INFO: setDesignMode -flowEffort standard
[03/21 06:13:37   4209] #**INFO: multi-cut via swapping  will be performed after routing.
[03/21 06:13:37   4209] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/21 06:13:37   4209] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[03/21 06:13:37   4209] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[03/21 06:13:37   4209] #spOpts: N=65 
[03/21 06:13:37   4209] Core basic site is core
[03/21 06:13:37   4209] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 06:13:37   4209] Begin checking placement ... (start mem=1571.0M, init mem=1571.0M)
[03/21 06:13:37   4210] *info: Placed = 24419          (Fixed = 49)
[03/21 06:13:37   4210] *info: Unplaced = 0           
[03/21 06:13:37   4210] Placement Density:7.72%(112137/1452893)
[03/21 06:13:37   4210] Finished checkPlace (cpu: total=0:00:00.3, vio checks=0:00:00.1; mem=1571.0M)
[03/21 06:13:37   4210] #**INFO: honoring user setting for routeWithTimingDriven set to true
[03/21 06:13:37   4210] #**INFO: honoring user setting for routeWithSiDriven set to true
[03/21 06:13:37   4210] 
[03/21 06:13:37   4210] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/21 06:13:37   4210] *** Changed status on (63) nets in Clock.
[03/21 06:13:37   4210] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1571.0M) ***
[03/21 06:13:37   4210] #Start route 189 clock nets...
[03/21 06:13:37   4210] 
[03/21 06:13:37   4210] globalDetailRoute
[03/21 06:13:37   4210] 
[03/21 06:13:37   4210] #setNanoRouteMode -drouteAutoStop true
[03/21 06:13:37   4210] #setNanoRouteMode -drouteEndIteration 5
[03/21 06:13:37   4210] #setNanoRouteMode -drouteFixAntenna true
[03/21 06:13:37   4210] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/21 06:13:37   4210] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/21 06:13:37   4210] #setNanoRouteMode -routeSelectedNetOnly false
[03/21 06:13:37   4210] #setNanoRouteMode -routeWithEco true
[03/21 06:13:37   4210] #setNanoRouteMode -routeWithSiDriven true
[03/21 06:13:37   4210] #setNanoRouteMode -routeWithTimingDriven true
[03/21 06:13:37   4210] #Start globalDetailRoute on Fri Mar 21 06:13:37 2025
[03/21 06:13:37   4210] #
[03/21 06:13:37   4210] Initializing multi-corner capacitance tables ... 
[03/21 06:13:37   4210] Initializing multi-corner resistance tables ...
[03/21 06:13:38   4210] ### Net info: total nets: 26768
[03/21 06:13:38   4210] ### Net info: dirty nets: 882
[03/21 06:13:38   4210] ### Net info: marked as disconnected nets: 0
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q4_reg_12_ connects to NET CTS_56 at location ( 869.900 362.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q4_reg_13_ connects to NET CTS_56 at location ( 863.500 362.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_1_ connects to NET CTS_56 at location ( 845.100 393.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/inst_2q_reg_1_ connects to NET CTS_56 at location ( 897.100 380.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/wr_ptr_reg_2_ connects to NET CTS_56 at location ( 892.300 364.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q6_reg_13_ connects to NET CTS_56 at location ( 858.900 364.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q4_reg_14_ connects to NET CTS_56 at location ( 854.500 362.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST ofifo_inst/col_idx_4__fifo_instance/q6_reg_12_ connects to NET CTS_56 at location ( 862.700 364.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET CTS_56 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_5__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_24 connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_12 at location ( 912.100 495.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/load_ready_q_reg connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_12 at location ( 906.700 497.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_0_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_12 at location ( 890.700 497.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_3_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_12 at location ( 901.500 508.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_2_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_12 at location ( 901.300 513.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/cnt_q_reg_1_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_12 at location ( 895.100 504.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_ connects to NET mac_array_instance/col_idx_5__mac_col_inst/CTS_12 at location ( 910.900 494.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_6__mac_col_inst/CTS_ccl_BUF_clk_G0_L4_21 connects to NET mac_array_instance/col_idx_6__mac_col_inst/CTS_12 at location ( 834.700 495.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/inst_q_reg_0_ connects to NET mac_array_instance/col_idx_6__mac_col_inst/CTS_12 at location ( 830.500 494.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_2_ connects to NET mac_array_instance/col_idx_6__mac_col_inst/CTS_12 at location ( 833.100 495.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN CP of INST mac_array_instance/col_idx_6__mac_col_inst/cnt_q_reg_1_ connects to NET mac_array_instance/col_idx_6__mac_col_inst/CTS_12 at location ( 820.100 504.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST CTS_cdb_BUF_clk_G0_L3_4 connects to NET CTS_53 at location ( 1052.300 499.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET CTS_53 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/21 06:13:38   4210] #To increase the message display limit, refer to the product command reference manual.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET CTS_52 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_32 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_31 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET CTS_49 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/CTS_17 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_7__mac_col_inst/CTS_16 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/CTS_12 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET CTS_46 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_8 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_30 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/CTS_11 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_29 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/CTS_7 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/CTS_28 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:13:38   4210] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/21 06:13:38   4210] #To increase the message display limit, refer to the product command reference manual.
[03/21 06:13:38   4210] ### Net info: fully routed nets: 3
[03/21 06:13:38   4210] ### Net info: trivial (single pin) nets: 0
[03/21 06:13:38   4210] ### Net info: unrouted nets: 26705
[03/21 06:13:38   4210] ### Net info: re-extraction nets: 60
[03/21 06:13:38   4210] ### Net info: ignored nets: 0
[03/21 06:13:38   4210] ### Net info: skip routing nets: 26579
[03/21 06:13:38   4211] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/21 06:13:38   4211] #Start routing data preparation.
[03/21 06:13:38   4211] #Minimum voltage of a net in the design = 0.000.
[03/21 06:13:38   4211] #Maximum voltage of a net in the design = 1.100.
[03/21 06:13:38   4211] #Voltage range [0.000 - 0.000] has 1 net.
[03/21 06:13:38   4211] #Voltage range [0.900 - 1.100] has 1 net.
[03/21 06:13:38   4211] #Voltage range [0.000 - 1.100] has 26766 nets.
[03/21 06:13:44   4216] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/21 06:13:44   4216] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:13:44   4216] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:13:44   4216] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:13:44   4216] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:13:44   4216] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:13:44   4216] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:13:44   4216] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:13:44   4217] #Regenerating Ggrids automatically.
[03/21 06:13:44   4217] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/21 06:13:44   4217] #Using automatically generated G-grids.
[03/21 06:13:44   4217] #Done routing data preparation.
[03/21 06:13:44   4217] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1239.84 (MB), peak = 1454.36 (MB)
[03/21 06:13:44   4217] #Merging special wires...
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 929.055 490.295 ) on M1 for NET CTS_46. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 1081.440 346.300 ) on M1 for NET CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 750.320 488.500 ) on M1 for NET CTS_49. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 777.320 452.500 ) on M1 for NET CTS_49. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 674.120 474.100 ) on M1 for NET CTS_50. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 775.185 452.400 ) on M1 for NET CTS_50. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 747.080 470.500 ) on M1 for NET CTS_50. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1058.875 531.700 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1060.285 502.900 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1055.995 499.215 ) on M1 for NET CTS_52. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 1052.885 492.100 ) on M1 for NET CTS_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1052.400 492.000 ) on M1 for NET CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 931.545 490.400 ) on M1 for NET CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 927.945 463.305 ) on M1 for NET CTS_54. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 910.075 357.290 ) on M1 for NET CTS_55. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 908.875 358.890 ) on M1 for NET CTS_55. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 911.275 360.710 ) on M1 for NET CTS_55. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 913.075 358.710 ) on M1 for NET CTS_55. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 918.675 353.690 ) on M1 for NET CTS_55. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 913.075 360.890 ) on M1 for NET CTS_55. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:13:44   4217] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/21 06:13:44   4217] #To increase the message display limit, refer to the product command reference manual.
[03/21 06:13:44   4217] #
[03/21 06:13:44   4217] #Connectivity extraction summary:
[03/21 06:13:44   4217] #60 routed nets are extracted.
[03/21 06:13:44   4217] #    58 (0.22%) extracted nets are partially routed.
[03/21 06:13:44   4217] #3 routed nets are imported.
[03/21 06:13:44   4217] #126 (0.47%) nets are without wires.
[03/21 06:13:44   4217] #26579 nets are fixed|skipped|trivial (not extracted).
[03/21 06:13:44   4217] #Total number of nets = 26768.
[03/21 06:13:44   4217] #
[03/21 06:13:44   4217] #Number of eco nets is 58
[03/21 06:13:44   4217] #
[03/21 06:13:44   4217] #Start data preparation...
[03/21 06:13:44   4217] #
[03/21 06:13:44   4217] #Data preparation is done on Fri Mar 21 06:13:44 2025
[03/21 06:13:44   4217] #
[03/21 06:13:44   4217] #Analyzing routing resource...
[03/21 06:13:45   4218] #Routing resource analysis is done on Fri Mar 21 06:13:45 2025
[03/21 06:13:45   4218] #
[03/21 06:13:45   4218] #  Resource Analysis:
[03/21 06:13:45   4218] #
[03/21 06:13:45   4218] #               Routing  #Avail      #Track     #Total     %Gcell
[03/21 06:13:45   4218] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/21 06:13:45   4218] #  --------------------------------------------------------------
[03/21 06:13:45   4218] #  Metal 1        H        4190         559      195589    16.70%
[03/21 06:13:45   4218] #  Metal 2        V        8456         794      195589     8.14%
[03/21 06:13:45   4218] #  Metal 3        H        4431         318      195589     6.69%
[03/21 06:13:45   4218] #  Metal 4        V        8634         616      195589     6.73%
[03/21 06:13:45   4218] #  Metal 5        H        4392         357      195589     0.00%
[03/21 06:13:45   4218] #  Metal 6        V        9249           1      195589     0.00%
[03/21 06:13:45   4218] #  Metal 7        H        1186           0      195589     0.00%
[03/21 06:13:45   4218] #  Metal 8        V        2312           0      195589     0.00%
[03/21 06:13:45   4218] #  --------------------------------------------------------------
[03/21 06:13:45   4218] #  Total                  42851       5.15%  1564712     4.78%
[03/21 06:13:45   4218] #
[03/21 06:13:45   4218] #  189 nets (0.71%) with 1 preferred extra spacing.
[03/21 06:13:45   4218] #
[03/21 06:13:45   4218] #
[03/21 06:13:45   4218] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1258.69 (MB), peak = 1454.36 (MB)
[03/21 06:13:45   4218] #
[03/21 06:13:45   4218] #start global routing iteration 1...
[03/21 06:13:47   4219] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1444.07 (MB), peak = 1454.36 (MB)
[03/21 06:13:47   4219] #
[03/21 06:13:47   4219] #start global routing iteration 2...
[03/21 06:13:48   4221] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1444.18 (MB), peak = 1454.36 (MB)
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #Total number of trivial nets (e.g. < 2 pins) = 156 (skipped).
[03/21 06:13:48   4221] #Total number of nets with skipped attribute = 26423 (skipped).
[03/21 06:13:48   4221] #Total number of routable nets = 189.
[03/21 06:13:48   4221] #Total number of nets in the design = 26768.
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #184 routable nets have only global wires.
[03/21 06:13:48   4221] #5 routable nets have only detail routed wires.
[03/21 06:13:48   4221] #26423 skipped nets have only detail routed wires.
[03/21 06:13:48   4221] #184 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/21 06:13:48   4221] #5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #Routed net constraints summary:
[03/21 06:13:48   4221] #------------------------------------------------
[03/21 06:13:48   4221] #        Rules   Pref Extra Space   Unconstrained  
[03/21 06:13:48   4221] #------------------------------------------------
[03/21 06:13:48   4221] #      Default                184               0  
[03/21 06:13:48   4221] #------------------------------------------------
[03/21 06:13:48   4221] #        Total                184               0  
[03/21 06:13:48   4221] #------------------------------------------------
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #Routing constraints summary of the whole design:
[03/21 06:13:48   4221] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/21 06:13:48   4221] #-------------------------------------------------------------------
[03/21 06:13:48   4221] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/21 06:13:48   4221] #-------------------------------------------------------------------
[03/21 06:13:48   4221] #      Default                189                446           25977  
[03/21 06:13:48   4221] #-------------------------------------------------------------------
[03/21 06:13:48   4221] #        Total                189                446           25977  
[03/21 06:13:48   4221] #-------------------------------------------------------------------
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #  Congestion Analysis: (blocked Gcells are excluded)
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #                 OverCon          
[03/21 06:13:48   4221] #                  #Gcell    %Gcell
[03/21 06:13:48   4221] #     Layer           (1)   OverCon
[03/21 06:13:48   4221] #  --------------------------------
[03/21 06:13:48   4221] #   Metal 1      0(0.00%)   (0.00%)
[03/21 06:13:48   4221] #   Metal 2      0(0.00%)   (0.00%)
[03/21 06:13:48   4221] #   Metal 3      0(0.00%)   (0.00%)
[03/21 06:13:48   4221] #   Metal 4      0(0.00%)   (0.00%)
[03/21 06:13:48   4221] #   Metal 5      0(0.00%)   (0.00%)
[03/21 06:13:48   4221] #   Metal 6      0(0.00%)   (0.00%)
[03/21 06:13:48   4221] #   Metal 7      0(0.00%)   (0.00%)
[03/21 06:13:48   4221] #   Metal 8      0(0.00%)   (0.00%)
[03/21 06:13:48   4221] #  --------------------------------
[03/21 06:13:48   4221] #     Total      0(0.00%)   (0.00%)
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/21 06:13:48   4221] #  Overflow after GR: 0.00% H + 0.00% V
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #Complete Global Routing.
[03/21 06:13:48   4221] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:13:48   4221] #Total wire length = 18734 um.
[03/21 06:13:48   4221] #Total half perimeter of net bounding box = 9827 um.
[03/21 06:13:48   4221] #Total wire length on LAYER M1 = 11 um.
[03/21 06:13:48   4221] #Total wire length on LAYER M2 = 603 um.
[03/21 06:13:48   4221] #Total wire length on LAYER M3 = 10123 um.
[03/21 06:13:48   4221] #Total wire length on LAYER M4 = 7964 um.
[03/21 06:13:48   4221] #Total wire length on LAYER M5 = 33 um.
[03/21 06:13:48   4221] #Total wire length on LAYER M6 = 0 um.
[03/21 06:13:48   4221] #Total wire length on LAYER M7 = 0 um.
[03/21 06:13:48   4221] #Total wire length on LAYER M8 = 0 um.
[03/21 06:13:48   4221] #Total number of vias = 7870
[03/21 06:13:48   4221] #Total number of multi-cut vias = 18 (  0.2%)
[03/21 06:13:48   4221] #Total number of single cut vias = 7852 ( 99.8%)
[03/21 06:13:48   4221] #Up-Via Summary (total 7870):
[03/21 06:13:48   4221] #                   single-cut          multi-cut      Total
[03/21 06:13:48   4221] #-----------------------------------------------------------
[03/21 06:13:48   4221] #  Metal 1        2737 ( 99.3%)        18 (  0.7%)       2755
[03/21 06:13:48   4221] #  Metal 2        2544 (100.0%)         0 (  0.0%)       2544
[03/21 06:13:48   4221] #  Metal 3        2549 (100.0%)         0 (  0.0%)       2549
[03/21 06:13:48   4221] #  Metal 4          21 (100.0%)         0 (  0.0%)         21
[03/21 06:13:48   4221] #  Metal 5           1 (100.0%)         0 (  0.0%)          1
[03/21 06:13:48   4221] #-----------------------------------------------------------
[03/21 06:13:48   4221] #                 7852 ( 99.8%)        18 (  0.2%)       7870 
[03/21 06:13:48   4221] #
[03/21 06:13:48   4221] #Total number of involved priority nets 184
[03/21 06:13:48   4221] #Maximum src to sink distance for priority net 587.7
[03/21 06:13:48   4221] #Average of max src_to_sink distance for priority net 46.0
[03/21 06:13:48   4221] #Average of ave src_to_sink distance for priority net 32.5
[03/21 06:13:48   4221] #Max overcon = 0 track.
[03/21 06:13:48   4221] #Total overcon = 0.00%.
[03/21 06:13:48   4221] #Worst layer Gcell overcon rate = 0.00%.
[03/21 06:13:48   4221] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1444.43 (MB), peak = 1454.36 (MB)
[03/21 06:13:48   4221] #
[03/21 06:13:49   4221] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1254.11 (MB), peak = 1454.36 (MB)
[03/21 06:13:49   4221] #Start Track Assignment.
[03/21 06:13:49   4221] #Done with 480 horizontal wires in 3 hboxes and 324 vertical wires in 5 hboxes.
[03/21 06:13:49   4221] #Done with 6 horizontal wires in 3 hboxes and 11 vertical wires in 5 hboxes.
[03/21 06:13:49   4221] #Complete Track Assignment.
[03/21 06:13:49   4221] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:13:49   4221] #Total wire length = 19088 um.
[03/21 06:13:49   4221] #Total half perimeter of net bounding box = 9827 um.
[03/21 06:13:49   4221] #Total wire length on LAYER M1 = 379 um.
[03/21 06:13:49   4221] #Total wire length on LAYER M2 = 604 um.
[03/21 06:13:49   4221] #Total wire length on LAYER M3 = 10145 um.
[03/21 06:13:49   4221] #Total wire length on LAYER M4 = 7917 um.
[03/21 06:13:49   4221] #Total wire length on LAYER M5 = 43 um.
[03/21 06:13:49   4221] #Total wire length on LAYER M6 = 0 um.
[03/21 06:13:49   4221] #Total wire length on LAYER M7 = 0 um.
[03/21 06:13:49   4221] #Total wire length on LAYER M8 = 0 um.
[03/21 06:13:49   4221] #Total number of vias = 7731
[03/21 06:13:49   4221] #Total number of multi-cut vias = 18 (  0.2%)
[03/21 06:13:49   4221] #Total number of single cut vias = 7713 ( 99.8%)
[03/21 06:13:49   4221] #Up-Via Summary (total 7731):
[03/21 06:13:49   4221] #                   single-cut          multi-cut      Total
[03/21 06:13:49   4221] #-----------------------------------------------------------
[03/21 06:13:49   4221] #  Metal 1        2671 ( 99.3%)        18 (  0.7%)       2689
[03/21 06:13:49   4221] #  Metal 2        2475 (100.0%)         0 (  0.0%)       2475
[03/21 06:13:49   4221] #  Metal 3        2545 (100.0%)         0 (  0.0%)       2545
[03/21 06:13:49   4221] #  Metal 4          21 (100.0%)         0 (  0.0%)         21
[03/21 06:13:49   4221] #  Metal 5           1 (100.0%)         0 (  0.0%)          1
[03/21 06:13:49   4221] #-----------------------------------------------------------
[03/21 06:13:49   4221] #                 7713 ( 99.8%)        18 (  0.2%)       7731 
[03/21 06:13:49   4221] #
[03/21 06:13:49   4221] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1260.24 (MB), peak = 1454.36 (MB)
[03/21 06:13:49   4221] #
[03/21 06:13:49   4221] #Cpu time = 00:00:11
[03/21 06:13:49   4221] #Elapsed time = 00:00:11
[03/21 06:13:49   4221] #Increased memory = 28.48 (MB)
[03/21 06:13:49   4221] #Total memory = 1260.24 (MB)
[03/21 06:13:49   4221] #Peak memory = 1454.36 (MB)
[03/21 06:13:50   4222] #
[03/21 06:13:50   4222] #Start Detail Routing..
[03/21 06:13:50   4222] #start initial detail routing ...
[03/21 06:13:50   4222] #    completing 10% with 0 violations
[03/21 06:13:50   4222] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.12 (MB), peak = 1454.36 (MB)
[03/21 06:13:50   4222] #    completing 20% with 0 violations
[03/21 06:13:50   4222] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.12 (MB), peak = 1454.36 (MB)
[03/21 06:13:50   4222] #    completing 30% with 0 violations
[03/21 06:13:50   4222] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1259.12 (MB), peak = 1454.36 (MB)
[03/21 06:14:00   4233] #    completing 40% with 0 violations
[03/21 06:14:00   4233] #    cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1306.30 (MB), peak = 1454.36 (MB)
[03/21 06:14:10   4243] #    completing 50% with 0 violations
[03/21 06:14:10   4243] #    cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1305.89 (MB), peak = 1454.36 (MB)
[03/21 06:14:15   4247] #    completing 60% with 0 violations
[03/21 06:14:15   4247] #    cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1305.63 (MB), peak = 1454.36 (MB)
[03/21 06:14:15   4248] #    completing 70% with 0 violations
[03/21 06:14:15   4248] #    cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1304.93 (MB), peak = 1454.36 (MB)
[03/21 06:14:15   4248] #    completing 80% with 0 violations
[03/21 06:14:15   4248] #    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1298.71 (MB), peak = 1454.36 (MB)
[03/21 06:14:15   4248] #    completing 90% with 0 violations
[03/21 06:14:15   4248] #    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1298.81 (MB), peak = 1454.36 (MB)
[03/21 06:14:15   4248] #    completing 100% with 0 violations
[03/21 06:14:15   4248] #    cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1299.58 (MB), peak = 1454.36 (MB)
[03/21 06:14:15   4248] # ECO: 3.4% of the total area was rechecked for DRC, and 4.5% required routing.
[03/21 06:14:15   4248] #    number of violations = 0
[03/21 06:14:15   4248] #24372 out of 24419 instances need to be verified(marked ipoed).
[03/21 06:14:19   4252] #    number of violations = 0
[03/21 06:14:19   4252] #cpu time = 00:00:30, elapsed time = 00:00:30, memory = 1323.51 (MB), peak = 1454.36 (MB)
[03/21 06:14:19   4252] #start 1st optimization iteration ...
[03/21 06:14:19   4252] #    number of violations = 0
[03/21 06:14:19   4252] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1269.79 (MB), peak = 1454.36 (MB)
[03/21 06:14:19   4252] #Complete Detail Routing.
[03/21 06:14:19   4252] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:14:19   4252] #Total wire length = 17783 um.
[03/21 06:14:19   4252] #Total half perimeter of net bounding box = 9827 um.
[03/21 06:14:19   4252] #Total wire length on LAYER M1 = 59 um.
[03/21 06:14:19   4252] #Total wire length on LAYER M2 = 2423 um.
[03/21 06:14:19   4252] #Total wire length on LAYER M3 = 9239 um.
[03/21 06:14:19   4252] #Total wire length on LAYER M4 = 6062 um.
[03/21 06:14:19   4252] #Total wire length on LAYER M5 = 0 um.
[03/21 06:14:19   4252] #Total wire length on LAYER M6 = 0 um.
[03/21 06:14:19   4252] #Total wire length on LAYER M7 = 0 um.
[03/21 06:14:19   4252] #Total wire length on LAYER M8 = 0 um.
[03/21 06:14:19   4252] #Total number of vias = 6667
[03/21 06:14:19   4252] #Total number of multi-cut vias = 173 (  2.6%)
[03/21 06:14:19   4252] #Total number of single cut vias = 6494 ( 97.4%)
[03/21 06:14:19   4252] #Up-Via Summary (total 6667):
[03/21 06:14:19   4252] #                   single-cut          multi-cut      Total
[03/21 06:14:19   4252] #-----------------------------------------------------------
[03/21 06:14:19   4252] #  Metal 1        2613 ( 93.8%)       173 (  6.2%)       2786
[03/21 06:14:19   4252] #  Metal 2        2314 (100.0%)         0 (  0.0%)       2314
[03/21 06:14:19   4252] #  Metal 3        1565 (100.0%)         0 (  0.0%)       1565
[03/21 06:14:19   4252] #  Metal 4           1 (100.0%)         0 (  0.0%)          1
[03/21 06:14:19   4252] #  Metal 5           1 (100.0%)         0 (  0.0%)          1
[03/21 06:14:19   4252] #-----------------------------------------------------------
[03/21 06:14:19   4252] #                 6494 ( 97.4%)       173 (  2.6%)       6667 
[03/21 06:14:19   4252] #
[03/21 06:14:19   4252] #Total number of DRC violations = 0
[03/21 06:14:19   4252] #Cpu time = 00:00:31
[03/21 06:14:19   4252] #Elapsed time = 00:00:31
[03/21 06:14:19   4252] #Increased memory = 6.53 (MB)
[03/21 06:14:19   4252] #Total memory = 1266.77 (MB)
[03/21 06:14:19   4252] #Peak memory = 1454.36 (MB)
[03/21 06:14:19   4252] #detailRoute Statistics:
[03/21 06:14:19   4252] #Cpu time = 00:00:31
[03/21 06:14:19   4252] #Elapsed time = 00:00:31
[03/21 06:14:19   4252] #Increased memory = 6.53 (MB)
[03/21 06:14:19   4252] #Total memory = 1266.77 (MB)
[03/21 06:14:19   4252] #Peak memory = 1454.36 (MB)
[03/21 06:14:20   4252] #
[03/21 06:14:20   4252] #globalDetailRoute statistics:
[03/21 06:14:20   4252] #Cpu time = 00:00:43
[03/21 06:14:20   4252] #Elapsed time = 00:00:43
[03/21 06:14:20   4252] #Increased memory = -15.45 (MB)
[03/21 06:14:20   4252] #Total memory = 1230.25 (MB)
[03/21 06:14:20   4252] #Peak memory = 1454.36 (MB)
[03/21 06:14:20   4252] #Number of warnings = 63
[03/21 06:14:20   4252] #Total number of warnings = 113
[03/21 06:14:20   4252] #Number of fails = 0
[03/21 06:14:20   4252] #Total number of fails = 0
[03/21 06:14:20   4252] #Complete globalDetailRoute on Fri Mar 21 06:14:20 2025
[03/21 06:14:20   4252] #
[03/21 06:14:20   4252] 
[03/21 06:14:20   4252] globalDetailRoute
[03/21 06:14:20   4252] 
[03/21 06:14:20   4252] #setNanoRouteMode -drouteAutoStop true
[03/21 06:14:20   4252] #setNanoRouteMode -drouteFixAntenna true
[03/21 06:14:20   4252] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/21 06:14:20   4252] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/21 06:14:20   4252] #setNanoRouteMode -routeSelectedNetOnly false
[03/21 06:14:20   4252] #setNanoRouteMode -routeWithSiDriven true
[03/21 06:14:20   4252] #setNanoRouteMode -routeWithTimingDriven true
[03/21 06:14:20   4252] #Start globalDetailRoute on Fri Mar 21 06:14:20 2025
[03/21 06:14:20   4252] #
[03/21 06:14:20   4252] #Generating timing data, please wait...
[03/21 06:14:20   4252] #26612 total nets, 189 already routed, 189 will ignore in trialRoute
[03/21 06:14:20   4252] [NR-eagl] Detected a user setting of 'getTrialRouteMode -handlePreroute true' which was ignored.
[03/21 06:14:21   4254] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:14:22   4255] #Dump tif for version 2.1
[03/21 06:14:27   4259] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:14:27   4259] End delay calculation. (MEM=1646.31 CPU=0:00:03.7 REAL=0:00:04.0)
[03/21 06:14:30   4262] **WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[03/21 06:14:30   4262] #Generating timing data took: cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1212.00 (MB), peak = 1454.36 (MB)
[03/21 06:14:30   4262] #Done generating timing data.
[03/21 06:14:30   4263] ### Net info: total nets: 26768
[03/21 06:14:30   4263] ### Net info: dirty nets: 0
[03/21 06:14:30   4263] ### Net info: marked as disconnected nets: 0
[03/21 06:14:30   4263] ### Net info: fully routed nets: 189
[03/21 06:14:30   4263] ### Net info: trivial (single pin) nets: 0
[03/21 06:14:30   4263] ### Net info: unrouted nets: 26579
[03/21 06:14:30   4263] ### Net info: re-extraction nets: 0
[03/21 06:14:30   4263] ### Net info: ignored nets: 0
[03/21 06:14:30   4263] ### Net info: skip routing nets: 0
[03/21 06:14:30   4263] #Start reading timing information from file .timing_file_8748.tif.gz ...
[03/21 06:14:30   4263] #Read in timing information for 267 ports, 24419 instances from timing file .timing_file_8748.tif.gz.
[03/21 06:14:31   4263] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/21 06:14:31   4263] #Start routing data preparation.
[03/21 06:14:31   4263] #Minimum voltage of a net in the design = 0.000.
[03/21 06:14:31   4263] #Maximum voltage of a net in the design = 1.100.
[03/21 06:14:31   4263] #Voltage range [0.000 - 0.000] has 1 net.
[03/21 06:14:31   4263] #Voltage range [0.900 - 1.100] has 1 net.
[03/21 06:14:31   4263] #Voltage range [0.000 - 1.100] has 26766 nets.
[03/21 06:14:31   4263] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/21 06:14:31   4263] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:14:31   4263] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:14:31   4263] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:14:31   4263] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:14:31   4263] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:14:31   4263] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:14:31   4263] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:14:32   4264] #437/26612 = 1% of signal nets have been set as priority nets
[03/21 06:14:32   4264] #Regenerating Ggrids automatically.
[03/21 06:14:32   4264] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/21 06:14:32   4264] #Using automatically generated G-grids.
[03/21 06:14:32   4264] #Done routing data preparation.
[03/21 06:14:32   4264] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1125.86 (MB), peak = 1454.36 (MB)
[03/21 06:14:32   4264] #Merging special wires...
[03/21 06:14:32   4264] #Number of eco nets is 0
[03/21 06:14:32   4264] #
[03/21 06:14:32   4264] #Start data preparation...
[03/21 06:14:32   4264] #
[03/21 06:14:32   4264] #Data preparation is done on Fri Mar 21 06:14:32 2025
[03/21 06:14:32   4264] #
[03/21 06:14:32   4264] #Analyzing routing resource...
[03/21 06:14:32   4265] #Routing resource analysis is done on Fri Mar 21 06:14:32 2025
[03/21 06:14:32   4265] #
[03/21 06:14:33   4265] #  Resource Analysis:
[03/21 06:14:33   4265] #
[03/21 06:14:33   4265] #               Routing  #Avail      #Track     #Total     %Gcell
[03/21 06:14:33   4265] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/21 06:14:33   4265] #  --------------------------------------------------------------
[03/21 06:14:33   4265] #  Metal 1        H        4190         559      195589    16.70%
[03/21 06:14:33   4265] #  Metal 2        V        8456         794      195589     8.14%
[03/21 06:14:33   4265] #  Metal 3        H        4431         318      195589     6.69%
[03/21 06:14:33   4265] #  Metal 4        V        8634         616      195589     6.73%
[03/21 06:14:33   4265] #  Metal 5        H        4392         357      195589     0.00%
[03/21 06:14:33   4265] #  Metal 6        V        9249           1      195589     0.00%
[03/21 06:14:33   4265] #  Metal 7        H        1186           0      195589     0.00%
[03/21 06:14:33   4265] #  Metal 8        V        2312           0      195589     0.00%
[03/21 06:14:33   4265] #  --------------------------------------------------------------
[03/21 06:14:33   4265] #  Total                  42851       5.15%  1564712     4.78%
[03/21 06:14:33   4265] #
[03/21 06:14:33   4265] #  189 nets (0.71%) with 1 preferred extra spacing.
[03/21 06:14:33   4265] #
[03/21 06:14:33   4265] #
[03/21 06:14:33   4265] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1144.38 (MB), peak = 1454.36 (MB)
[03/21 06:14:33   4265] #
[03/21 06:14:33   4265] #start global routing iteration 1...
[03/21 06:14:56   4289] #cpu time = 00:00:24, elapsed time = 00:00:24, memory = 1388.19 (MB), peak = 1454.36 (MB)
[03/21 06:14:56   4289] #
[03/21 06:14:56   4289] #start global routing iteration 2...
[03/21 06:14:59   4291] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1392.36 (MB), peak = 1454.36 (MB)
[03/21 06:14:59   4291] #
[03/21 06:14:59   4291] #
[03/21 06:14:59   4291] #Total number of trivial nets (e.g. < 2 pins) = 156 (skipped).
[03/21 06:14:59   4291] #Total number of routable nets = 26612.
[03/21 06:14:59   4291] #Total number of nets in the design = 26768.
[03/21 06:14:59   4291] #
[03/21 06:14:59   4291] #26423 routable nets have only global wires.
[03/21 06:14:59   4291] #189 routable nets have only detail routed wires.
[03/21 06:14:59   4291] #446 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/21 06:14:59   4291] #189 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/21 06:14:59   4291] #
[03/21 06:14:59   4291] #Routed nets constraints summary:
[03/21 06:14:59   4291] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/21 06:14:59   4291] #------------------------------------------------
[03/21 06:14:59   4291] #        Rules   Misc Constraints   Unconstrained  
[03/21 06:14:59   4291] #------------------------------------------------
[03/21 06:14:59   4291] #      Default                446           25977  
[03/21 06:14:59   4291] #------------------------------------------------
[03/21 06:14:59   4291] #        Total                446           25977  
[03/21 06:14:59   4291] #------------------------------------------------
[03/21 06:14:59   4291] #
[03/21 06:14:59   4291] #Routing constraints summary of the whole design:
[03/21 06:14:59   4291] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/21 06:14:59   4291] #-------------------------------------------------------------------
[03/21 06:14:59   4291] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/21 06:14:59   4291] #-------------------------------------------------------------------
[03/21 06:14:59   4291] #      Default                189                446           25977  
[03/21 06:14:59   4291] #-------------------------------------------------------------------
[03/21 06:14:59   4291] #        Total                189                446           25977  
[03/21 06:14:59   4291] #-------------------------------------------------------------------
[03/21 06:14:59   4291] #
[03/21 06:14:59   4291] #
[03/21 06:14:59   4291] #  Congestion Analysis: (blocked Gcells are excluded)
[03/21 06:14:59   4291] #
[03/21 06:14:59   4291] #                 OverCon          
[03/21 06:14:59   4291] #                  #Gcell    %Gcell
[03/21 06:14:59   4291] #     Layer           (1)   OverCon
[03/21 06:14:59   4291] #  --------------------------------
[03/21 06:14:59   4291] #   Metal 1      0(0.00%)   (0.00%)
[03/21 06:14:59   4291] #   Metal 2      2(0.00%)   (0.00%)
[03/21 06:14:59   4291] #   Metal 3      0(0.00%)   (0.00%)
[03/21 06:14:59   4291] #   Metal 4      0(0.00%)   (0.00%)
[03/21 06:14:59   4291] #   Metal 5      1(0.00%)   (0.00%)
[03/21 06:14:59   4291] #   Metal 6      0(0.00%)   (0.00%)
[03/21 06:14:59   4291] #   Metal 7      0(0.00%)   (0.00%)
[03/21 06:14:59   4291] #   Metal 8      0(0.00%)   (0.00%)
[03/21 06:14:59   4291] #  --------------------------------
[03/21 06:14:59   4291] #     Total      3(0.00%)   (0.00%)
[03/21 06:14:59   4291] #
[03/21 06:14:59   4291] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/21 06:14:59   4291] #  Overflow after GR: 0.00% H + 0.00% V
[03/21 06:14:59   4291] #
[03/21 06:14:59   4292] #Complete Global Routing.
[03/21 06:14:59   4292] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:14:59   4292] #Total wire length = 638986 um.
[03/21 06:14:59   4292] #Total half perimeter of net bounding box = 649540 um.
[03/21 06:14:59   4292] #Total wire length on LAYER M1 = 9864 um.
[03/21 06:14:59   4292] #Total wire length on LAYER M2 = 159831 um.
[03/21 06:14:59   4292] #Total wire length on LAYER M3 = 221225 um.
[03/21 06:14:59   4292] #Total wire length on LAYER M4 = 67779 um.
[03/21 06:14:59   4292] #Total wire length on LAYER M5 = 74507 um.
[03/21 06:14:59   4292] #Total wire length on LAYER M6 = 45154 um.
[03/21 06:14:59   4292] #Total wire length on LAYER M7 = 34954 um.
[03/21 06:14:59   4292] #Total wire length on LAYER M8 = 25673 um.
[03/21 06:14:59   4292] #Total number of vias = 143345
[03/21 06:14:59   4292] #Total number of multi-cut vias = 173 (  0.1%)
[03/21 06:14:59   4292] #Total number of single cut vias = 143172 ( 99.9%)
[03/21 06:14:59   4292] #Up-Via Summary (total 143345):
[03/21 06:14:59   4292] #                   single-cut          multi-cut      Total
[03/21 06:14:59   4292] #-----------------------------------------------------------
[03/21 06:14:59   4292] #  Metal 1       78682 ( 99.8%)       173 (  0.2%)      78855
[03/21 06:14:59   4292] #  Metal 2       46221 (100.0%)         0 (  0.0%)      46221
[03/21 06:14:59   4292] #  Metal 3        7988 (100.0%)         0 (  0.0%)       7988
[03/21 06:14:59   4292] #  Metal 4        3174 (100.0%)         0 (  0.0%)       3174
[03/21 06:14:59   4292] #  Metal 5        2720 (100.0%)         0 (  0.0%)       2720
[03/21 06:14:59   4292] #  Metal 6        2242 (100.0%)         0 (  0.0%)       2242
[03/21 06:14:59   4292] #  Metal 7        2145 (100.0%)         0 (  0.0%)       2145
[03/21 06:14:59   4292] #-----------------------------------------------------------
[03/21 06:14:59   4292] #               143172 ( 99.9%)       173 (  0.1%)     143345 
[03/21 06:14:59   4292] #
[03/21 06:14:59   4292] #Max overcon = 1 tracks.
[03/21 06:14:59   4292] #Total overcon = 0.00%.
[03/21 06:14:59   4292] #Worst layer Gcell overcon rate = 0.00%.
[03/21 06:14:59   4292] #cpu time = 00:00:27, elapsed time = 00:00:27, memory = 1392.51 (MB), peak = 1454.36 (MB)
[03/21 06:14:59   4292] #
[03/21 06:14:59   4292] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1159.55 (MB), peak = 1454.36 (MB)
[03/21 06:14:59   4292] #Start Track Assignment.
[03/21 06:15:02   4294] #Done with 30549 horizontal wires in 3 hboxes and 34385 vertical wires in 5 hboxes.
[03/21 06:15:04   4297] #Done with 6297 horizontal wires in 3 hboxes and 6505 vertical wires in 5 hboxes.
[03/21 06:15:04   4297] #Complete Track Assignment.
[03/21 06:15:04   4297] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:15:04   4297] #Total wire length = 659863 um.
[03/21 06:15:04   4297] #Total half perimeter of net bounding box = 649540 um.
[03/21 06:15:04   4297] #Total wire length on LAYER M1 = 25337 um.
[03/21 06:15:04   4297] #Total wire length on LAYER M2 = 158633 um.
[03/21 06:15:04   4297] #Total wire length on LAYER M3 = 226743 um.
[03/21 06:15:04   4297] #Total wire length on LAYER M4 = 68261 um.
[03/21 06:15:04   4297] #Total wire length on LAYER M5 = 74790 um.
[03/21 06:15:04   4297] #Total wire length on LAYER M6 = 45209 um.
[03/21 06:15:04   4297] #Total wire length on LAYER M7 = 35185 um.
[03/21 06:15:04   4297] #Total wire length on LAYER M8 = 25706 um.
[03/21 06:15:04   4297] #Total number of vias = 143345
[03/21 06:15:04   4297] #Total number of multi-cut vias = 173 (  0.1%)
[03/21 06:15:04   4297] #Total number of single cut vias = 143172 ( 99.9%)
[03/21 06:15:04   4297] #Up-Via Summary (total 143345):
[03/21 06:15:04   4297] #                   single-cut          multi-cut      Total
[03/21 06:15:04   4297] #-----------------------------------------------------------
[03/21 06:15:04   4297] #  Metal 1       78682 ( 99.8%)       173 (  0.2%)      78855
[03/21 06:15:04   4297] #  Metal 2       46221 (100.0%)         0 (  0.0%)      46221
[03/21 06:15:04   4297] #  Metal 3        7988 (100.0%)         0 (  0.0%)       7988
[03/21 06:15:04   4297] #  Metal 4        3174 (100.0%)         0 (  0.0%)       3174
[03/21 06:15:04   4297] #  Metal 5        2720 (100.0%)         0 (  0.0%)       2720
[03/21 06:15:04   4297] #  Metal 6        2242 (100.0%)         0 (  0.0%)       2242
[03/21 06:15:04   4297] #  Metal 7        2145 (100.0%)         0 (  0.0%)       2145
[03/21 06:15:04   4297] #-----------------------------------------------------------
[03/21 06:15:04   4297] #               143172 ( 99.9%)       173 (  0.1%)     143345 
[03/21 06:15:04   4297] #
[03/21 06:15:04   4297] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1171.65 (MB), peak = 1454.36 (MB)
[03/21 06:15:04   4297] #
[03/21 06:15:04   4297] #Cpu time = 00:00:34
[03/21 06:15:04   4297] #Elapsed time = 00:00:34
[03/21 06:15:04   4297] #Increased memory = 50.89 (MB)
[03/21 06:15:04   4297] #Total memory = 1171.65 (MB)
[03/21 06:15:04   4297] #Peak memory = 1454.36 (MB)
[03/21 06:15:05   4298] #routeSiEffort set to medium
[03/21 06:15:05   4298] #
[03/21 06:15:05   4298] #Start Detail Routing..
[03/21 06:15:05   4298] #start initial detail routing ...
[03/21 06:15:10   4302] #    completing 10% with 0 violations
[03/21 06:15:10   4302] #    cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1211.85 (MB), peak = 1454.36 (MB)
[03/21 06:15:13   4305] #    completing 20% with 0 violations
[03/21 06:15:13   4305] #    cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1212.38 (MB), peak = 1454.36 (MB)
[03/21 06:15:18   4310] #    completing 30% with 0 violations
[03/21 06:15:18   4310] #    cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1220.68 (MB), peak = 1454.36 (MB)
[03/21 06:16:03   4356] #    completing 40% with 80 violations
[03/21 06:16:03   4356] #    cpu time = 00:00:58, elapsed time = 00:00:58, memory = 1225.02 (MB), peak = 1454.36 (MB)
[03/21 06:17:52   4464] #    completing 50% with 123 violations
[03/21 06:17:52   4464] #    cpu time = 00:02:46, elapsed time = 00:02:46, memory = 1221.86 (MB), peak = 1454.36 (MB)
[03/21 06:18:36   4508] #    completing 60% with 140 violations
[03/21 06:18:36   4508] #    cpu time = 00:03:31, elapsed time = 00:03:31, memory = 1220.04 (MB), peak = 1454.36 (MB)
[03/21 06:18:42   4514] #    completing 70% with 141 violations
[03/21 06:18:42   4514] #    cpu time = 00:03:37, elapsed time = 00:03:37, memory = 1218.96 (MB), peak = 1454.36 (MB)
[03/21 06:18:43   4515] #    completing 80% with 141 violations
[03/21 06:18:43   4515] #    cpu time = 00:03:37, elapsed time = 00:03:37, memory = 1216.36 (MB), peak = 1454.36 (MB)
[03/21 06:18:43   4516] #    completing 90% with 141 violations
[03/21 06:18:43   4516] #    cpu time = 00:03:38, elapsed time = 00:03:38, memory = 1216.20 (MB), peak = 1454.36 (MB)
[03/21 06:18:44   4517] #    completing 100% with 141 violations
[03/21 06:18:44   4517] #    cpu time = 00:03:39, elapsed time = 00:03:39, memory = 1216.46 (MB), peak = 1454.36 (MB)
[03/21 06:18:44   4517] #    number of violations = 141
[03/21 06:18:44   4517] #
[03/21 06:18:44   4517] #    By Layer and Type :
[03/21 06:18:44   4517] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
[03/21 06:18:44   4517] #	M1           43       10       21       22        1        0       97
[03/21 06:18:44   4517] #	M2           26        9        7        0        0        0       42
[03/21 06:18:44   4517] #	M3            0        0        1        0        0        0        1
[03/21 06:18:44   4517] #	M4            0        0        0        0        0        0        0
[03/21 06:18:44   4517] #	M5            0        0        0        0        0        1        1
[03/21 06:18:44   4517] #	Totals       69       19       29       22        1        1      141
[03/21 06:18:44   4517] #cpu time = 00:03:39, elapsed time = 00:03:39, memory = 1216.46 (MB), peak = 1454.36 (MB)
[03/21 06:18:44   4517] #start 1st optimization iteration ...
[03/21 06:18:47   4520] #    number of violations = 102
[03/21 06:18:47   4520] #
[03/21 06:18:47   4520] #    By Layer and Type :
[03/21 06:18:47   4520] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/21 06:18:47   4520] #	M1           30       16       11        0        1        0       58
[03/21 06:18:47   4520] #	M2           23        4        8        6        0        3       44
[03/21 06:18:47   4520] #	Totals       53       20       19        6        1        3      102
[03/21 06:18:47   4520] #    number of process antenna violations = 25
[03/21 06:18:47   4520] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1200.89 (MB), peak = 1454.36 (MB)
[03/21 06:18:47   4520] #start 2nd optimization iteration ...
[03/21 06:18:50   4522] #    number of violations = 92
[03/21 06:18:50   4522] #
[03/21 06:18:50   4522] #    By Layer and Type :
[03/21 06:18:50   4522] #	         MetSpc   EOLSpc    Short   Totals
[03/21 06:18:50   4522] #	M1           28       14        8       50
[03/21 06:18:50   4522] #	M2           22        9       11       42
[03/21 06:18:50   4522] #	Totals       50       23       19       92
[03/21 06:18:50   4522] #    number of process antenna violations = 25
[03/21 06:18:50   4522] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1198.01 (MB), peak = 1454.36 (MB)
[03/21 06:18:50   4522] #start 3rd optimization iteration ...
[03/21 06:18:52   4525] #    number of violations = 42
[03/21 06:18:52   4525] #
[03/21 06:18:52   4525] #    By Layer and Type :
[03/21 06:18:52   4525] #	         MetSpc    Short   MinStp      Mar   Totals
[03/21 06:18:52   4525] #	M1            2        1        0        0        3
[03/21 06:18:52   4525] #	M2            5       19       10        5       39
[03/21 06:18:52   4525] #	Totals        7       20       10        5       42
[03/21 06:18:52   4525] #    number of process antenna violations = 25
[03/21 06:18:52   4525] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1201.96 (MB), peak = 1454.36 (MB)
[03/21 06:18:52   4525] #start 4th optimization iteration ...
[03/21 06:18:53   4526] #    number of violations = 1
[03/21 06:18:53   4526] #
[03/21 06:18:53   4526] #    By Layer and Type :
[03/21 06:18:53   4526] #	         MetSpc   Totals
[03/21 06:18:53   4526] #	M1            0        0
[03/21 06:18:53   4526] #	M2            1        1
[03/21 06:18:53   4526] #	Totals        1        1
[03/21 06:18:53   4526] #    number of process antenna violations = 25
[03/21 06:18:53   4526] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1196.99 (MB), peak = 1454.36 (MB)
[03/21 06:18:53   4526] #start 5th optimization iteration ...
[03/21 06:18:53   4526] #    number of violations = 0
[03/21 06:18:53   4526] #    number of process antenna violations = 25
[03/21 06:18:53   4526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1182.31 (MB), peak = 1454.36 (MB)
[03/21 06:18:53   4526] #start 6th optimization iteration ...
[03/21 06:18:54   4526] #    number of violations = 0
[03/21 06:18:54   4526] #    number of process antenna violations = 25
[03/21 06:18:54   4526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1193.47 (MB), peak = 1454.36 (MB)
[03/21 06:18:54   4526] #start 7th optimization iteration ...
[03/21 06:18:54   4526] #    number of violations = 0
[03/21 06:18:54   4526] #    number of process antenna violations = 24
[03/21 06:18:54   4526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.68 (MB), peak = 1454.36 (MB)
[03/21 06:18:54   4526] #start 8th optimization iteration ...
[03/21 06:18:54   4526] #    number of violations = 0
[03/21 06:18:54   4526] #    number of process antenna violations = 24
[03/21 06:18:54   4526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.68 (MB), peak = 1454.36 (MB)
[03/21 06:18:54   4526] #start 9th optimization iteration ...
[03/21 06:18:54   4526] #    number of violations = 0
[03/21 06:18:54   4526] #    number of process antenna violations = 24
[03/21 06:18:54   4526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.68 (MB), peak = 1454.36 (MB)
[03/21 06:18:54   4526] #start 10th optimization iteration ...
[03/21 06:18:54   4526] #    number of violations = 0
[03/21 06:18:54   4526] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1171.90 (MB), peak = 1454.36 (MB)
[03/21 06:18:54   4526] #Complete Detail Routing.
[03/21 06:18:54   4526] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:18:54   4526] #Total wire length = 668044 um.
[03/21 06:18:54   4526] #Total half perimeter of net bounding box = 649540 um.
[03/21 06:18:54   4526] #Total wire length on LAYER M1 = 14136 um.
[03/21 06:18:54   4526] #Total wire length on LAYER M2 = 157653 um.
[03/21 06:18:54   4526] #Total wire length on LAYER M3 = 222509 um.
[03/21 06:18:54   4526] #Total wire length on LAYER M4 = 93489 um.
[03/21 06:18:54   4526] #Total wire length on LAYER M5 = 77579 um.
[03/21 06:18:54   4526] #Total wire length on LAYER M6 = 47442 um.
[03/21 06:18:54   4526] #Total wire length on LAYER M7 = 32441 um.
[03/21 06:18:54   4526] #Total wire length on LAYER M8 = 22796 um.
[03/21 06:18:54   4526] #Total number of vias = 158994
[03/21 06:18:54   4526] #Total number of multi-cut vias = 2951 (  1.9%)
[03/21 06:18:54   4526] #Total number of single cut vias = 156043 ( 98.1%)
[03/21 06:18:54   4526] #Up-Via Summary (total 158994):
[03/21 06:18:54   4526] #                   single-cut          multi-cut      Total
[03/21 06:18:54   4526] #-----------------------------------------------------------
[03/21 06:18:54   4526] #  Metal 1       80433 ( 97.6%)      1970 (  2.4%)      82403
[03/21 06:18:54   4526] #  Metal 2       57160 (100.0%)         0 (  0.0%)      57160
[03/21 06:18:54   4526] #  Metal 3       12736 (100.0%)         0 (  0.0%)      12736
[03/21 06:18:54   4526] #  Metal 4        2607 (100.0%)         0 (  0.0%)       2607
[03/21 06:18:54   4526] #  Metal 5         827 ( 45.7%)       981 ( 54.3%)       1808
[03/21 06:18:54   4526] #  Metal 6        1284 (100.0%)         0 (  0.0%)       1284
[03/21 06:18:54   4526] #  Metal 7         996 (100.0%)         0 (  0.0%)        996
[03/21 06:18:54   4526] #-----------------------------------------------------------
[03/21 06:18:54   4526] #               156043 ( 98.1%)      2951 (  1.9%)     158994 
[03/21 06:18:54   4526] #
[03/21 06:18:54   4526] #Total number of DRC violations = 0
[03/21 06:18:54   4526] #Cpu time = 00:03:50
[03/21 06:18:54   4526] #Elapsed time = 00:03:49
[03/21 06:18:54   4526] #Increased memory = -6.75 (MB)
[03/21 06:18:54   4526] #Total memory = 1164.90 (MB)
[03/21 06:18:54   4526] #Peak memory = 1454.36 (MB)
[03/21 06:18:54   4526] #
[03/21 06:18:54   4526] #start routing for process antenna violation fix ...
[03/21 06:18:56   4529] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1164.76 (MB), peak = 1454.36 (MB)
[03/21 06:18:56   4529] #
[03/21 06:18:56   4529] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:18:56   4529] #Total wire length = 668052 um.
[03/21 06:18:56   4529] #Total half perimeter of net bounding box = 649540 um.
[03/21 06:18:56   4529] #Total wire length on LAYER M1 = 14136 um.
[03/21 06:18:56   4529] #Total wire length on LAYER M2 = 157653 um.
[03/21 06:18:56   4529] #Total wire length on LAYER M3 = 222509 um.
[03/21 06:18:56   4529] #Total wire length on LAYER M4 = 93489 um.
[03/21 06:18:56   4529] #Total wire length on LAYER M5 = 77579 um.
[03/21 06:18:56   4529] #Total wire length on LAYER M6 = 47442 um.
[03/21 06:18:56   4529] #Total wire length on LAYER M7 = 32441 um.
[03/21 06:18:56   4529] #Total wire length on LAYER M8 = 22804 um.
[03/21 06:18:56   4529] #Total number of vias = 159014
[03/21 06:18:56   4529] #Total number of multi-cut vias = 2951 (  1.9%)
[03/21 06:18:56   4529] #Total number of single cut vias = 156063 ( 98.1%)
[03/21 06:18:56   4529] #Up-Via Summary (total 159014):
[03/21 06:18:56   4529] #                   single-cut          multi-cut      Total
[03/21 06:18:56   4529] #-----------------------------------------------------------
[03/21 06:18:56   4529] #  Metal 1       80433 ( 97.6%)      1970 (  2.4%)      82403
[03/21 06:18:56   4529] #  Metal 2       57160 (100.0%)         0 (  0.0%)      57160
[03/21 06:18:56   4529] #  Metal 3       12736 (100.0%)         0 (  0.0%)      12736
[03/21 06:18:56   4529] #  Metal 4        2607 (100.0%)         0 (  0.0%)       2607
[03/21 06:18:56   4529] #  Metal 5         827 ( 45.7%)       981 ( 54.3%)       1808
[03/21 06:18:56   4529] #  Metal 6        1284 (100.0%)         0 (  0.0%)       1284
[03/21 06:18:56   4529] #  Metal 7        1016 (100.0%)         0 (  0.0%)       1016
[03/21 06:18:56   4529] #-----------------------------------------------------------
[03/21 06:18:56   4529] #               156063 ( 98.1%)      2951 (  1.9%)     159014 
[03/21 06:18:56   4529] #
[03/21 06:18:56   4529] #Total number of DRC violations = 0
[03/21 06:18:56   4529] #Total number of net violated process antenna rule = 3
[03/21 06:18:56   4529] #
[03/21 06:18:56   4529] #
[03/21 06:18:56   4529] #start delete and reroute for process antenna violation fix ...
[03/21 06:19:01   4534] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1163.93 (MB), peak = 1454.36 (MB)
[03/21 06:19:01   4534] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:19:01   4534] #Total wire length = 668052 um.
[03/21 06:19:01   4534] #Total half perimeter of net bounding box = 649540 um.
[03/21 06:19:01   4534] #Total wire length on LAYER M1 = 14136 um.
[03/21 06:19:01   4534] #Total wire length on LAYER M2 = 157653 um.
[03/21 06:19:01   4534] #Total wire length on LAYER M3 = 222509 um.
[03/21 06:19:01   4534] #Total wire length on LAYER M4 = 93489 um.
[03/21 06:19:01   4534] #Total wire length on LAYER M5 = 77579 um.
[03/21 06:19:01   4534] #Total wire length on LAYER M6 = 47442 um.
[03/21 06:19:01   4534] #Total wire length on LAYER M7 = 32441 um.
[03/21 06:19:01   4534] #Total wire length on LAYER M8 = 22804 um.
[03/21 06:19:01   4534] #Total number of vias = 159014
[03/21 06:19:01   4534] #Total number of multi-cut vias = 2951 (  1.9%)
[03/21 06:19:01   4534] #Total number of single cut vias = 156063 ( 98.1%)
[03/21 06:19:01   4534] #Up-Via Summary (total 159014):
[03/21 06:19:01   4534] #                   single-cut          multi-cut      Total
[03/21 06:19:01   4534] #-----------------------------------------------------------
[03/21 06:19:01   4534] #  Metal 1       80433 ( 97.6%)      1970 (  2.4%)      82403
[03/21 06:19:01   4534] #  Metal 2       57160 (100.0%)         0 (  0.0%)      57160
[03/21 06:19:01   4534] #  Metal 3       12736 (100.0%)         0 (  0.0%)      12736
[03/21 06:19:01   4534] #  Metal 4        2607 (100.0%)         0 (  0.0%)       2607
[03/21 06:19:01   4534] #  Metal 5         827 ( 45.7%)       981 ( 54.3%)       1808
[03/21 06:19:01   4534] #  Metal 6        1284 (100.0%)         0 (  0.0%)       1284
[03/21 06:19:01   4534] #  Metal 7        1016 (100.0%)         0 (  0.0%)       1016
[03/21 06:19:01   4534] #-----------------------------------------------------------
[03/21 06:19:01   4534] #               156063 ( 98.1%)      2951 (  1.9%)     159014 
[03/21 06:19:01   4534] #
[03/21 06:19:01   4534] #Total number of DRC violations = 0
[03/21 06:19:01   4534] #Total number of net violated process antenna rule = 3
[03/21 06:19:01   4534] #
[03/21 06:19:03   4535] #
[03/21 06:19:03   4535] #Start Post Route wire spreading..
[03/21 06:19:03   4536] #
[03/21 06:19:03   4536] #Start data preparation for wire spreading...
[03/21 06:19:03   4536] #
[03/21 06:19:03   4536] #Data preparation is done on Fri Mar 21 06:19:03 2025
[03/21 06:19:03   4536] #
[03/21 06:19:03   4536] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1163.93 (MB), peak = 1454.36 (MB)
[03/21 06:19:03   4536] #
[03/21 06:19:03   4536] #Start Post Route Wire Spread.
[03/21 06:19:05   4538] #Done with 5489 horizontal wires in 5 hboxes and 4444 vertical wires in 10 hboxes.
[03/21 06:19:05   4538] #Complete Post Route Wire Spread.
[03/21 06:19:05   4538] #
[03/21 06:19:05   4538] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:19:05   4538] #Total wire length = 672370 um.
[03/21 06:19:05   4538] #Total half perimeter of net bounding box = 649540 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M1 = 14169 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M2 = 158517 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M3 = 224561 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M4 = 94341 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M5 = 77711 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M6 = 47447 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M7 = 32615 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M8 = 23008 um.
[03/21 06:19:05   4538] #Total number of vias = 159014
[03/21 06:19:05   4538] #Total number of multi-cut vias = 2951 (  1.9%)
[03/21 06:19:05   4538] #Total number of single cut vias = 156063 ( 98.1%)
[03/21 06:19:05   4538] #Up-Via Summary (total 159014):
[03/21 06:19:05   4538] #                   single-cut          multi-cut      Total
[03/21 06:19:05   4538] #-----------------------------------------------------------
[03/21 06:19:05   4538] #  Metal 1       80433 ( 97.6%)      1970 (  2.4%)      82403
[03/21 06:19:05   4538] #  Metal 2       57160 (100.0%)         0 (  0.0%)      57160
[03/21 06:19:05   4538] #  Metal 3       12736 (100.0%)         0 (  0.0%)      12736
[03/21 06:19:05   4538] #  Metal 4        2607 (100.0%)         0 (  0.0%)       2607
[03/21 06:19:05   4538] #  Metal 5         827 ( 45.7%)       981 ( 54.3%)       1808
[03/21 06:19:05   4538] #  Metal 6        1284 (100.0%)         0 (  0.0%)       1284
[03/21 06:19:05   4538] #  Metal 7        1016 (100.0%)         0 (  0.0%)       1016
[03/21 06:19:05   4538] #-----------------------------------------------------------
[03/21 06:19:05   4538] #               156063 ( 98.1%)      2951 (  1.9%)     159014 
[03/21 06:19:05   4538] #
[03/21 06:19:05   4538] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1207.05 (MB), peak = 1454.36 (MB)
[03/21 06:19:05   4538] #
[03/21 06:19:05   4538] #Post Route wire spread is done.
[03/21 06:19:05   4538] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:19:05   4538] #Total wire length = 672370 um.
[03/21 06:19:05   4538] #Total half perimeter of net bounding box = 649540 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M1 = 14169 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M2 = 158517 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M3 = 224561 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M4 = 94341 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M5 = 77711 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M6 = 47447 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M7 = 32615 um.
[03/21 06:19:05   4538] #Total wire length on LAYER M8 = 23008 um.
[03/21 06:19:05   4538] #Total number of vias = 159014
[03/21 06:19:05   4538] #Total number of multi-cut vias = 2951 (  1.9%)
[03/21 06:19:05   4538] #Total number of single cut vias = 156063 ( 98.1%)
[03/21 06:19:05   4538] #Up-Via Summary (total 159014):
[03/21 06:19:05   4538] #                   single-cut          multi-cut      Total
[03/21 06:19:05   4538] #-----------------------------------------------------------
[03/21 06:19:05   4538] #  Metal 1       80433 ( 97.6%)      1970 (  2.4%)      82403
[03/21 06:19:05   4538] #  Metal 2       57160 (100.0%)         0 (  0.0%)      57160
[03/21 06:19:05   4538] #  Metal 3       12736 (100.0%)         0 (  0.0%)      12736
[03/21 06:19:05   4538] #  Metal 4        2607 (100.0%)         0 (  0.0%)       2607
[03/21 06:19:05   4538] #  Metal 5         827 ( 45.7%)       981 ( 54.3%)       1808
[03/21 06:19:05   4538] #  Metal 6        1284 (100.0%)         0 (  0.0%)       1284
[03/21 06:19:05   4538] #  Metal 7        1016 (100.0%)         0 (  0.0%)       1016
[03/21 06:19:05   4538] #-----------------------------------------------------------
[03/21 06:19:05   4538] #               156063 ( 98.1%)      2951 (  1.9%)     159014 
[03/21 06:19:05   4538] #
[03/21 06:19:06   4539] #
[03/21 06:19:06   4539] #Start DRC checking..
[03/21 06:19:21   4554] #    number of violations = 0
[03/21 06:19:21   4554] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1219.92 (MB), peak = 1454.36 (MB)
[03/21 06:19:21   4554] #CELL_VIEW core,init has 0 DRC violations
[03/21 06:19:21   4554] #Total number of DRC violations = 0
[03/21 06:19:21   4554] #Total number of process antenna violations = 4
[03/21 06:19:22   4555] #
[03/21 06:19:22   4555] #Start Post Route via swapping..
[03/21 06:19:45   4578] #    number of violations = 0
[03/21 06:19:45   4578] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1176.46 (MB), peak = 1454.36 (MB)
[03/21 06:19:47   4580] #    number of violations = 0
[03/21 06:19:47   4580] #cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1176.70 (MB), peak = 1454.36 (MB)
[03/21 06:19:47   4580] #CELL_VIEW core,init has 0 DRC violations
[03/21 06:19:47   4580] #Total number of DRC violations = 0
[03/21 06:19:47   4580] #Total number of process antenna violations = 4
[03/21 06:19:47   4580] #Post Route via swapping is done.
[03/21 06:19:47   4580] #Total number of nets with non-default rule or having extra spacing = 189
[03/21 06:19:47   4580] #Total wire length = 672370 um.
[03/21 06:19:47   4580] #Total half perimeter of net bounding box = 649540 um.
[03/21 06:19:47   4580] #Total wire length on LAYER M1 = 14169 um.
[03/21 06:19:47   4580] #Total wire length on LAYER M2 = 158517 um.
[03/21 06:19:47   4580] #Total wire length on LAYER M3 = 224561 um.
[03/21 06:19:47   4580] #Total wire length on LAYER M4 = 94341 um.
[03/21 06:19:47   4580] #Total wire length on LAYER M5 = 77711 um.
[03/21 06:19:47   4580] #Total wire length on LAYER M6 = 47447 um.
[03/21 06:19:47   4580] #Total wire length on LAYER M7 = 32615 um.
[03/21 06:19:47   4580] #Total wire length on LAYER M8 = 23008 um.
[03/21 06:19:47   4580] #Total number of vias = 159014
[03/21 06:19:47   4580] #Total number of multi-cut vias = 110939 ( 69.8%)
[03/21 06:19:47   4580] #Total number of single cut vias = 48075 ( 30.2%)
[03/21 06:19:47   4580] #Up-Via Summary (total 159014):
[03/21 06:19:47   4580] #                   single-cut          multi-cut      Total
[03/21 06:19:47   4580] #-----------------------------------------------------------
[03/21 06:19:47   4580] #  Metal 1       47631 ( 57.8%)     34772 ( 42.2%)      82403
[03/21 06:19:47   4580] #  Metal 2         308 (  0.5%)     56852 ( 99.5%)      57160
[03/21 06:19:47   4580] #  Metal 3          29 (  0.2%)     12707 ( 99.8%)      12736
[03/21 06:19:47   4580] #  Metal 4          23 (  0.9%)      2584 ( 99.1%)       2607
[03/21 06:19:47   4580] #  Metal 5           1 (  0.1%)      1807 ( 99.9%)       1808
[03/21 06:19:47   4580] #  Metal 6          35 (  2.7%)      1249 ( 97.3%)       1284
[03/21 06:19:47   4580] #  Metal 7          48 (  4.7%)       968 ( 95.3%)       1016
[03/21 06:19:47   4580] #-----------------------------------------------------------
[03/21 06:19:47   4580] #                48075 ( 30.2%)    110939 ( 69.8%)     159014 
[03/21 06:19:47   4580] #
[03/21 06:19:47   4580] #detailRoute Statistics:
[03/21 06:19:47   4580] #Cpu time = 00:04:43
[03/21 06:19:47   4580] #Elapsed time = 00:04:43
[03/21 06:19:47   4580] #Increased memory = 3.32 (MB)
[03/21 06:19:47   4580] #Total memory = 1174.97 (MB)
[03/21 06:19:47   4580] #Peak memory = 1454.36 (MB)
[03/21 06:19:48   4580] #
[03/21 06:19:48   4580] #globalDetailRoute statistics:
[03/21 06:19:48   4580] #Cpu time = 00:05:28
[03/21 06:19:48   4580] #Elapsed time = 00:05:28
[03/21 06:19:48   4580] #Increased memory = -91.83 (MB)
[03/21 06:19:48   4580] #Total memory = 1138.41 (MB)
[03/21 06:19:48   4580] #Peak memory = 1454.36 (MB)
[03/21 06:19:48   4580] #Number of warnings = 0
[03/21 06:19:48   4580] #Total number of warnings = 113
[03/21 06:19:48   4580] #Number of fails = 0
[03/21 06:19:48   4580] #Total number of fails = 0
[03/21 06:19:48   4580] #Complete globalDetailRoute on Fri Mar 21 06:19:48 2025
[03/21 06:19:48   4580] #
[03/21 06:19:48   4580] #routeDesign: cpu time = 00:06:11, elapsed time = 00:06:11, memory = 1138.41 (MB), peak = 1454.36 (MB)
[03/21 06:19:48   4580] 
[03/21 06:19:48   4580] *** Summary of all messages that are not suppressed in this session:
[03/21 06:19:48   4580] Severity  ID               Count  Summary                                  
[03/21 06:19:48   4580] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/21 06:19:48   4580] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[03/21 06:19:48   4580] *** Message Summary: 2 warning(s), 0 error(s)
[03/21 06:19:48   4580] 
[03/21 06:19:48   4580] <CMD> setExtractRCMode -engine postRoute
[03/21 06:19:48   4580] <CMD> extractRC
[03/21 06:19:48   4580] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 06:19:48   4580] Extraction called for design 'core' of instances=24419 and nets=26768 using extraction engine 'postRoute' at effort level 'low' .
[03/21 06:19:48   4580] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 06:19:48   4580] RC Extraction called in multi-corner(2) mode.
[03/21 06:19:48   4580] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:19:48   4580] Process corner(s) are loaded.
[03/21 06:19:48   4580]  Corner: Cmax
[03/21 06:19:48   4580]  Corner: Cmin
[03/21 06:19:48   4580] extractDetailRC Option : -outfile /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d  -extended
[03/21 06:19:48   4580] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/21 06:19:48   4580]       RC Corner Indexes            0       1   
[03/21 06:19:48   4580] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:19:48   4580] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/21 06:19:48   4580] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:19:48   4580] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:19:48   4580] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:19:48   4580] Shrink Factor                : 1.00000
[03/21 06:19:48   4581] Initializing multi-corner capacitance tables ... 
[03/21 06:19:48   4581] Initializing multi-corner resistance tables ...
[03/21 06:19:49   4581] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1486.8M)
[03/21 06:19:49   4581] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for storing RC.
[03/21 06:19:49   4582] Extracted 10.0005% (CPU Time= 0:00:01.4  MEM= 1592.1M)
[03/21 06:19:49   4582] Extracted 20.0005% (CPU Time= 0:00:01.5  MEM= 1592.1M)
[03/21 06:19:50   4583] Extracted 30.0006% (CPU Time= 0:00:02.1  MEM= 1596.1M)
[03/21 06:19:50   4583] Extracted 40.0006% (CPU Time= 0:00:02.4  MEM= 1596.1M)
[03/21 06:19:50   4583] Extracted 50.0007% (CPU Time= 0:00:02.5  MEM= 1596.1M)
[03/21 06:19:51   4583] Extracted 60.0007% (CPU Time= 0:00:02.7  MEM= 1596.1M)
[03/21 06:19:51   4583] Extracted 70.0008% (CPU Time= 0:00:02.8  MEM= 1596.1M)
[03/21 06:19:51   4584] Extracted 80.0008% (CPU Time= 0:00:03.1  MEM= 1596.1M)
[03/21 06:19:51   4584] Extracted 90.0008% (CPU Time= 0:00:03.5  MEM= 1596.1M)
[03/21 06:19:52   4585] Extracted 100% (CPU Time= 0:00:04.5  MEM= 1596.1M)
[03/21 06:19:53   4585] Number of Extracted Resistors     : 410656
[03/21 06:19:53   4585] Number of Extracted Ground Cap.   : 411078
[03/21 06:19:53   4585] Number of Extracted Coupling Cap. : 649164
[03/21 06:19:53   4585] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:19:53   4585] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/21 06:19:53   4585]  Corner: Cmax
[03/21 06:19:53   4585]  Corner: Cmin
[03/21 06:19:53   4586] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1560.1M)
[03/21 06:19:53   4586] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb_Filter.rcdb.d' for storing RC.
[03/21 06:19:53   4586] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26612 times net's RC data read were performed.
[03/21 06:19:53   4586] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1560.074M)
[03/21 06:19:54   4586] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:19:54   4586] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:01.0, current mem=1560.074M)
[03/21 06:19:54   4586] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.0  Real Time: 0:00:06.0  MEM: 1560.074M)
[03/21 06:19:54   4586] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/21 06:19:54   4586] <CMD> optDesign -postRoute -setup -hold
[03/21 06:19:54   4586] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/21 06:19:54   4586] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/21 06:19:54   4586] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/21 06:19:54   4586] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/21 06:19:54   4586] -setupDynamicPowerViewAsDefaultView false
[03/21 06:19:54   4586]                                            # bool, default=false, private
[03/21 06:19:54   4586] #spOpts: N=65 
[03/21 06:19:54   4586] Core basic site is core
[03/21 06:19:54   4586] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 06:19:54   4587] Summary for sequential cells idenfication: 
[03/21 06:19:54   4587] Identified SBFF number: 199
[03/21 06:19:54   4587] Identified MBFF number: 0
[03/21 06:19:54   4587] Not identified SBFF number: 0
[03/21 06:19:54   4587] Not identified MBFF number: 0
[03/21 06:19:54   4587] Number of sequential cells which are not FFs: 104
[03/21 06:19:54   4587] 
[03/21 06:19:54   4587] #spOpts: N=65 mergeVia=F 
[03/21 06:19:55   4587] Switching SI Aware to true by default in postroute mode   
[03/21 06:19:55   4587] GigaOpt running with 1 threads.
[03/21 06:19:55   4587] Info: 1 threads available for lower-level modules during optimization.
[03/21 06:19:55   4587] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/21 06:19:55   4587] 	Cell FILL1_LL, site bcore.
[03/21 06:19:55   4587] 	Cell FILL_NW_HH, site bcore.
[03/21 06:19:55   4587] 	Cell FILL_NW_LL, site bcore.
[03/21 06:19:55   4587] 	Cell GFILL, site gacore.
[03/21 06:19:55   4587] 	Cell GFILL10, site gacore.
[03/21 06:19:55   4587] 	Cell GFILL2, site gacore.
[03/21 06:19:55   4587] 	Cell GFILL3, site gacore.
[03/21 06:19:55   4587] 	Cell GFILL4, site gacore.
[03/21 06:19:55   4587] 	Cell LVLLHCD1, site bcore.
[03/21 06:19:55   4587] 	Cell LVLLHCD2, site bcore.
[03/21 06:19:55   4587] 	Cell LVLLHCD4, site bcore.
[03/21 06:19:55   4587] 	Cell LVLLHCD8, site bcore.
[03/21 06:19:55   4587] 	Cell LVLLHD1, site bcore.
[03/21 06:19:55   4587] 	Cell LVLLHD2, site bcore.
[03/21 06:19:55   4587] 	Cell LVLLHD4, site bcore.
[03/21 06:19:55   4587] 	Cell LVLLHD8, site bcore.
[03/21 06:19:55   4587] .
[03/21 06:19:55   4587] Initializing multi-corner capacitance tables ... 
[03/21 06:19:55   4587] Initializing multi-corner resistance tables ...
[03/21 06:19:55   4588] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/21 06:19:55   4588] Type 'man IMPOPT-7077' for more detail.
[03/21 06:19:57   4589] Effort level <high> specified for reg2reg path_group
[03/21 06:19:57   4589] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1510.8M, totSessionCpu=1:16:30 **
[03/21 06:19:57   4589] #Created 849 library cell signatures
[03/21 06:19:57   4589] #Created 26768 NETS and 0 SPECIALNETS signatures
[03/21 06:19:57   4589] #Created 24420 instance signatures
[03/21 06:19:57   4589] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.38 (MB), peak = 1454.36 (MB)
[03/21 06:19:57   4590] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1185.38 (MB), peak = 1454.36 (MB)
[03/21 06:19:57   4590] #spOpts: N=65 
[03/21 06:19:57   4590] Begin checking placement ... (start mem=1510.8M, init mem=1510.8M)
[03/21 06:19:57   4590] *info: Placed = 24419          (Fixed = 49)
[03/21 06:19:57   4590] *info: Unplaced = 0           
[03/21 06:19:57   4590] Placement Density:7.72%(112137/1452893)
[03/21 06:19:57   4590] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1510.8M)
[03/21 06:19:57   4590]  Initial DC engine is -> aae
[03/21 06:19:57   4590]  
[03/21 06:19:57   4590]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/21 06:19:57   4590]  
[03/21 06:19:57   4590]  
[03/21 06:19:57   4590]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/21 06:19:57   4590]  
[03/21 06:19:57   4590] Reset EOS DB
[03/21 06:19:57   4590] Ignoring AAE DB Resetting ...
[03/21 06:19:57   4590]  Set Options for AAE Based Opt flow 
[03/21 06:19:57   4590] *** optDesign -postRoute ***
[03/21 06:19:57   4590] DRC Margin: user margin 0.0; extra margin 0
[03/21 06:19:57   4590] Setup Target Slack: user slack 0
[03/21 06:19:57   4590] Hold Target Slack: user slack 0
[03/21 06:19:57   4590] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/21 06:19:57   4590] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/21 06:19:57   4590] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/21 06:19:57   4590] -setupDynamicPowerViewAsDefaultView false
[03/21 06:19:57   4590]                                            # bool, default=false, private
[03/21 06:19:58   4590] Include MVT Delays for Hold Opt
[03/21 06:19:58   4590] ** INFO : this run is activating 'postRoute' automaton
[03/21 06:19:58   4590] 
[03/21 06:19:58   4590] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/21 06:19:58   4590] 
[03/21 06:19:58   4590] Type 'man IMPOPT-3663' for more detail.
[03/21 06:19:58   4591] 
[03/21 06:19:58   4591] Power view               = WC_VIEW
[03/21 06:19:58   4591] Number of VT partitions  = 2
[03/21 06:19:58   4591] Standard cells in design = 811
[03/21 06:19:58   4591] Instances in design      = 24419
[03/21 06:19:58   4591] 
[03/21 06:19:58   4591] Instance distribution across the VT partitions:
[03/21 06:19:58   4591] 
[03/21 06:19:58   4591]  LVT : inst = 14392 (58.9%), cells = 335 (41%)
[03/21 06:19:58   4591]    Lib tcbn65gpluswc        : inst = 14392 (58.9%)
[03/21 06:19:58   4591] 
[03/21 06:19:58   4591]  HVT : inst = 10024 (41.1%), cells = 457 (56%)
[03/21 06:19:58   4591]    Lib tcbn65gpluswc        : inst = 10024 (41.1%)
[03/21 06:19:58   4591] 
[03/21 06:19:58   4591] Reporting took 0 sec
[03/21 06:19:58   4591] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 06:19:58   4591] Extraction called for design 'core' of instances=24419 and nets=26768 using extraction engine 'postRoute' at effort level 'low' .
[03/21 06:19:58   4591] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 06:19:58   4591] RC Extraction called in multi-corner(2) mode.
[03/21 06:19:58   4591] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:19:58   4591] Process corner(s) are loaded.
[03/21 06:19:58   4591]  Corner: Cmax
[03/21 06:19:58   4591]  Corner: Cmin
[03/21 06:19:58   4591] extractDetailRC Option : -outfile /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d -maxResLength 200  -extended
[03/21 06:19:58   4591] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/21 06:19:58   4591]       RC Corner Indexes            0       1   
[03/21 06:19:58   4591] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:19:58   4591] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/21 06:19:58   4591] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:19:58   4591] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:19:58   4591] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:19:58   4591] Shrink Factor                : 1.00000
[03/21 06:19:58   4591] Initializing multi-corner capacitance tables ... 
[03/21 06:19:58   4591] Initializing multi-corner resistance tables ...
[03/21 06:19:59   4591] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1502.8M)
[03/21 06:19:59   4592] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for storing RC.
[03/21 06:20:00   4592] Extracted 10.0005% (CPU Time= 0:00:01.4  MEM= 1592.1M)
[03/21 06:20:00   4592] Extracted 20.0005% (CPU Time= 0:00:01.6  MEM= 1592.1M)
[03/21 06:20:00   4593] Extracted 30.0006% (CPU Time= 0:00:02.1  MEM= 1596.1M)
[03/21 06:20:01   4593] Extracted 40.0006% (CPU Time= 0:00:02.4  MEM= 1596.1M)
[03/21 06:20:01   4593] Extracted 50.0007% (CPU Time= 0:00:02.6  MEM= 1596.1M)
[03/21 06:20:01   4594] Extracted 60.0007% (CPU Time= 0:00:02.8  MEM= 1596.1M)
[03/21 06:20:01   4594] Extracted 70.0008% (CPU Time= 0:00:03.0  MEM= 1596.1M)
[03/21 06:20:01   4594] Extracted 80.0008% (CPU Time= 0:00:03.3  MEM= 1596.1M)
[03/21 06:20:02   4595] Extracted 90.0008% (CPU Time= 0:00:03.6  MEM= 1596.1M)
[03/21 06:20:03   4596] Extracted 100% (CPU Time= 0:00:04.7  MEM= 1596.1M)
[03/21 06:20:03   4596] Number of Extracted Resistors     : 410656
[03/21 06:20:03   4596] Number of Extracted Ground Cap.   : 411078
[03/21 06:20:03   4596] Number of Extracted Coupling Cap. : 649164
[03/21 06:20:03   4596] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:20:03   4596] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/21 06:20:03   4596]  Corner: Cmax
[03/21 06:20:03   4596]  Corner: Cmin
[03/21 06:20:03   4596] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1576.1M)
[03/21 06:20:03   4596] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb_Filter.rcdb.d' for storing RC.
[03/21 06:20:04   4596] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26612 times net's RC data read were performed.
[03/21 06:20:04   4597] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1576.059M)
[03/21 06:20:04   4597] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:20:04   4597] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1576.059M)
[03/21 06:20:04   4597] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.0  Real Time: 0:00:06.0  MEM: 1576.059M)
[03/21 06:20:04   4597] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:20:04   4597] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1576.1M)
[03/21 06:20:04   4597] Initializing multi-corner capacitance tables ... 
[03/21 06:20:04   4597] Initializing multi-corner resistance tables ...
[03/21 06:20:06   4598] **INFO: Starting Blocking QThread with 1 CPU
[03/21 06:20:06   4598]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/21 06:20:06   4598] #################################################################################
[03/21 06:20:06   4598] # Design Stage: PostRoute
[03/21 06:20:06   4598] # Design Name: core
[03/21 06:20:06   4598] # Design Mode: 65nm
[03/21 06:20:06   4598] # Analysis Mode: MMMC OCV 
[03/21 06:20:06   4598] # Parasitics Mode: SPEF/RCDB
[03/21 06:20:06   4598] # Signoff Settings: SI Off 
[03/21 06:20:06   4598] #################################################################################
[03/21 06:20:06   4598] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:20:06   4598] Calculate late delays in OCV mode...
[03/21 06:20:06   4598] Calculate early delays in OCV mode...
[03/21 06:20:06   4598] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/21 06:20:06   4598] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/21 06:20:06   4598] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:20:06   4598] End delay calculation. (MEM=0 CPU=0:00:03.3 REAL=0:00:03.0)
[03/21 06:20:06   4598] *** CDM Built up (cpu=0:00:03.6  real=0:00:03.0  mem= 0.0M) ***
[03/21 06:20:06   4598] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:00:20.3 mem=0.0M)
[03/21 06:20:06   4598] Done building cte hold timing graph (HoldAware) cpu=0:00:05.3 real=0:00:05.0 totSessionCpu=0:00:20.3 mem=0.0M ***
[03/21 06:20:12   4603]  
_______________________________________________________________________
[03/21 06:20:12   4603] Starting SI iteration 1 using Infinite Timing Windows
[03/21 06:20:12   4603] Begin IPO call back ...
[03/21 06:20:12   4603] End IPO call back ...
[03/21 06:20:12   4604] #################################################################################
[03/21 06:20:12   4604] # Design Stage: PostRoute
[03/21 06:20:12   4604] # Design Name: core
[03/21 06:20:12   4604] # Design Mode: 65nm
[03/21 06:20:12   4604] # Analysis Mode: MMMC OCV 
[03/21 06:20:12   4604] # Parasitics Mode: SPEF/RCDB
[03/21 06:20:12   4604] # Signoff Settings: SI On 
[03/21 06:20:12   4604] #################################################################################
[03/21 06:20:12   4604] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:20:12   4604] Setting infinite Tws ...
[03/21 06:20:12   4604] First Iteration Infinite Tw... 
[03/21 06:20:12   4604] Calculate early delays in OCV mode...
[03/21 06:20:12   4604] Calculate late delays in OCV mode...
[03/21 06:20:12   4604] Topological Sorting (CPU = 0:00:00.1, MEM = 1602.7M, InitMEM = 1602.7M)
[03/21 06:20:18   4610] AAE_INFO-618: Total number of nets in the design is 26768,  100.0 percent of the nets selected for SI analysis
[03/21 06:20:18   4610] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:20:18   4610] End delay calculation. (MEM=1619.22 CPU=0:00:05.7 REAL=0:00:05.0)
[03/21 06:20:18   4610] Save waveform /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/.AAE_L81BEr/.AAE_8748/waveform.data...
[03/21 06:20:18   4610] *** CDM Built up (cpu=0:00:06.5  real=0:00:06.0  mem= 1619.2M) ***
[03/21 06:20:19   4611] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1619.2M)
[03/21 06:20:19   4611] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 06:20:19   4611] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1619.2M)
[03/21 06:20:19   4611] 
[03/21 06:20:19   4611] Executing IPO callback for view pruning ..
[03/21 06:20:19   4611] Starting SI iteration 2
[03/21 06:20:19   4611] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:20:19   4611] Calculate early delays in OCV mode...
[03/21 06:20:19   4611] Calculate late delays in OCV mode...
[03/21 06:20:21   4613] AAE_INFO-618: Total number of nets in the design is 26768,  6.4 percent of the nets selected for SI analysis
[03/21 06:20:21   4613] End delay calculation. (MEM=1595.26 CPU=0:00:01.8 REAL=0:00:02.0)
[03/21 06:20:21   4613] *** CDM Built up (cpu=0:00:01.9  real=0:00:02.0  mem= 1595.3M) ***
[03/21 06:20:22   4614] *** Done Building Timing Graph (cpu=0:00:10.4 real=0:00:10.0 totSessionCpu=1:16:54 mem=1595.3M)
[03/21 06:20:22   4614] ** Profile ** Start :  cpu=0:00:00.0, mem=1595.3M
[03/21 06:20:22   4614] ** Profile ** Other data :  cpu=0:00:00.2, mem=1595.3M
[03/21 06:20:22   4614] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1595.3M
[03/21 06:20:23   4614] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1595.3M
[03/21 06:20:23   4614] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.701  | -0.271  | -0.701  |
|           TNS (ns):|-167.198 | -61.272 |-105.927 |
|    Violating Paths:|   807   |   647   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.718%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:26, mem = 1520.3M, totSessionCpu=1:16:55 **
[03/21 06:20:23   4614] Setting latch borrow mode to budget during optimization.
[03/21 06:20:24   4616] Glitch fixing enabled
[03/21 06:20:24   4616] <optDesign CMD> fixdrv  all VT Cells
[03/21 06:20:24   4616] Leakage Power Opt: re-selecting buf/inv list 
[03/21 06:20:24   4616] Summary for sequential cells idenfication: 
[03/21 06:20:24   4616] Identified SBFF number: 199
[03/21 06:20:24   4616] Identified MBFF number: 0
[03/21 06:20:24   4616] Not identified SBFF number: 0
[03/21 06:20:24   4616] Not identified MBFF number: 0
[03/21 06:20:24   4616] Number of sequential cells which are not FFs: 104
[03/21 06:20:24   4616] 
[03/21 06:20:24   4616] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:20:24   4616] optDesignOneStep: Leakage Power Flow
[03/21 06:20:24   4616] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:20:24   4616] **INFO: Start fixing DRV (Mem = 1587.11M) ...
[03/21 06:20:24   4616] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/21 06:20:24   4616] **INFO: Start fixing DRV iteration 1 ...
[03/21 06:20:24   4616] Begin: GigaOpt DRV Optimization
[03/21 06:20:24   4616] Glitch fixing enabled
[03/21 06:20:24   4616] Info: 189 clock nets excluded from IPO operation.
[03/21 06:20:24   4616] Summary for sequential cells idenfication: 
[03/21 06:20:24   4616] Identified SBFF number: 199
[03/21 06:20:24   4616] Identified MBFF number: 0
[03/21 06:20:24   4616] Not identified SBFF number: 0
[03/21 06:20:24   4616] Not identified MBFF number: 0
[03/21 06:20:24   4616] Number of sequential cells which are not FFs: 104
[03/21 06:20:24   4616] 
[03/21 06:20:24   4616] DRV pessimism of 5.00% is used.
[03/21 06:20:24   4616] PhyDesignGrid: maxLocalDensity 0.96
[03/21 06:20:24   4616] #spOpts: N=65 mergeVia=F 
[03/21 06:20:28   4620] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:20:28   4620] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/21 06:20:28   4620] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:20:28   4620] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/21 06:20:28   4620] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:20:28   4620] DEBUG: @coeDRVCandCache::init.
[03/21 06:20:28   4620] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 06:20:29   4620] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|   7.72  |            |           |
[03/21 06:20:29   4620] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 06:20:29   4620] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.70 |          0|          0|          0|   7.72  |   0:00:00.0|    1841.3M|
[03/21 06:20:29   4620] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:20:29   4620] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:20:29   4620] Layer 3 has 189 constrained nets 
[03/21 06:20:29   4620] Layer 7 has 355 constrained nets 
[03/21 06:20:29   4620] **** End NDR-Layer Usage Statistics ****
[03/21 06:20:29   4620] 
[03/21 06:20:29   4620] *** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1841.3M) ***
[03/21 06:20:29   4620] 
[03/21 06:20:29   4620] Begin: glitch net info
[03/21 06:20:29   4620] glitch slack range: number of glitch nets
[03/21 06:20:29   4620] glitch slack < -0.32 : 0
[03/21 06:20:29   4620] -0.32 < glitch slack < -0.28 : 0
[03/21 06:20:29   4620] -0.28 < glitch slack < -0.24 : 0
[03/21 06:20:29   4620] -0.24 < glitch slack < -0.2 : 0
[03/21 06:20:29   4620] -0.2 < glitch slack < -0.16 : 0
[03/21 06:20:29   4620] -0.16 < glitch slack < -0.12 : 0
[03/21 06:20:29   4620] -0.12 < glitch slack < -0.08 : 0
[03/21 06:20:29   4620] -0.08 < glitch slack < -0.04 : 0
[03/21 06:20:29   4620] -0.04 < glitch slack : 0
[03/21 06:20:29   4620] End: glitch net info
[03/21 06:20:29   4620] DEBUG: @coeDRVCandCache::cleanup.
[03/21 06:20:29   4621] drv optimizer changes nothing and skips refinePlace
[03/21 06:20:29   4621] End: GigaOpt DRV Optimization
[03/21 06:20:29   4621] **optDesign ... cpu = 0:00:31, real = 0:00:32, mem = 1709.1M, totSessionCpu=1:17:01 **
[03/21 06:20:29   4621] *info:
[03/21 06:20:29   4621] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1709.14M).
[03/21 06:20:29   4621] Leakage Power Opt: resetting the buf/inv selection
[03/21 06:20:29   4621] ** Profile ** Start :  cpu=0:00:00.0, mem=1709.1M
[03/21 06:20:29   4621] ** Profile ** Other data :  cpu=0:00:00.2, mem=1709.1M
[03/21 06:20:29   4621] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1719.2M
[03/21 06:20:30   4621] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1719.2M
[03/21 06:20:30   4621] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.08min real=0.08min mem=1709.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.701  | -0.271  | -0.701  |
|           TNS (ns):|-167.198 | -61.272 |-105.927 |
|    Violating Paths:|   807   |   647   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.718%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1719.2M
[03/21 06:20:30   4621] **optDesign ... cpu = 0:00:32, real = 0:00:33, mem = 1709.1M, totSessionCpu=1:17:02 **
[03/21 06:20:30   4622]   Timing Snapshot: (REF)
[03/21 06:20:30   4622]      Weighted WNS: 0.000
[03/21 06:20:30   4622]       All  PG WNS: 0.000
[03/21 06:20:30   4622]       High PG WNS: 0.000
[03/21 06:20:30   4622]       All  PG TNS: 0.000
[03/21 06:20:30   4622]       High PG TNS: 0.000
[03/21 06:20:30   4622]          Tran DRV: 0
[03/21 06:20:30   4622]           Cap DRV: 0
[03/21 06:20:30   4622]        Fanout DRV: 0
[03/21 06:20:30   4622]            Glitch: 0
[03/21 06:20:30   4622] *** Timing NOT met, worst failing slack is -0.701
[03/21 06:20:30   4622] *** Check timing (0:00:00.0)
[03/21 06:20:30   4622] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:20:30   4622] optDesignOneStep: Leakage Power Flow
[03/21 06:20:30   4622] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:20:30   4622] Begin: GigaOpt Optimization in WNS mode
[03/21 06:20:30   4622] Info: 189 clock nets excluded from IPO operation.
[03/21 06:20:30   4622] PhyDesignGrid: maxLocalDensity 0.96
[03/21 06:20:30   4622] #spOpts: N=65 mergeVia=F 
[03/21 06:20:34   4626] *info: 189 clock nets excluded
[03/21 06:20:34   4626] *info: 2 special nets excluded.
[03/21 06:20:34   4626] *info: 154 no-driver nets excluded.
[03/21 06:20:35   4627] ** GigaOpt Optimizer WNS Slack -0.701 TNS Slack -167.200 Density 7.72
[03/21 06:20:35   4627] Optimizer WNS Pass 0
[03/21 06:20:35   4627] Active Path Group: reg2reg  
[03/21 06:20:35   4627] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:35   4627] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:20:35   4627] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:35   4627] |  -0.271|   -0.701| -61.273| -167.200|     7.72%|   0:00:00.0| 1795.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:37   4629] |  -0.263|   -0.701| -60.700| -166.627|     7.72%|   0:00:02.0| 1800.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:37   4629] |  -0.263|   -0.701| -60.922| -166.848|     7.72%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_16_/D   |
[03/21 06:20:37   4629] |  -0.262|   -0.701| -60.715| -166.641|     7.72%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:37   4629] |  -0.262|   -0.701| -60.509| -166.436|     7.72%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:37   4629] |  -0.262|   -0.701| -60.499| -166.426|     7.72%|   0:00:00.0| 1800.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:40   4632] |  -0.263|   -0.701| -60.402| -166.329|     7.72%|   0:00:03.0| 1802.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:40   4632] |  -0.263|   -0.701| -60.378| -166.304|     7.73%|   0:00:00.0| 1802.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:40   4632] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:46   4638] skewClock has inserted FE_USKC4271_CTS_58 (BUFFD4)
[03/21 06:20:46   4638] skewClock has inserted FE_USKC4272_CTS_59 (BUFFD4)
[03/21 06:20:46   4638] skewClock has inserted FE_USKC4273_CTS_58 (BUFFD8)
[03/21 06:20:46   4638] skewClock has inserted FE_USKC4274_CTS_58 (BUFFD8)
[03/21 06:20:46   4638] skewClock has inserted FE_USKC4275_CTS_50 (BUFFD8)
[03/21 06:20:46   4638] skewClock has inserted FE_USKC4276_CTS_50 (CKND4)
[03/21 06:20:46   4638] skewClock has inserted FE_USKC4277_CTS_50 (CKND4)
[03/21 06:20:46   4638] skewClock has inserted FE_USKC4278_CTS_50 (BUFFD12)
[03/21 06:20:46   4638] skewClock has inserted FE_USKC4279_CTS_54 (BUFFD8)
[03/21 06:20:46   4638] skewClock has inserted ofifo_inst/FE_USKC4280_CTS_47 (BUFFD8)
[03/21 06:20:46   4638] skewClock has inserted ofifo_inst/FE_USKC4281_CTS_47 (BUFFD4)
[03/21 06:20:46   4638] skewClock has inserted ofifo_inst/FE_USKC4282_CTS_47 (CKBD6)
[03/21 06:20:46   4638] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4283_CTS_56 (BUFFD4)
[03/21 06:20:46   4638] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4284_CTS_56 (BUFFD4)
[03/21 06:20:46   4638] skewClock sized 0 and inserted 14 insts
[03/21 06:20:47   4639] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:47   4639] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:20:47   4639] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:48   4640] |  -0.125|   -0.737| -61.561| -173.375|     7.73%|   0:00:08.0| 1834.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:48   4640] |  -0.125|   -0.737| -61.439| -173.254|     7.73%|   0:00:00.0| 1834.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:48   4640] |  -0.125|   -0.737| -61.251| -173.065|     7.73%|   0:00:00.0| 1834.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:48   4640] |  -0.125|   -0.737| -61.246| -173.061|     7.73%|   0:00:00.0| 1834.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:48   4640] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:49   4641] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:49   4641] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:20:49   4641] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:49   4641] |  -0.125|   -0.737| -61.246| -173.061|     7.73%|   0:00:01.0| 1835.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:49   4641] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:49   4641] 
[03/21 06:20:49   4641] *** Finish Core Optimize Step (cpu=0:00:13.8 real=0:00:14.0 mem=1835.4M) ***
[03/21 06:20:49   4641] Active Path Group: default 
[03/21 06:20:49   4641] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:49   4641] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:20:49   4641] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:49   4641] |  -0.737|   -0.737|-111.815| -173.061|     7.73%|   0:00:00.0| 1835.4M|   WC_VIEW|  default| out[158]                                           |
[03/21 06:20:50   4642] |  -0.737|   -0.737|-111.799| -173.045|     7.73%|   0:00:01.0| 1835.4M|   WC_VIEW|  default| out[158]                                           |
[03/21 06:20:50   4642] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:50   4642] 
[03/21 06:20:50   4642] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=1835.4M) ***
[03/21 06:20:50   4642] 
[03/21 06:20:50   4642] *** Finished Optimize Step Cumulative (cpu=0:00:14.7 real=0:00:15.0 mem=1835.4M) ***
[03/21 06:20:50   4642] ** GigaOpt Optimizer WNS Slack -0.737 TNS Slack -173.045 Density 7.73
[03/21 06:20:50   4642] Update Timing Windows (Threshold 0.014) ...
[03/21 06:20:50   4642] Re Calculate Delays on 13 Nets
[03/21 06:20:50   4642] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:20:50   4642] Layer 3 has 203 constrained nets 
[03/21 06:20:50   4642] Layer 7 has 357 constrained nets 
[03/21 06:20:50   4642] **** End NDR-Layer Usage Statistics ****
[03/21 06:20:50   4642] 
[03/21 06:20:50   4642] *** Finish Post Route Setup Fixing (cpu=0:00:15.1 real=0:00:15.0 mem=1835.4M) ***
[03/21 06:20:50   4642] #spOpts: N=65 
[03/21 06:20:50   4642] *** Starting refinePlace (1:17:22 mem=1816.3M) ***
[03/21 06:20:50   4642] Total net bbox length = 6.120e+05 (3.310e+05 2.810e+05) (ext = 1.408e+05)
[03/21 06:20:50   4642] Starting refinePlace ...
[03/21 06:20:50   4642] default core: bins with density >  0.75 =  6.8 % ( 340 / 5000 )
[03/21 06:20:50   4642] Density distribution unevenness ratio = 89.028%
[03/21 06:20:50   4642]   Spread Effort: high, post-route mode, useDDP on.
[03/21 06:20:50   4642] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1816.3MB) @(1:17:23 - 1:17:23).
[03/21 06:20:50   4642] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:20:50   4642] wireLenOptFixPriorityInst 2448 inst fixed
[03/21 06:20:51   4642] Move report: legalization moves 20 insts, mean move: 2.29 um, max move: 6.40 um
[03/21 06:20:51   4642] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/FE_RC_12253_0): (902.80, 498.40) --> (905.60, 502.00)
[03/21 06:20:51   4642] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1816.3MB) @(1:17:23 - 1:17:23).
[03/21 06:20:51   4642] Move report: Detail placement moves 20 insts, mean move: 2.29 um, max move: 6.40 um
[03/21 06:20:51   4642] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/FE_RC_12253_0): (902.80, 498.40) --> (905.60, 502.00)
[03/21 06:20:51   4642] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1816.3MB
[03/21 06:20:51   4642] Statistics of distance of Instance movement in refine placement:
[03/21 06:20:51   4642]   maximum (X+Y) =         6.40 um
[03/21 06:20:51   4642]   inst (mac_array_instance/col_idx_5__mac_col_inst/FE_RC_12253_0) with max move: (902.8, 498.4) -> (905.6, 502)
[03/21 06:20:51   4642]   mean    (X+Y) =         2.29 um
[03/21 06:20:51   4642] Summary Report:
[03/21 06:20:51   4642] Instances move: 20 (out of 24411 movable)
[03/21 06:20:51   4642] Mean displacement: 2.29 um
[03/21 06:20:51   4642] Max displacement: 6.40 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/FE_RC_12253_0) (902.8, 498.4) -> (905.6, 502)
[03/21 06:20:51   4642] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[03/21 06:20:51   4642] Total instances moved : 20
[03/21 06:20:51   4643] Total net bbox length = 6.120e+05 (3.311e+05 2.810e+05) (ext = 1.408e+05)
[03/21 06:20:51   4643] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1816.3MB
[03/21 06:20:51   4643] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1816.3MB) @(1:17:22 - 1:17:23).
[03/21 06:20:51   4643] *** Finished refinePlace (1:17:23 mem=1816.3M) ***
[03/21 06:20:51   4643] #spOpts: N=65 
[03/21 06:20:51   4643] default core: bins with density >  0.75 = 16.4 % ( 822 / 5000 )
[03/21 06:20:51   4643] Density distribution unevenness ratio = 79.225%
[03/21 06:20:51   4643] End: GigaOpt Optimization in WNS mode
[03/21 06:20:51   4643] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:20:51   4643] optDesignOneStep: Leakage Power Flow
[03/21 06:20:51   4643] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:20:51   4643] Begin: GigaOpt Optimization in TNS mode
[03/21 06:20:51   4643] Info: 203 clock nets excluded from IPO operation.
[03/21 06:20:51   4643] PhyDesignGrid: maxLocalDensity 0.96
[03/21 06:20:51   4643] #spOpts: N=65 
[03/21 06:20:55   4647] *info: 203 clock nets excluded
[03/21 06:20:55   4647] *info: 2 special nets excluded.
[03/21 06:20:55   4647] *info: 154 no-driver nets excluded.
[03/21 06:20:56   4648] ** GigaOpt Optimizer WNS Slack -0.737 TNS Slack -173.050 Density 7.73
[03/21 06:20:56   4648] Optimizer TNS Opt
[03/21 06:20:56   4649] Active Path Group: reg2reg  
[03/21 06:20:57   4649] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:57   4649] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:20:57   4649] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:20:57   4649] |  -0.125|   -0.737| -61.250| -173.050|     7.73%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:58   4650] |  -0.125|   -0.737| -60.814| -172.614|     7.73%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:58   4650] |  -0.125|   -0.737| -60.380| -172.181|     7.73%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:20:59   4651] |  -0.125|   -0.737| -58.912| -170.712|     7.73%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/21 06:20:59   4651] |        |         |        |         |          |            |        |          |         | _reg_59_/E                                         |
[03/21 06:20:59   4651] |  -0.125|   -0.737| -58.897| -170.698|     7.73%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/query_q |
[03/21 06:20:59   4651] |        |         |        |         |          |            |        |          |         | _reg_59_/E                                         |
[03/21 06:21:00   4652] |  -0.125|   -0.737| -52.430| -164.230|     7.73%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:21:00   4652] |        |         |        |         |          |            |        |          |         | eg_16_/D                                           |
[03/21 06:21:01   4653] |  -0.125|   -0.737| -52.337| -164.138|     7.73%|   0:00:01.0| 1831.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_8__mac_col_inst/key_q_r |
[03/21 06:21:01   4653] |        |         |        |         |          |            |        |          |         | eg_2_/E                                            |
[03/21 06:21:01   4653] |  -0.125|   -0.737| -50.653| -162.453|     7.73%|   0:00:00.0| 1831.5M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/21 06:21:01   4653] |        |         |        |         |          |            |        |          |         | eg_3_/D                                            |
[03/21 06:21:01   4653] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:21:08   4660] skewClock has sized FE_USKC4278_CTS_50 (BUFFD16)
[03/21 06:21:08   4660] skewClock has sized mac_array_instance/col_idx_6__mac_col_inst/FE_USKC3798_CTS_11 (BUFFD8)
[03/21 06:21:08   4660] skewClock has sized CTS_ccl_BUF_clk_G0_L4_2 (CKBD12)
[03/21 06:21:08   4660] skewClock has inserted mac_array_instance/col_idx_6__mac_col_inst/FE_USKC4292_CTS_11 (CKBD6)
[03/21 06:21:08   4660] skewClock has inserted mac_array_instance/col_idx_6__mac_col_inst/FE_USKC4293_CTS_10 (BUFFD6)
[03/21 06:21:08   4660] skewClock has inserted mac_array_instance/col_idx_8__mac_col_inst/FE_USKC4294_CTS_10 (CKBD16)
[03/21 06:21:08   4660] skewClock has inserted mac_array_instance/col_idx_8__mac_col_inst/FE_USKC4295_CTS_11 (BUFFD12)
[03/21 06:21:08   4660] skewClock has inserted FE_USKC4296_CTS_57 (BUFFD8)
[03/21 06:21:08   4660] skewClock has inserted FE_USKC4297_CTS_57 (BUFFD4)
[03/21 06:21:08   4660] skewClock has inserted FE_USKC4298_CTS_57 (BUFFD12)
[03/21 06:21:08   4660] skewClock has inserted ofifo_inst/FE_USKC4299_CTS_50 (BUFFD4)
[03/21 06:21:08   4660] skewClock has inserted ofifo_inst/FE_USKC4300_CTS_50 (CKND12)
[03/21 06:21:08   4660] skewClock has inserted ofifo_inst/FE_USKC4301_CTS_50 (CKND12)
[03/21 06:21:08   4660] skewClock has inserted ofifo_inst/FE_USKC4302_CTS_49 (BUFFD8)
[03/21 06:21:08   4660] skewClock has inserted ofifo_inst/FE_USKC4303_CTS_49 (BUFFD4)
[03/21 06:21:08   4660] skewClock has inserted ofifo_inst/FE_USKC4304_CTS_49 (BUFFD12)
[03/21 06:21:08   4660] skewClock has inserted ofifo_inst/FE_USKC4305_CTS_52 (BUFFD8)
[03/21 06:21:08   4660] skewClock has inserted ofifo_inst/FE_USKC4306_CTS_52 (BUFFD4)
[03/21 06:21:08   4660] skewClock has inserted ofifo_inst/FE_USKC4307_CTS_52 (BUFFD4)
[03/21 06:21:08   4660] skewClock has inserted mac_array_instance/col_idx_8__mac_col_inst/FE_USKC4308_CTS_10 (CKBD16)
[03/21 06:21:08   4660] skewClock has inserted mac_array_instance/col_idx_8__mac_col_inst/FE_USKC4309_CTS_11 (BUFFD12)
[03/21 06:21:08   4660] skewClock has inserted ofifo_inst/FE_USKC4310_CTS_47 (BUFFD6)
[03/21 06:21:08   4660] skewClock has inserted mac_array_instance/col_idx_6__mac_col_inst/FE_USKC4311_CTS_11 (BUFFD4)
[03/21 06:21:08   4660] skewClock has inserted mac_array_instance/col_idx_6__mac_col_inst/FE_USKC4312_CTS_10 (CKBD6)
[03/21 06:21:08   4660] skewClock sized 3 and inserted 21 insts
[03/21 06:21:09   4661] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:21:09   4661] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:21:09   4661] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:21:09   4661] |  -0.125|   -0.749| -33.506| -147.204|     7.73%|   0:00:08.0| 1853.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_10_/D   |
[03/21 06:21:09   4661] |  -0.125|   -0.749| -33.318| -147.017|     7.73%|   0:00:00.0| 1853.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/21 06:21:09   4661] |        |         |        |         |          |            |        |          |         | eg_29_/D                                           |
[03/21 06:21:09   4661] **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
[03/21 06:21:09   4661] Dumping Information for Job 156 **WARN: (IMPESI-3140):	Bumpy transitions may exist in the design which may lead to inaccurate delay computation. To report/analyze the nets having bumpy transition, please enable delay report and use command 'report_noise -bumpy_waveform' after timing analysis. Delay report is enabled by setting 'set_si_mode -enable_delay_report true' before timing analysis.
 
[03/21 06:21:09   4661] |  -0.125|   -0.749| -32.697| -146.395|     7.74%|   0:00:00.0| 1853.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/21 06:21:09   4661] |        |         |        |         |          |            |        |          |         | _reg_9_/D                                          |
[03/21 06:21:10   4662] |  -0.125|   -0.749| -32.415| -146.113|     7.74%|   0:00:01.0| 1853.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/21 06:21:10   4662] |        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
[03/21 06:21:10   4662] |  -0.125|   -0.749| -32.103| -145.801|     7.74%|   0:00:00.0| 1853.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/21 06:21:10   4662] |        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
[03/21 06:21:10   4662] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:21:15   4667] skewClock has inserted ofifo_inst/FE_USKC4315_CTS_47 (CKBD6)
[03/21 06:21:15   4667] skewClock sized 0 and inserted 1 insts
[03/21 06:21:15   4668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:21:15   4668] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:21:15   4668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:21:15   4668] |  -0.125|   -0.749| -30.977| -144.675|     7.74%|   0:00:05.0| 1849.2M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/key_q_r |
[03/21 06:21:15   4668] |        |         |        |         |          |            |        |          |         | eg_56_/D                                           |
[03/21 06:21:16   4668] |  -0.125|   -0.749| -30.931| -144.629|     7.74%|   0:00:01.0| 1868.3M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/21 06:21:16   4668] |        |         |        |         |          |            |        |          |         | _reg_49_/E                                         |
[03/21 06:21:16   4668] |  -0.125|   -0.749| -30.885| -144.583|     7.74%|   0:00:00.0| 1868.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q7_reg_15_/D   |
[03/21 06:21:16   4668] |  -0.125|   -0.749| -30.885| -144.583|     7.74%|   0:00:00.0| 1868.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:21:16   4668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:21:16   4668] 
[03/21 06:21:16   4668] *** Finish Core Optimize Step (cpu=0:00:19.8 real=0:00:20.0 mem=1868.3M) ***
[03/21 06:21:16   4668] Active Path Group: default 
[03/21 06:21:16   4668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:21:16   4668] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:21:16   4668] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:21:16   4668] |  -0.749|   -0.749|-113.698| -144.583|     7.74%|   0:00:00.0| 1868.3M|   WC_VIEW|  default| out[158]                                           |
[03/21 06:21:18   4670] |  -0.749|   -0.749|-113.699| -144.583|     7.74%|   0:00:02.0| 1851.0M|   WC_VIEW|  default| out[76]                                            |
[03/21 06:21:18   4670] |  -0.749|   -0.749|-113.698| -144.583|     7.74%|   0:00:00.0| 1851.0M|   WC_VIEW|  default| out[158]                                           |
[03/21 06:21:18   4670] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:21:18   4670] 
[03/21 06:21:18   4670] *** Finish Core Optimize Step (cpu=0:00:01.5 real=0:00:02.0 mem=1851.0M) ***
[03/21 06:21:18   4670] 
[03/21 06:21:18   4670] *** Finished Optimize Step Cumulative (cpu=0:00:21.4 real=0:00:22.0 mem=1851.0M) ***
[03/21 06:21:18   4670] ** GigaOpt Optimizer WNS Slack -0.749 TNS Slack -144.583 Density 7.74
[03/21 06:21:18   4670] Update Timing Windows (Threshold 0.014) ...
[03/21 06:21:18   4670] Re Calculate Delays on 50 Nets
[03/21 06:21:18   4670] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:21:18   4670] Layer 3 has 225 constrained nets 
[03/21 06:21:18   4670] Layer 7 has 358 constrained nets 
[03/21 06:21:18   4670] **** End NDR-Layer Usage Statistics ****
[03/21 06:21:18   4670] 
[03/21 06:21:18   4670] *** Finish Post Route Setup Fixing (cpu=0:00:21.9 real=0:00:22.0 mem=1851.0M) ***
[03/21 06:21:18   4670] #spOpts: N=65 
[03/21 06:21:18   4670] *** Starting refinePlace (1:17:51 mem=1831.9M) ***
[03/21 06:21:18   4670] Total net bbox length = 6.124e+05 (3.312e+05 2.812e+05) (ext = 1.408e+05)
[03/21 06:21:18   4670] Starting refinePlace ...
[03/21 06:21:18   4671] default core: bins with density >  0.75 = 6.82 % ( 341 / 5000 )
[03/21 06:21:18   4671] Density distribution unevenness ratio = 88.938%
[03/21 06:21:19   4671]   Spread Effort: high, post-route mode, useDDP on.
[03/21 06:21:19   4671] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1831.9MB) @(1:17:51 - 1:17:51).
[03/21 06:21:19   4671] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:21:19   4671] wireLenOptFixPriorityInst 2449 inst fixed
[03/21 06:21:19   4671] Move report: legalization moves 3 insts, mean move: 2.67 um, max move: 4.00 um
[03/21 06:21:19   4671] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4785_0): (763.00, 469.60) --> (762.60, 473.20)
[03/21 06:21:19   4671] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1831.9MB) @(1:17:51 - 1:17:51).
[03/21 06:21:19   4671] Move report: Detail placement moves 3 insts, mean move: 2.67 um, max move: 4.00 um
[03/21 06:21:19   4671] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4785_0): (763.00, 469.60) --> (762.60, 473.20)
[03/21 06:21:19   4671] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1831.9MB
[03/21 06:21:19   4671] Statistics of distance of Instance movement in refine placement:
[03/21 06:21:19   4671]   maximum (X+Y) =         4.00 um
[03/21 06:21:19   4671]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4785_0) with max move: (763, 469.6) -> (762.6, 473.2)
[03/21 06:21:19   4671]   mean    (X+Y) =         2.67 um
[03/21 06:21:19   4671] Summary Report:
[03/21 06:21:19   4671] Instances move: 3 (out of 24443 movable)
[03/21 06:21:19   4671] Mean displacement: 2.67 um
[03/21 06:21:19   4671] Max displacement: 4.00 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4785_0) (763, 469.6) -> (762.6, 473.2)
[03/21 06:21:19   4671] 	Length: 7 sites, height: 1 rows, site name: core, cell type: OAI22D1
[03/21 06:21:19   4671] Total instances moved : 3
[03/21 06:21:19   4671] Total net bbox length = 6.124e+05 (3.312e+05 2.812e+05) (ext = 1.408e+05)
[03/21 06:21:19   4671] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1831.9MB
[03/21 06:21:19   4671] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1831.9MB) @(1:17:51 - 1:17:51).
[03/21 06:21:19   4671] *** Finished refinePlace (1:17:51 mem=1831.9M) ***
[03/21 06:21:19   4671] #spOpts: N=65 
[03/21 06:21:19   4671] default core: bins with density >  0.75 = 16.5 % ( 823 / 5000 )
[03/21 06:21:19   4671] Density distribution unevenness ratio = 79.216%
[03/21 06:21:19   4671] End: GigaOpt Optimization in TNS mode
[03/21 06:21:19   4672]   Timing Snapshot: (REF)
[03/21 06:21:19   4672]      Weighted WNS: -0.187
[03/21 06:21:19   4672]       All  PG WNS: -0.749
[03/21 06:21:19   4672]       High PG WNS: -0.125
[03/21 06:21:19   4672]       All  PG TNS: -144.614
[03/21 06:21:19   4672]       High PG TNS: -30.915
[03/21 06:21:19   4672]          Tran DRV: 0
[03/21 06:21:19   4672]           Cap DRV: 0
[03/21 06:21:19   4672]        Fanout DRV: 0
[03/21 06:21:19   4672]            Glitch: 0
[03/21 06:21:19   4672]    Category Slack: { [L, -0.749] [H, -0.125] }
[03/21 06:21:19   4672] 
[03/21 06:21:20   4672] ** Profile ** Start :  cpu=0:00:00.0, mem=1715.4M
[03/21 06:21:20   4672] ** Profile ** Other data :  cpu=0:00:00.2, mem=1715.4M
[03/21 06:21:20   4672] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1723.4M
[03/21 06:21:20   4673] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1723.4M
[03/21 06:21:20   4673] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.749  | -0.125  | -0.749  |
|           TNS (ns):|-144.611 | -30.913 |-113.698 |
|    Violating Paths:|   756   |   596   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.749%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1723.4M
[03/21 06:21:20   4673] Info: 225 clock nets excluded from IPO operation.
[03/21 06:21:20   4673] 
[03/21 06:21:20   4673] Begin Power Analysis
[03/21 06:21:20   4673] 
[03/21 06:21:21   4673]     0.00V	    VSS
[03/21 06:21:21   4673]     0.90V	    VDD
[03/21 06:21:21   4673] Begin Processing Timing Library for Power Calculation
[03/21 06:21:21   4673] 
[03/21 06:21:21   4673] Begin Processing Timing Library for Power Calculation
[03/21 06:21:21   4673] 
[03/21 06:21:21   4673] 
[03/21 06:21:21   4673] 
[03/21 06:21:21   4673] Begin Processing Power Net/Grid for Power Calculation
[03/21 06:21:21   4673] 
[03/21 06:21:21   4673] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1399.95MB/1399.95MB)
[03/21 06:21:21   4673] 
[03/21 06:21:21   4673] Begin Processing Timing Window Data for Power Calculation
[03/21 06:21:21   4673] 
[03/21 06:21:21   4673] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1399.95MB/1399.95MB)
[03/21 06:21:21   4673] 
[03/21 06:21:21   4673] Begin Processing User Attributes
[03/21 06:21:21   4673] 
[03/21 06:21:21   4673] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1399.95MB/1399.95MB)
[03/21 06:21:21   4673] 
[03/21 06:21:21   4673] Begin Processing Signal Activity
[03/21 06:21:21   4673] 
[03/21 06:21:22   4675] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1400.38MB/1400.38MB)
[03/21 06:21:22   4675] 
[03/21 06:21:22   4675] Begin Power Computation
[03/21 06:21:22   4675] 
[03/21 06:21:22   4675]       ----------------------------------------------------------
[03/21 06:21:22   4675]       # of cell(s) missing both power/leakage table: 0
[03/21 06:21:22   4675]       # of cell(s) missing power table: 2
[03/21 06:21:22   4675]       # of cell(s) missing leakage table: 2
[03/21 06:21:22   4675]       # of MSMV cell(s) missing power_level: 0
[03/21 06:21:22   4675]       ----------------------------------------------------------
[03/21 06:21:22   4675] CellName                                  Missing Table(s)
[03/21 06:21:22   4675] sram_w16                                  internal power, leakge power, 
[03/21 06:21:22   4675] sram_w16_2                                internal power, leakge power, 
[03/21 06:21:22   4675] 
[03/21 06:21:22   4675] 
[03/21 06:21:25   4677] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1400.58MB/1400.58MB)
[03/21 06:21:25   4677] 
[03/21 06:21:25   4677] Begin Processing User Attributes
[03/21 06:21:25   4677] 
[03/21 06:21:25   4677] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1400.58MB/1400.58MB)
[03/21 06:21:25   4677] 
[03/21 06:21:25   4677] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1400.58MB/1400.58MB)
[03/21 06:21:25   4677] 
[03/21 06:21:25   4678] Begin: Power Optimization
[03/21 06:21:25   4678] PhyDesignGrid: maxLocalDensity 0.98
[03/21 06:21:25   4678] #spOpts: N=65 mergeVia=F 
[03/21 06:21:27   4679] Reclaim Optimization WNS Slack -0.749  TNS Slack -144.613 Density 7.75
[03/21 06:21:27   4679] +----------+---------+--------+--------+------------+--------+
[03/21 06:21:27   4679] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/21 06:21:27   4679] +----------+---------+--------+--------+------------+--------+
[03/21 06:21:27   4679] |     7.75%|        -|  -0.749|-144.613|   0:00:00.0| 1996.2M|
[03/21 06:21:31   4683] Info: Power reclaim will skip 2219 instances with hold cells
[03/21 06:22:05   4717] |     7.56%|     4449|  -0.749|-143.853|   0:00:38.0| 1996.2M|
[03/21 06:22:05   4717] Info: Power reclaim will skip 2219 instances with hold cells
[03/21 06:22:08   4720] |     7.55%|      165|  -0.749|-143.853|   0:00:03.0| 1996.2M|
[03/21 06:22:08   4720] +----------+---------+--------+--------+------------+--------+
[03/21 06:22:08   4720] Reclaim Optimization End WNS Slack -0.749  TNS Slack -143.853 Density 7.55
[03/21 06:22:08   4720] 
[03/21 06:22:08   4720] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 4592 **
[03/21 06:22:08   4720] --------------------------------------------------------------
[03/21 06:22:08   4720] |                                   | Total     | Sequential |
[03/21 06:22:08   4720] --------------------------------------------------------------
[03/21 06:22:08   4720] | Num insts resized                 |    3359  |      60    |
[03/21 06:22:08   4720] | Num insts undone                  |     156  |      20    |
[03/21 06:22:08   4720] | Num insts Downsized               |    1759  |      46    |
[03/21 06:22:08   4720] | Num insts Samesized               |    1600  |      14    |
[03/21 06:22:08   4720] | Num insts Upsized                 |       0  |       0    |
[03/21 06:22:08   4720] | Num multiple commits+uncommits    |    1099  |       -    |
[03/21 06:22:08   4720] --------------------------------------------------------------
[03/21 06:22:08   4720] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:22:08   4720] Layer 3 has 225 constrained nets 
[03/21 06:22:08   4720] Layer 7 has 358 constrained nets 
[03/21 06:22:08   4720] **** End NDR-Layer Usage Statistics ****
[03/21 06:22:08   4720] ** Finished Core Power Optimization (cpu = 0:00:42.5) (real = 0:00:43.0) **
[03/21 06:22:08   4720] #spOpts: N=65 
[03/21 06:22:08   4721] *** Starting refinePlace (1:18:41 mem=1952.3M) ***
[03/21 06:22:08   4721] Total net bbox length = 6.134e+05 (3.321e+05 2.812e+05) (ext = 1.408e+05)
[03/21 06:22:08   4721] Starting refinePlace ...
[03/21 06:22:08   4721] default core: bins with density >  0.75 = 6.24 % ( 312 / 5000 )
[03/21 06:22:08   4721] Density distribution unevenness ratio = 88.918%
[03/21 06:22:08   4721]   Spread Effort: high, post-route mode, useDDP on.
[03/21 06:22:08   4721] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1952.3MB) @(1:18:41 - 1:18:41).
[03/21 06:22:08   4721] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:22:08   4721] wireLenOptFixPriorityInst 2449 inst fixed
[03/21 06:22:09   4721] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:22:09   4721] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:01.0, mem=1952.3MB) @(1:18:41 - 1:18:42).
[03/21 06:22:09   4721] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:22:09   4721] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1952.3MB
[03/21 06:22:09   4721] Statistics of distance of Instance movement in refine placement:
[03/21 06:22:09   4721]   maximum (X+Y) =         0.00 um
[03/21 06:22:09   4721]   mean    (X+Y) =         0.00 um
[03/21 06:22:09   4721] Summary Report:
[03/21 06:22:09   4721] Instances move: 0 (out of 24443 movable)
[03/21 06:22:09   4721] Mean displacement: 0.00 um
[03/21 06:22:09   4721] Max displacement: 0.00 um 
[03/21 06:22:09   4721] Total instances moved : 0
[03/21 06:22:09   4721] Total net bbox length = 6.134e+05 (3.321e+05 2.812e+05) (ext = 1.408e+05)
[03/21 06:22:09   4721] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1952.3MB
[03/21 06:22:09   4721] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=1952.3MB) @(1:18:41 - 1:18:42).
[03/21 06:22:09   4721] *** Finished refinePlace (1:18:42 mem=1952.3M) ***
[03/21 06:22:09   4721] #spOpts: N=65 
[03/21 06:22:09   4721] default core: bins with density >  0.75 = 15.9 % ( 794 / 5000 )
[03/21 06:22:09   4721] Density distribution unevenness ratio = 79.217%
[03/21 06:22:09   4722] Running setup recovery post routing.
[03/21 06:22:09   4722] **optDesign ... cpu = 0:02:13, real = 0:02:12, mem = 1715.7M, totSessionCpu=1:18:42 **
[03/21 06:22:10   4722]   Timing Snapshot: (TGT)
[03/21 06:22:10   4722]      Weighted WNS: -0.187
[03/21 06:22:10   4722]       All  PG WNS: -0.749
[03/21 06:22:10   4722]       High PG WNS: -0.124
[03/21 06:22:10   4722]       All  PG TNS: -143.853
[03/21 06:22:10   4722]       High PG TNS: -30.155
[03/21 06:22:10   4722]          Tran DRV: 0
[03/21 06:22:10   4722]           Cap DRV: 0
[03/21 06:22:10   4722]        Fanout DRV: 0
[03/21 06:22:10   4722]            Glitch: 0
[03/21 06:22:10   4722]    Category Slack: { [L, -0.749] [H, -0.124] }
[03/21 06:22:10   4722] 
[03/21 06:22:10   4722] Checking setup slack degradation ...
[03/21 06:22:10   4722] 
[03/21 06:22:10   4722] Recovery Manager:
[03/21 06:22:10   4722]   Low  Effort WNS Jump: 0.000 (REF: -0.749, TGT: -0.749, Threshold: 0.000) - Skip
[03/21 06:22:10   4722]   High Effort WNS Jump: 0.000 (REF: -0.125, TGT: -0.124, Threshold: 0.000) - Skip
[03/21 06:22:10   4722]   Low  Effort TNS Jump: 0.000 (REF: -144.614, TGT: -143.853, Threshold: 25.000) - Skip
[03/21 06:22:10   4722]   High Effort TNS Jump: 0.000 (REF: -30.915, TGT: -30.155, Threshold: 25.000) - Skip
[03/21 06:22:10   4722] 
[03/21 06:22:10   4722] Checking DRV degradation...
[03/21 06:22:10   4722] 
[03/21 06:22:10   4722] Recovery Manager:
[03/21 06:22:10   4722]     Tran DRV degradation : 0 (0 -> 0)
[03/21 06:22:10   4722]      Cap DRV degradation : 0 (0 -> 0)
[03/21 06:22:10   4722]   Fanout DRV degradation : 0 (0 -> 0)
[03/21 06:22:10   4722]       Glitch degradation : 0 (0 -> 0)
[03/21 06:22:10   4722]   DRV Recovery (Margin: 100) - Skip
[03/21 06:22:10   4722] 
[03/21 06:22:10   4722] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/21 06:22:10   4722] *** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1715.65M, totSessionCpu=1:18:43 .
[03/21 06:22:10   4722] **optDesign ... cpu = 0:02:13, real = 0:02:13, mem = 1715.7M, totSessionCpu=1:18:43 **
[03/21 06:22:10   4722] 
[03/21 06:22:10   4723] Info: 225 clock nets excluded from IPO operation.
[03/21 06:22:10   4723] PhyDesignGrid: maxLocalDensity 0.98
[03/21 06:22:10   4723] #spOpts: N=65 
[03/21 06:22:13   4725] Info: 225 clock nets excluded from IPO operation.
[03/21 06:22:14   4726] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:22:14   4726] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:22:14   4726] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:22:14   4726] |  -0.749|   -0.749|-143.853| -143.853|     7.55%|   0:00:00.0| 1866.5M|   WC_VIEW|  default| out[158]                                           |
[03/21 06:22:14   4727] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] *** Finish post-Route Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1866.5M) ***
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] *** Finish post-Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=1866.5M) ***
[03/21 06:22:14   4727] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:22:14   4727] Layer 3 has 225 constrained nets 
[03/21 06:22:14   4727] Layer 7 has 358 constrained nets 
[03/21 06:22:14   4727] **** End NDR-Layer Usage Statistics ****
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] Begin Power Analysis
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727]     0.00V	    VSS
[03/21 06:22:14   4727]     0.90V	    VDD
[03/21 06:22:14   4727] Begin Processing Timing Library for Power Calculation
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] Begin Processing Timing Library for Power Calculation
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] Begin Processing Power Net/Grid for Power Calculation
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1455.94MB/1455.94MB)
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] Begin Processing Timing Window Data for Power Calculation
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1455.94MB/1455.94MB)
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] Begin Processing User Attributes
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1455.94MB/1455.94MB)
[03/21 06:22:14   4727] 
[03/21 06:22:14   4727] Begin Processing Signal Activity
[03/21 06:22:14   4727] 
[03/21 06:22:16   4728] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1456.38MB/1456.38MB)
[03/21 06:22:16   4728] 
[03/21 06:22:16   4728] Begin Power Computation
[03/21 06:22:16   4728] 
[03/21 06:22:16   4728]       ----------------------------------------------------------
[03/21 06:22:16   4728]       # of cell(s) missing both power/leakage table: 0
[03/21 06:22:16   4728]       # of cell(s) missing power table: 2
[03/21 06:22:16   4728]       # of cell(s) missing leakage table: 2
[03/21 06:22:16   4728]       # of MSMV cell(s) missing power_level: 0
[03/21 06:22:16   4728]       ----------------------------------------------------------
[03/21 06:22:16   4728] CellName                                  Missing Table(s)
[03/21 06:22:16   4728] sram_w16                                  internal power, leakge power, 
[03/21 06:22:16   4728] sram_w16_2                                internal power, leakge power, 
[03/21 06:22:16   4728] 
[03/21 06:22:16   4728] 
[03/21 06:22:18   4731] Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1456.38MB/1456.38MB)
[03/21 06:22:18   4731] 
[03/21 06:22:18   4731] Begin Processing User Attributes
[03/21 06:22:18   4731] 
[03/21 06:22:18   4731] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1456.38MB/1456.38MB)
[03/21 06:22:18   4731] 
[03/21 06:22:18   4731] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1456.38MB/1456.38MB)
[03/21 06:22:18   4731] 
[03/21 06:22:19   4731] *** Finished Leakage Power Optimization (cpu=0:00:54, real=0:00:53, mem=1715.65M, totSessionCpu=1:18:52).
[03/21 06:22:19   4731] *info: All cells identified as Buffer and Delay cells:
[03/21 06:22:19   4731] *info:   with footprint "BUFFD1" or "BUFFD1": 
[03/21 06:22:19   4731] *info: ------------------------------------------------------------------
[03/21 06:22:19   4731] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD0            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD0             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD1            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) GBUFFD1    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD1             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) GBUFFD2    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD2             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD2            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD3             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) GBUFFD3    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD3            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD4            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD4             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) GBUFFD4    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD6             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD6            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD8             -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD8            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) GBUFFD8    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD12           -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD12            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD16            -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD16           -  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD20     dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD20    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) CKBD24     dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] *info: (dly) BUFFD24    dont_use  tcbn65gplusbc
[03/21 06:22:19   4731] Summary for sequential cells idenfication: 
[03/21 06:22:19   4731] Identified SBFF number: 199
[03/21 06:22:19   4731] Identified MBFF number: 0
[03/21 06:22:19   4731] Not identified SBFF number: 0
[03/21 06:22:19   4731] Not identified MBFF number: 0
[03/21 06:22:19   4731] Number of sequential cells which are not FFs: 104
[03/21 06:22:19   4731] 
[03/21 06:22:19   4731] GigaOpt Hold Optimizer is used
[03/21 06:22:19   4732] Include MVT Delays for Hold Opt
[03/21 06:22:19   4732] <optDesign CMD> fixhold  no -lvt Cells
[03/21 06:22:19   4732] **INFO: Num dontuse cells 398, Num usable cells 541
[03/21 06:22:19   4732] optDesignOneStep: Leakage Power Flow
[03/21 06:22:19   4732] **INFO: Num dontuse cells 398, Num usable cells 541
[03/21 06:22:19   4732] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:18:52 mem=1715.7M ***
[03/21 06:22:19   4732] **INFO: Starting Blocking QThread with 1 CPU
[03/21 06:22:19   4732]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/21 06:22:19   4732] Latch borrow mode reset to max_borrow
[03/21 06:22:19   4732] Starting SI iteration 1 using Infinite Timing Windows
[03/21 06:22:19   4732] Begin IPO call back ...
[03/21 06:22:19   4732] End IPO call back ...
[03/21 06:22:19   4732] #################################################################################
[03/21 06:22:19   4732] # Design Stage: PostRoute
[03/21 06:22:19   4732] # Design Name: core
[03/21 06:22:19   4732] # Design Mode: 65nm
[03/21 06:22:19   4732] # Analysis Mode: MMMC OCV 
[03/21 06:22:19   4732] # Parasitics Mode: SPEF/RCDB
[03/21 06:22:19   4732] # Signoff Settings: SI On 
[03/21 06:22:19   4732] #################################################################################
[03/21 06:22:19   4732] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:22:19   4732] Setting infinite Tws ...
[03/21 06:22:19   4732] First Iteration Infinite Tw... 
[03/21 06:22:19   4732] Calculate late delays in OCV mode...
[03/21 06:22:19   4732] Calculate early delays in OCV mode...
[03/21 06:22:19   4732] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/21 06:22:19   4732] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/21 06:22:19   4732] AAE_INFO-618: Total number of nets in the design is 26840,  100.0 percent of the nets selected for SI analysis
[03/21 06:22:19   4732] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:22:19   4732] End delay calculation. (MEM=0 CPU=0:00:05.6 REAL=0:00:06.0)
[03/21 06:22:19   4732] Save waveform /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/.AAE_L81BEr/.AAE_8748/waveform.data...
[03/21 06:22:19   4732] *** CDM Built up (cpu=0:00:06.4  real=0:00:07.0  mem= 0.0M) ***
[03/21 06:22:19   4732] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/21 06:22:19   4732] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 06:22:19   4732] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/21 06:22:19   4732] 
[03/21 06:22:19   4732] Executing IPO callback for view pruning ..
[03/21 06:22:19   4732] Starting SI iteration 2
[03/21 06:22:19   4732] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:22:19   4732] Calculate late delays in OCV mode...
[03/21 06:22:19   4732] Calculate early delays in OCV mode...
[03/21 06:22:19   4732] AAE_INFO-618: Total number of nets in the design is 26840,  1.2 percent of the nets selected for SI analysis
[03/21 06:22:19   4732] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/21 06:22:19   4732] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[03/21 06:22:19   4732] *** Done Building Timing Graph (cpu=0:00:08.6 real=0:00:09.0 totSessionCpu=0:00:29.8 mem=0.0M)
[03/21 06:22:19   4732] Done building cte hold timing graph (fixHold) cpu=0:00:09.8 real=0:00:10.0 totSessionCpu=0:00:29.8 mem=0.0M ***
[03/21 06:22:19   4732] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/21 06:22:19   4732] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=0.0M
[03/21 06:22:19   4732] Done building hold timer [61256 node(s), 87551 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.5 real=0:00:11.0 totSessionCpu=0:00:31.5 mem=0.0M ***
[03/21 06:22:19   4732] Timing Data dump into file /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/coe_eosdata_51oMau/BC_VIEW.twf, for view: BC_VIEW 
[03/21 06:22:19   4732] 	 Dumping view 1 BC_VIEW 
[03/21 06:22:31   4743]  
_______________________________________________________________________
[03/21 06:22:31   4743] Done building cte setup timing graph (fixHold) cpu=0:00:11.1 real=0:00:12.0 totSessionCpu=1:19:03 mem=1715.7M ***
[03/21 06:22:31   4743] ** Profile ** Start :  cpu=0:00:00.0, mem=1715.7M
[03/21 06:22:31   4743] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1723.7M
[03/21 06:22:31   4743] *info: category slack lower bound [L -749.2] default
[03/21 06:22:31   4743] *info: category slack lower bound [H -124.5] reg2reg 
[03/21 06:22:31   4743] --------------------------------------------------- 
[03/21 06:22:31   4743]    Setup Violation Summary with Target Slack (0.000 ns)
[03/21 06:22:31   4743] --------------------------------------------------- 
[03/21 06:22:31   4743]          WNS    reg2regWNS
[03/21 06:22:31   4743]    -0.749 ns     -0.124 ns
[03/21 06:22:31   4743] --------------------------------------------------- 
[03/21 06:22:31   4743] Loading timing data from /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/coe_eosdata_51oMau/BC_VIEW.twf 
[03/21 06:22:31   4743] 	 Loading view 1 BC_VIEW 
[03/21 06:22:31   4743] ** Profile ** Start :  cpu=0:00:00.0, mem=1723.7M
[03/21 06:22:31   4744] ** Profile ** Other data :  cpu=0:00:00.2, mem=1723.7M
[03/21 06:22:32   4744] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1723.7M
[03/21 06:22:32   4744] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.749  | -0.125  | -0.749  |
|           TNS (ns):|-143.853 | -30.154 |-113.698 |
|    Violating Paths:|   729   |   569   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.132  | -0.132  |  0.000  |
|           TNS (ns):| -12.016 | -12.016 |  0.000  |
|    Violating Paths:|   423   |   423   |    0    |
|          All Paths:|  4118   |  4118   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.548%
Total number of glitch violations: 0
------------------------------------------------------------
Summary for sequential cells idenfication: 
[03/21 06:22:32   4744] Identified SBFF number: 199
[03/21 06:22:32   4744] Identified MBFF number: 0
[03/21 06:22:32   4744] Not identified SBFF number: 0
[03/21 06:22:32   4744] Not identified MBFF number: 0
[03/21 06:22:32   4744] Number of sequential cells which are not FFs: 104
[03/21 06:22:32   4744] 
[03/21 06:22:32   4744] Summary for sequential cells idenfication: 
[03/21 06:22:32   4744] Identified SBFF number: 199
[03/21 06:22:32   4744] Identified MBFF number: 0
[03/21 06:22:32   4744] Not identified SBFF number: 0
[03/21 06:22:32   4744] Not identified MBFF number: 0
[03/21 06:22:32   4744] Number of sequential cells which are not FFs: 104
[03/21 06:22:32   4744] 
[03/21 06:22:32   4745] 
[03/21 06:22:32   4745] *Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
[03/21 06:22:32   4745] *Info: worst delay setup view: WC_VIEW
[03/21 06:22:32   4745] Footprint list for hold buffering (delay unit: ps)
[03/21 06:22:32   4745] =================================================================
[03/21 06:22:32   4745] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/21 06:22:32   4745] ------------------------------------------------------------------
[03/21 06:22:32   4745] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/21 06:22:32   4745] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/21 06:22:32   4745] =================================================================
[03/21 06:22:33   4745] **optDesign ... cpu = 0:02:36, real = 0:02:36, mem = 1725.7M, totSessionCpu=1:19:06 **
[03/21 06:22:33   4745] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/21 06:22:33   4745] *info: Run optDesign holdfix with 1 thread.
[03/21 06:22:33   4745] Info: 225 clock nets excluded from IPO operation.
[03/21 06:22:33   4745] --------------------------------------------------- 
[03/21 06:22:33   4745]    Hold Timing Summary  - Initial 
[03/21 06:22:33   4745] --------------------------------------------------- 
[03/21 06:22:33   4745]  Target slack: 0.000 ns
[03/21 06:22:33   4745] View: BC_VIEW 
[03/21 06:22:33   4745] 	WNS: -0.132 
[03/21 06:22:33   4745] 	TNS: -12.016 
[03/21 06:22:33   4745] 	VP: 422 
[03/21 06:22:33   4745] 	Worst hold path end point: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D 
[03/21 06:22:33   4745] --------------------------------------------------- 
[03/21 06:22:33   4745]    Setup Timing Summary  - Initial 
[03/21 06:22:33   4745] --------------------------------------------------- 
[03/21 06:22:33   4745]  Target slack: 0.000 ns
[03/21 06:22:33   4745] View: WC_VIEW 
[03/21 06:22:33   4745] 	WNS: -0.749 
[03/21 06:22:33   4745] 	TNS: -143.853 
[03/21 06:22:33   4745] 	VP: 729 
[03/21 06:22:33   4745] 	Worst setup path end point:out[158] 
[03/21 06:22:33   4745] --------------------------------------------------- 
[03/21 06:22:33   4745] PhyDesignGrid: maxLocalDensity 0.98
[03/21 06:22:33   4745] #spOpts: N=65 mergeVia=F 
[03/21 06:22:34   4746] 
[03/21 06:22:34   4746] *** Starting Core Fixing (fixHold) cpu=0:00:13.9 real=0:00:15.0 totSessionCpu=1:19:06 mem=1859.2M density=7.548% ***
[03/21 06:22:34   4746] Optimizer Target Slack 0.000 StdDelay is 0.014  
[03/21 06:22:34   4746] 
[03/21 06:22:34   4746] Phase I ......
[03/21 06:22:34   4746] *info: Multithread Hold Batch Commit is enabled
[03/21 06:22:34   4746] *info: Levelized Batch Commit is enabled
[03/21 06:22:34   4746] Executing transform: ECO Safe Resize
[03/21 06:22:34   4746] Worst hold path end point:
[03/21 06:22:34   4746]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:22:34   4746]     net: FE_PHN4160_array_out_120_ (nrTerm=5)
[03/21 06:22:34   4746] ===========================================================================================
[03/21 06:22:34   4746]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/21 06:22:34   4746] ------------------------------------------------------------------------------------------
[03/21 06:22:34   4746]  Hold WNS :      -0.1319
[03/21 06:22:34   4746]       TNS :     -12.0157
[03/21 06:22:34   4746]       #VP :          422
[03/21 06:22:34   4746]   Density :       7.548%
[03/21 06:22:34   4746] ------------------------------------------------------------------------------------------
[03/21 06:22:34   4746]  cpu=0:00:14.6 real=0:00:15.0 totSessionCpu=1:19:07 mem=1859.2M
[03/21 06:22:34   4746] ===========================================================================================
[03/21 06:22:34   4746] 
[03/21 06:22:34   4746] Starting Phase 1 Step 1 Iter 1 ...
[03/21 06:22:34   4747] Worst hold path end point:
[03/21 06:22:34   4747]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:22:34   4747]     net: FE_PHN4160_array_out_120_ (nrTerm=5)
[03/21 06:22:34   4747] ===========================================================================================
[03/21 06:22:34   4747]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/21 06:22:34   4747] ------------------------------------------------------------------------------------------
[03/21 06:22:34   4747]  Hold WNS :      -0.1319
[03/21 06:22:34   4747]       TNS :     -12.0157
[03/21 06:22:34   4747]       #VP :          422
[03/21 06:22:34   4747]   Density :       7.548%
[03/21 06:22:34   4747] ------------------------------------------------------------------------------------------
[03/21 06:22:34   4747]  cpu=0:00:14.8 real=0:00:15.0 totSessionCpu=1:19:07 mem=1859.2M
[03/21 06:22:34   4747] ===========================================================================================
[03/21 06:22:34   4747] 
[03/21 06:22:35   4747] Executing transform: AddBuffer + LegalResize
[03/21 06:22:35   4747] Worst hold path end point:
[03/21 06:22:35   4747]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:22:35   4747]     net: FE_PHN4160_array_out_120_ (nrTerm=5)
[03/21 06:22:35   4747] ===========================================================================================
[03/21 06:22:35   4747]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/21 06:22:35   4747] ------------------------------------------------------------------------------------------
[03/21 06:22:35   4747]  Hold WNS :      -0.1319
[03/21 06:22:35   4747]       TNS :     -12.0157
[03/21 06:22:35   4747]       #VP :          422
[03/21 06:22:35   4747]   Density :       7.548%
[03/21 06:22:35   4747] ------------------------------------------------------------------------------------------
[03/21 06:22:35   4747]  cpu=0:00:15.0 real=0:00:16.0 totSessionCpu=1:19:07 mem=1859.2M
[03/21 06:22:35   4747] ===========================================================================================
[03/21 06:22:35   4747] 
[03/21 06:22:35   4747] Starting Phase 1 Step 2 Iter 1 ...
[03/21 06:22:35   4747] Move Found: roi=0.390803, FE_OCPC3297_array_out_64_ (BUFFD2->BUFFD0) (s:190.3->30.6, snw:190.3->30.6) (h:-39.8->-0.8)
[03/21 06:22:35   4747] Move Found: roi=84.559616, FE_OCPC3109_array_out_63_ (BUFFD1->CKBD0) (s:326.5->246.6, snw:193.5->193.5) (h:-40.5->-16.5)
[03/21 06:22:35   4747] Move Found: roi=0.507346, FE_OCPC3084_array_out_85_ (CKBD2->BUFFD0) (s:213.8->74.1, snw:213.8->74.1) (h:-7.0->26.4)
[03/21 06:22:35   4747] Move Found: roi=0.001182, FE_OCPC3092_array_out_3_ (BUFFD1->BUFFD0) (s:196.7->54.3, snw:196.7->54.3) (h:-0.1->30.7)
[03/21 06:22:35   4748] Committed on net FE_OCPN3110_array_out_123_
[03/21 06:22:35   4748]   Added inst FE_PHC4318_FE_OCPN3110_array_out_123_ (CKBD0)
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_3_/D
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/D
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_3_/D
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_9941_0/I1
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_9950_0/A1
[03/21 06:22:35   4748] Committed on net array_out[62]
[03/21 06:22:35   4748]   Added inst FE_PHC4319_array_out_62_ (CKBD0)
[03/21 06:22:35   4748]     sink term: FE_OCPC3133_array_out_62_/I
[03/21 06:22:35   4748] Committed on net FE_PHN4186_array_out_61_
[03/21 06:22:35   4748]   Added inst FE_PHC4320_array_out_61_ (CKBD0)
[03/21 06:22:35   4748]     sink term: FE_PHC4206_array_out_61_/I
[03/21 06:22:35   4748] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1573
[03/21 06:22:35   4748]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4321_n1573 (BUFFD0)
[03/21 06:22:35   4748]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1343/A2
[03/21 06:22:35   4748]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_6386_0/B
[03/21 06:22:35   4748] Committed on net FE_PHN4214_array_out_60_
[03/21 06:22:35   4748]   Added inst FE_PHC4322_array_out_60_ (CKBD0)
[03/21 06:22:35   4748]     sink term: FE_PHC4152_array_out_60_/I
[03/21 06:22:35   4748] Committed on net ofifo_inst/col_idx_0__fifo_instance/FE_PHN4187_fifo_wr_0_
[03/21 06:22:35   4748]   Added inst ofifo_inst/col_idx_0__fifo_instance/FE_PHC4323_fifo_wr_0_ (BUFFD0)
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_0__fifo_instance/U75/B
[03/21 06:22:35   4748] Committed on net mac_array_instance/inst_temp[9]
[03/21 06:22:35   4748]   Added inst mac_array_instance/col_idx_4__mac_col_inst/FE_PHC4324_inst_temp_9_ (CKBD0)
[03/21 06:22:35   4748]     sink term: mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_1_/D
[03/21 06:22:35   4748]     sink term: mac_array_instance/col_idx_4__mac_col_inst/FE_PHC4154_inst_temp_9_/I
[03/21 06:22:35   4748]     side term: mac_array_instance/col_idx_4__mac_col_inst/U5/A1
[03/21 06:22:35   4748] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN4161_FE_OCPN3304_array_out_81_
[03/21 06:22:35   4748]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4325_FE_OCPN3304_array_out_81_ (CKBD0)
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_1_/D
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_1_/D
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D
[03/21 06:22:35   4748] Committed on net mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/n1557
[03/21 06:22:35   4748]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4326_n1557 (BUFFD0)
[03/21 06:22:35   4748]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U158/A2
[03/21 06:22:35   4748]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4145_n1557/I
[03/21 06:22:35   4748]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U164/I
[03/21 06:22:35   4748] Committed on net FE_PHN4157_array_out_80_
[03/21 06:22:35   4748]   Added inst FE_PHC4327_array_out_80_ (CKBD0)
[03/21 06:22:35   4748]     sink term: FE_PHC4134_array_out_80_/I
[03/21 06:22:35   4748] Committed on net array_out[121]
[03/21 06:22:35   4748]   Added inst FE_PHC4328_array_out_121_ (CKBD0)
[03/21 06:22:35   4748]     sink term: FE_OCPC3323_array_out_121_/I
[03/21 06:22:35   4748] Committed on net fifo_wr[2]
[03/21 06:22:35   4748]   Added inst mac_array_instance/col_idx_3__mac_col_inst/FE_PHC4329_fifo_wr_2_ (BUFFD0)
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_2__fifo_instance/U18/A1
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_RC_10398_0/A1
[03/21 06:22:35   4748]     sink term: ofifo_inst/col_idx_2__fifo_instance/FE_PHC4131_fifo_wr_2_/I
[03/21 06:22:36   4748] Committed on net FE_OCPN3089_array_out_124_
[03/21 06:22:36   4748]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4330_FE_OCPN3089_array_out_124_ (CKBD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_4_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/U3/I1
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/U58/I1
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4218_FE_OCPN3089_array_out_124_/I
[03/21 06:22:36   4748] Committed on net fifo_wr[1]
[03/21 06:22:36   4748]   Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC4331_fifo_wr_1_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_PHC4130_fifo_wr_1_/I
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_1__fifo_instance/U19/A1
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_10401_0/A1
[03/21 06:22:36   4748] Committed on net FE_OCPN3105_array_out_83_
[03/21 06:22:36   4748]   Added inst FE_PHC4332_FE_OCPN3105_array_out_83_ (CKBD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_9952_0/A1
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_9969_0/A1
[03/21 06:22:36   4748] Committed on net mac_array_instance/inst_temp[8]
[03/21 06:22:36   4748]   Added inst mac_array_instance/FE_PHC4333_inst_temp_8_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_5__mac_col_inst/inst_q_reg_0_/D
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_4__mac_col_inst/U5/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n22
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4334_n22 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5021_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U288/A1
[03/21 06:22:36   4748] Committed on net array_out[82]
[03/21 06:22:36   4748]   Added inst FE_PHC4335_array_out_82_ (CKBD0)
[03/21 06:22:36   4748]     sink term: FE_OCPC3128_array_out_82_/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OFN691_n1609
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4336_FE_OFN691_n1609 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U290/A2
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U600/A2
[03/21 06:22:36   4748] Committed on net FE_PHN4188_array_out_120_
[03/21 06:22:36   4748]   Added inst FE_PHC4337_array_out_120_ (CKBD0)
[03/21 06:22:36   4748]     sink term: FE_PHC4160_array_out_120_/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/n1534
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4338_n1534 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/U144/I
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC4137_n1534/I
[03/21 06:22:36   4748] Committed on net array_out[122]
[03/21 06:22:36   4748]   Added inst FE_PHC4339_array_out_122_ (CKBD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_2_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_2_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_2_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_2_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_2_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_2_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/U56/I1
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_9997_0/I1
[03/21 06:22:36   4748] Committed on net FE_OCPN3497_array_out_125_
[03/21 06:22:36   4748]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4340_FE_OCPN3497_array_out_125_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_11900_0/A1
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_5_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_5_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_5_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_12082_0/A1
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1521
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4341_n1521 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_OFC476_n1521/I
[03/21 06:22:36   4748] Committed on net FE_OCPN3124_array_out_23_
[03/21 06:22:36   4748]   Added inst FE_PHC4342_FE_OCPN3124_array_out_23_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_1__fifo_instance/q7_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_1__fifo_instance/q2_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_1__fifo_instance/q3_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_1__fifo_instance/q4_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_1__fifo_instance/q5_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_9977_0/A1
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_9981_0/A1
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1563
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4343_n1563 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4151_n1563/I
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4180_n1563/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n1647
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4344_n1647 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U191/I
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4138_n1647/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1542
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4345_n1542 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5020_0/A2
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U288/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n531
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4346_n531 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2142_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2147_0/B
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_10974_0/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n938
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4347_n938 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9600_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1107/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1088/B1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1040/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U267/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U66/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2329_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_3345_0/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7590_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_10855_0/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/FE_RN_27
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/FE_PHC4348_FE_RN_27 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/FE_OCPC856_q_temp_411_/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/q_temp[74]
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHC4349_q_temp_74_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7490_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1089/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_3172_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7331_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7487_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7688_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_7701_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/FE_OCPC2694_q_temp_74_/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/key_q[30]
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4350_key_q_30_ (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1763_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/U27/I0
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6309_0/I
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_6310_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_10605_0/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/key_q[2]
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4351_key_q_2_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1980_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/U61/I0
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_1979_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3042_key_q_2_/I
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3043_key_q_2_/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1306
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4352_n1306 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_4464_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1336/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_7145_0/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1391
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4353_n1391 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_7393_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1306/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U931/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U822/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U819/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U634/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U498/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U348/B1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U64/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_8073_0/B1
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4181_n1563
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4354_n1563 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U507/A2
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U155/A2
[03/21 06:22:36   4748] Committed on net ofifo_inst/col_idx_5__fifo_instance/FE_PHN4240_array_out_100_
[03/21 06:22:36   4748]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4355_array_out_100_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_0_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_0_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_0_/D
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHN4138_n1647
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4356_n1647 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U279/A2
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U620/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n168
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4357_n168 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U107/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U364/A1
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN2468_n1557
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4358_FE_OCPN2468_n1557 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9832_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_9833_0/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1502
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4359_n1502 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC519_n1502/I
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U543/A2
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4146_n1502/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n762
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4360_n762 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7579_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7575_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7586_0/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1581
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4361_n1581 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U355/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_8312_0/A2
[03/21 06:22:36   4748] Committed on net array_out[106]
[03/21 06:22:36   4748]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4362_array_out_106_ (CKBD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC4114_array_out_106_/I
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9880_0/A1
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9883_0/A1
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1659
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4363_n1659 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U261/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_7144_0/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/n1509
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4364_n1509 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U23/B
[03/21 06:22:36   4748] Committed inst FE_OCPC3109_array_out_63_
[03/21 06:22:36   4748]   Resized cell BUFFD1 -> cell CKBD0
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/n33
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC4365_n33 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_45_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U176/A1
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1591
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4366_n1591 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U364/A2
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1334/I
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC2230_n1591/I
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11520_0/A2
[03/21 06:22:36   4748] Committed inst FE_OCPC3084_array_out_85_
[03/21 06:22:36   4748]   Resized cell CKBD2 -> cell BUFFD0
[03/21 06:22:36   4748] Committed inst FE_OCPC3092_array_out_3_
[03/21 06:22:36   4748]   Resized cell BUFFD1 -> cell BUFFD0
[03/21 06:22:36   4748] Committed on net array_out[114]
[03/21 06:22:36   4748]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4367_array_out_114_ (CKBD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_5__fifo_instance/q1_reg_14_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/U37/A1
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/q5_reg_14_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/q4_reg_14_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_14_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_11644_0/A1
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_OCPC4024_array_out_114_/I
[03/21 06:22:36   4748] Committed inst FE_OCPC3297_array_out_64_
[03/21 06:22:36   4748]   Resized cell BUFFD2 -> cell BUFFD0
[03/21 06:22:36   4748] Committed inst FE_OCPC3297_array_out_64_
[03/21 06:22:36   4748]   Resized cell BUFFD0 -> cell BUFFD2
[03/21 06:22:36   4748] Worst hold path end point:
[03/21 06:22:36   4748]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:22:36   4748]     net: FE_PHN4160_array_out_120_ (nrTerm=5)
[03/21 06:22:36   4748] ===========================================================================================
[03/21 06:22:36   4748]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/21 06:22:36   4748] ------------------------------------------------------------------------------------------
[03/21 06:22:36   4748]  Hold WNS :      -0.1116
[03/21 06:22:36   4748]       TNS :      -4.6314
[03/21 06:22:36   4748]       #VP :          187
[03/21 06:22:36   4748]       TNS+:       7.3843/53 improved (0.1393 per commit, 61.455%)
[03/21 06:22:36   4748]   Density :       7.553%
[03/21 06:22:36   4748] ------------------------------------------------------------------------------------------
[03/21 06:22:36   4748]  50 buffer added (phase total 50, total 50)
[03/21 06:22:36   4748]  3 inst resized (phase total 3, total 3)
[03/21 06:22:36   4748]  cpu=0:00:16.3 real=0:00:17.0 totSessionCpu=1:19:08 mem=1860.2M
[03/21 06:22:36   4748] ===========================================================================================
[03/21 06:22:36   4748] 
[03/21 06:22:36   4748] Starting Phase 1 Step 2 Iter 2 ...
[03/21 06:22:36   4748] Committed on net ofifo_inst/col_idx_4__fifo_instance/FE_PHN4161_FE_OCPN3304_array_out_81_
[03/21 06:22:36   4748]   Added inst ofifo_inst/col_idx_4__fifo_instance/FE_PHC4368_FE_OCPN3304_array_out_81_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_PHC4325_FE_OCPN3304_array_out_81_/I
[03/21 06:22:36   4748] Committed on net FE_PHN4328_array_out_121_
[03/21 06:22:36   4748]   Added inst FE_PHC4369_array_out_121_ (CKBD0)
[03/21 06:22:36   4748]     sink term: FE_OCPC3323_array_out_121_/I
[03/21 06:22:36   4748] Committed on net FE_PHN4335_array_out_82_
[03/21 06:22:36   4748]   Added inst FE_PHC4370_array_out_82_ (CKBD0)
[03/21 06:22:36   4748]     sink term: FE_OCPC3128_array_out_82_/I
[03/21 06:22:36   4748] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN4330_FE_OCPN3089_array_out_124_
[03/21 06:22:36   4748]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4371_FE_OCPN3089_array_out_124_ (CKBD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_4_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_6__fifo_instance/U3/I1
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_6__fifo_instance/U58/I1
[03/21 06:22:36   4748] Committed on net FE_PHN4318_FE_OCPN3110_array_out_123_
[03/21 06:22:36   4748]   Added inst FE_PHC4372_FE_OCPN3110_array_out_123_ (CKBD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q7_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q2_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q3_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_9941_0/I1
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_RC_9950_0/A1
[03/21 06:22:36   4748] Committed on net FE_PHN4327_array_out_80_
[03/21 06:22:36   4748]   Added inst FE_PHC4373_array_out_80_ (CKBD0)
[03/21 06:22:36   4748]     sink term: FE_PHC4327_array_out_80_/I
[03/21 06:22:36   4748] Committed on net array_out[122]
[03/21 06:22:36   4748]   Added inst FE_PHC4374_array_out_122_ (CKBD0)
[03/21 06:22:36   4748]     sink term: FE_PHC4339_array_out_122_/I
[03/21 06:22:36   4748] Committed on net FE_OCPN3105_array_out_83_
[03/21 06:22:36   4748]   Added inst FE_PHC4375_FE_OCPN3105_array_out_83_ (CKBD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q7_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q2_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q3_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q4_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/q5_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_9952_0/A1
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_4__fifo_instance/FE_RC_9969_0/A1
[03/21 06:22:36   4748] Committed on net FE_PHN4337_array_out_120_
[03/21 06:22:36   4748]   Added inst FE_PHC4376_array_out_120_ (CKBD0)
[03/21 06:22:36   4748]     sink term: FE_PHC4337_array_out_120_/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1682
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4377_n1682 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1464/CI
[03/21 06:22:36   4748] Committed on net FE_OCPN3497_array_out_125_
[03/21 06:22:36   4748]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4378_FE_OCPN3497_array_out_125_ (CKBD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_6__fifo_instance/q1_reg_5_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4340_FE_OCPN3497_array_out_125_/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHN4354_n1563
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC4379_n1563 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U155/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U507/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHN4336_FE_OFN691_n1609
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4380_FE_OFN691_n1609 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U600/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U290/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHN4341_n1521
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4381_n1521 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4341_n1521/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n1539
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4382_n1539 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U123/I
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4156_n1539/I
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4178_n1539/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1306
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4383_n1306 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC4352_n1306/I
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U1336/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_7145_0/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1429
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4384_n1429 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1284/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1301/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1211/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U950/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U845/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4709_0/B1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5694_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPC3990_n1429/I
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11649_0/A1
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1300_n1428
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4385_FE_OCPN1300_n1428 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1301/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1284/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1211/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U950/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U845/B2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U54/B1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4709_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5694_0/B1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7698_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11649_0/B1
[03/21 06:22:36   4748] Committed on net mac_array_instance/q_temp[403]
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4386_q_temp_403_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U755/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U578/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7265_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7375_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7884_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7937_0/A1
[03/21 06:22:36   4748]     side term: mac_array_instance/FE_OCPC2776_q_temp_403_/I
[03/21 06:22:36   4748] Committed on net FE_PHN4322_array_out_60_
[03/21 06:22:36   4748]   Added inst FE_PHC4387_array_out_60_ (CKBD0)
[03/21 06:22:36   4748]     sink term: FE_PHC4152_array_out_60_/I
[03/21 06:22:36   4748] Committed on net FE_PHN4319_array_out_62_
[03/21 06:22:36   4748]   Added inst FE_PHC4388_array_out_62_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: FE_OCPC3133_array_out_62_/I
[03/21 06:22:36   4748] Committed on net FE_PHN4320_array_out_61_
[03/21 06:22:36   4748]   Added inst FE_PHC4389_array_out_61_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: FE_PHC4206_array_out_61_/I
[03/21 06:22:36   4748] Committed on net FE_OCPN3109_array_out_63_
[03/21 06:22:36   4748]   Added inst FE_PHC4390_FE_OCPN3109_array_out_63_ (CKBD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_9983_0/A1
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_9991_0/A1
[03/21 06:22:36   4748] Committed on net FE_OCPN3297_array_out_64_
[03/21 06:22:36   4748]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4391_FE_OCPN3297_array_out_64_ (BUFFD0)
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_4_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_4_/D
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/U61/I1
[03/21 06:22:36   4748]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_4_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_4_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D
[03/21 06:22:36   4748]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_10836_0/A1
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN4359_n1502
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4392_n1502 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U543/A2
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4146_n1502/I
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC519_n1502/I
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHN4345_n1542
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4393_n1542 (CKBD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5020_0/A2
[03/21 06:22:36   4748]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U288/A2
[03/21 06:22:36   4748] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/n1007
[03/21 06:22:36   4748]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4394_n1007 (BUFFD0)
[03/21 06:22:36   4748]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1126/B
[03/21 06:22:36   4749] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_1737_0
[03/21 06:22:36   4749]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4395_FE_RN_1737_0 (CKBD0)
[03/21 06:22:36   4749]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_2886_0/A2
[03/21 06:22:36   4749] Committed on net array_out[106]
[03/21 06:22:36   4749]   Added inst ofifo_inst/col_idx_5__fifo_instance/FE_PHC4396_array_out_106_ (BUFFD0)
[03/21 06:22:36   4749]     sink term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9883_0/A1
[03/21 06:22:36   4749]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_PHC4362_array_out_106_/I
[03/21 06:22:36   4749]     side term: ofifo_inst/col_idx_5__fifo_instance/q3_reg_6_/D
[03/21 06:22:36   4749]     side term: ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D
[03/21 06:22:36   4749]     side term: ofifo_inst/col_idx_5__fifo_instance/q7_reg_6_/D
[03/21 06:22:36   4749]     side term: ofifo_inst/col_idx_5__fifo_instance/FE_RC_9880_0/A1
[03/21 06:22:37   4749] Worst hold path end point:
[03/21 06:22:37   4749]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:22:37   4749]     net: FE_PHN4160_array_out_120_ (nrTerm=5)
[03/21 06:22:37   4749] ===========================================================================================
[03/21 06:22:37   4749]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/21 06:22:37   4749] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4749]  Hold WNS :      -0.0906
[03/21 06:22:37   4749]       TNS :      -1.6649
[03/21 06:22:37   4749]       #VP :           69
[03/21 06:22:37   4749]       TNS+:       2.9665/29 improved (0.1023 per commit, 64.052%)
[03/21 06:22:37   4749]   Density :       7.556%
[03/21 06:22:37   4749] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4749]  29 buffer added (phase total 79, total 79)
[03/21 06:22:37   4749]  cpu=0:00:16.9 real=0:00:18.0 totSessionCpu=1:19:09 mem=1860.2M
[03/21 06:22:37   4749] ===========================================================================================
[03/21 06:22:37   4749] 
[03/21 06:22:37   4749] Starting Phase 1 Step 2 Iter 3 ...
[03/21 06:22:37   4749] Move Found: roi=0.054505, FE_OCPC3520_array_out_65_ (CKND1->CKND0) (s:132.2->30.8, snw:132.2->30.8) (h:-5.4->22.6)
[03/21 06:22:37   4749] Committed on net FE_PHN4370_array_out_82_
[03/21 06:22:37   4749]   Added inst FE_PHC4397_array_out_82_ (CKBD0)
[03/21 06:22:37   4749]     sink term: FE_OCPC3128_array_out_82_/I
[03/21 06:22:37   4749] Committed on net FE_PHN4373_array_out_80_
[03/21 06:22:37   4749]   Added inst FE_PHC4398_array_out_80_ (CKBD0)
[03/21 06:22:37   4749]     sink term: FE_PHC4373_array_out_80_/I
[03/21 06:22:37   4749] Committed on net FE_OCPN3109_array_out_63_
[03/21 06:22:37   4749]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4399_FE_OCPN3109_array_out_63_ (BUFFD0)
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_3__fifo_instance/q1_reg_3_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_3_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_3_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/q3_reg_3_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/q2_reg_3_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_3_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_9983_0/A1
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_9991_0/A1
[03/21 06:22:37   4749] Committed on net FE_OCPN3297_array_out_64_
[03/21 06:22:37   4749]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4400_FE_OCPN3297_array_out_64_ (BUFFD0)
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_4_/D
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_10836_0/A1
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4391_FE_OCPN3297_array_out_64_/I
[03/21 06:22:37   4749] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1497
[03/21 06:22:37   4749]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4401_n1497 (CKBD0)
[03/21 06:22:37   4749]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U625/B
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1157/I
[03/21 06:22:37   4749] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n987
[03/21 06:22:37   4749]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4402_n987 (BUFFD0)
[03/21 06:22:37   4749]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U253/B1
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1111/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1053/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U881/A2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U734/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U659/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U638/A1
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U404/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1646_0/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5583_0/B2
[03/21 06:22:37   4749] Committed on net mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OCPN1300_n1428
[03/21 06:22:37   4749]   Added inst mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4403_FE_OCPN1300_n1428 (BUFFD0)
[03/21 06:22:37   4749]     sink term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1284/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC4385_FE_OCPN1300_n1428/I
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1211/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U950/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U845/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U54/B1
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_4709_0/A2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_5694_0/B1
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_7698_0/A1
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RC_11649_0/B1
[03/21 06:22:37   4749] Committed on net FE_PHN4369_array_out_121_
[03/21 06:22:37   4749]   Added inst FE_PHC4404_array_out_121_ (CKBD0)
[03/21 06:22:37   4749]     sink term: FE_OCPC3323_array_out_121_/I
[03/21 06:22:37   4749] Committed on net array_out[122]
[03/21 06:22:37   4749]   Added inst FE_PHC4405_array_out_122_ (CKBD0)
[03/21 06:22:37   4749]     sink term: FE_PHC4374_array_out_122_/I
[03/21 06:22:37   4749] Committed on net FE_PHN4376_array_out_120_
[03/21 06:22:37   4749]   Added inst FE_PHC4406_array_out_120_ (CKBD0)
[03/21 06:22:37   4749]     sink term: FE_PHC4376_array_out_120_/I
[03/21 06:22:37   4749] Committed inst FE_OCPC3520_array_out_65_
[03/21 06:22:37   4749]   Resized cell CKND1 -> cell CKND0
[03/21 06:22:37   4749] Worst hold path end point:
[03/21 06:22:37   4749]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:22:37   4749]     net: FE_PHN4160_array_out_120_ (nrTerm=5)
[03/21 06:22:37   4749] ===========================================================================================
[03/21 06:22:37   4749]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/21 06:22:37   4749] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4749]  Hold WNS :      -0.0687
[03/21 06:22:37   4749]       TNS :      -0.7260
[03/21 06:22:37   4749]       #VP :           35
[03/21 06:22:37   4749]       TNS+:       0.9389/11 improved (0.0854 per commit, 56.394%)
[03/21 06:22:37   4749]   Density :       7.557%
[03/21 06:22:37   4749] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4749]  10 buffer added (phase total 89, total 89)
[03/21 06:22:37   4749]  1 inst resized (phase total 4, total 4)
[03/21 06:22:37   4749]  cpu=0:00:17.2 real=0:00:18.0 totSessionCpu=1:19:09 mem=1860.2M
[03/21 06:22:37   4749] ===========================================================================================
[03/21 06:22:37   4749] 
[03/21 06:22:37   4749] Starting Phase 1 Step 2 Iter 4 ...
[03/21 06:22:37   4749] Committed on net FE_PHN4398_array_out_80_
[03/21 06:22:37   4749]   Added inst FE_PHC4407_array_out_80_ (BUFFD0)
[03/21 06:22:37   4749]     sink term: FE_PHC4398_array_out_80_/I
[03/21 06:22:37   4749] Committed on net mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/n1581
[03/21 06:22:37   4749]   Added inst mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC4408_n1581 (BUFFD0)
[03/21 06:22:37   4749]     sink term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10013_0/A2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_10013_0/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_12391_0/A2
[03/21 06:22:37   4749] Committed on net FE_OCPN3297_array_out_64_
[03/21 06:22:37   4749]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4409_FE_OCPN3297_array_out_64_ (BUFFD0)
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4391_FE_OCPN3297_array_out_64_/I
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4400_FE_OCPN3297_array_out_64_/I
[03/21 06:22:37   4749] Committed on net mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/n987
[03/21 06:22:37   4749]   Added inst mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4410_n987 (CKBD0)
[03/21 06:22:37   4749]     sink term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U404/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC4402_n987/I
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1111/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1053/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U881/A2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U734/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U659/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U638/A1
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1646_0/B2
[03/21 06:22:37   4749]     side term: mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_5583_0/B2
[03/21 06:22:37   4749] Committed on net FE_PHN4404_array_out_121_
[03/21 06:22:37   4749]   Added inst FE_PHC4411_array_out_121_ (BUFFD0)
[03/21 06:22:37   4749]     sink term: FE_OCPC3323_array_out_121_/I
[03/21 06:22:37   4749] Committed on net FE_PHN4405_array_out_122_
[03/21 06:22:37   4749]   Added inst FE_PHC4412_array_out_122_ (CKBD0)
[03/21 06:22:37   4749]     sink term: FE_PHC4374_array_out_122_/I
[03/21 06:22:37   4749] Committed on net FE_PHN4406_array_out_120_
[03/21 06:22:37   4749]   Added inst FE_PHC4413_array_out_120_ (CKBD0)
[03/21 06:22:37   4749]     sink term: FE_PHC4406_array_out_120_/I
[03/21 06:22:37   4749] Worst hold path end point:
[03/21 06:22:37   4749]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:22:37   4749]     net: FE_PHN4160_array_out_120_ (nrTerm=5)
[03/21 06:22:37   4749] ===========================================================================================
[03/21 06:22:37   4749]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[03/21 06:22:37   4749] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4749]  Hold WNS :      -0.0464
[03/21 06:22:37   4749]       TNS :      -0.1424
[03/21 06:22:37   4749]       #VP :            8
[03/21 06:22:37   4749]       TNS+:       0.5836/7 improved (0.0834 per commit, 80.386%)
[03/21 06:22:37   4749]   Density :       7.557%
[03/21 06:22:37   4749] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4749]  7 buffer added (phase total 96, total 96)
[03/21 06:22:37   4749]  cpu=0:00:17.4 real=0:00:18.0 totSessionCpu=1:19:10 mem=1860.2M
[03/21 06:22:37   4749] ===========================================================================================
[03/21 06:22:37   4749] 
[03/21 06:22:37   4749] Starting Phase 1 Step 2 Iter 5 ...
[03/21 06:22:37   4749] Committed on net FE_PHN4413_array_out_120_
[03/21 06:22:37   4749]   Added inst FE_PHC4414_array_out_120_ (CKBD0)
[03/21 06:22:37   4749]     sink term: FE_PHC4413_array_out_120_/I
[03/21 06:22:37   4749] Committed on net FE_PHN4407_array_out_80_
[03/21 06:22:37   4749]   Added inst FE_PHC4415_array_out_80_ (BUFFD0)
[03/21 06:22:37   4749]     sink term: FE_PHC4407_array_out_80_/I
[03/21 06:22:37   4749] Committed on net ofifo_inst/col_idx_6__fifo_instance/FE_PHN4371_FE_OCPN3089_array_out_124_
[03/21 06:22:37   4749]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4416_FE_OCPN3089_array_out_124_ (BUFFD0)
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_4_/D
[03/21 06:22:37   4749] Committed on net FE_OCPN3497_array_out_125_
[03/21 06:22:37   4749]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4417_FE_OCPN3497_array_out_125_ (BUFFD0)
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4378_FE_OCPN3497_array_out_125_/I
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4340_FE_OCPN3497_array_out_125_/I
[03/21 06:22:37   4749] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN4400_FE_OCPN3297_array_out_64_
[03/21 06:22:37   4749]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4418_FE_OCPN3297_array_out_64_ (CKBD0)
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_3__fifo_instance/q5_reg_4_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_10836_0/A1
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D
[03/21 06:22:37   4749] Worst hold path end point:
[03/21 06:22:37   4749]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:22:37   4749]     net: FE_PHN4160_array_out_120_ (nrTerm=5)
[03/21 06:22:37   4749] ===========================================================================================
[03/21 06:22:37   4749]   Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
[03/21 06:22:37   4749] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4749]  Hold WNS :      -0.0281
[03/21 06:22:37   4749]       TNS :      -0.0743
[03/21 06:22:37   4749]       #VP :            4
[03/21 06:22:37   4749]       TNS+:       0.0681/5 improved (0.0136 per commit, 47.823%)
[03/21 06:22:37   4749]   Density :       7.558%
[03/21 06:22:37   4749] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4749]  5 buffer added (phase total 101, total 101)
[03/21 06:22:37   4749]  cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=1:19:10 mem=1860.2M
[03/21 06:22:37   4749] ===========================================================================================
[03/21 06:22:37   4749] 
[03/21 06:22:37   4749] Starting Phase 1 Step 2 Iter 6 ...
[03/21 06:22:37   4749] Committed on net FE_PHN4160_array_out_120_
[03/21 06:22:37   4749]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4419_array_out_120_ (CKBD0)
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_6__fifo_instance/U20/I0
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_6__fifo_instance/q4_reg_0_/D
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4135_array_out_120_/I
[03/21 06:22:37   4749] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN4400_FE_OCPN3297_array_out_64_
[03/21 06:22:37   4749]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4420_FE_OCPN3297_array_out_64_ (CKBD0)
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_3__fifo_instance/q7_reg_4_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4418_FE_OCPN3297_array_out_64_/I
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_10836_0/A1
[03/21 06:22:37   4749] Worst hold path end point:
[03/21 06:22:37   4749]   ofifo_inst/col_idx_6__fifo_instance/q5_reg_0_/D
[03/21 06:22:37   4749]     net: ofifo_inst/col_idx_6__fifo_instance/FE_PHN4419_array_out_120_ (nrTerm=4)
[03/21 06:22:37   4749] ===========================================================================================
[03/21 06:22:37   4749]   Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
[03/21 06:22:37   4749] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4749]  Hold WNS :      -0.0119
[03/21 06:22:37   4749]       TNS :      -0.0244
[03/21 06:22:37   4749]       #VP :            3
[03/21 06:22:37   4749]       TNS+:       0.0499/2 improved (0.0249 per commit, 67.160%)
[03/21 06:22:37   4749]   Density :       7.558%
[03/21 06:22:37   4749] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4749]  2 buffer added (phase total 103, total 103)
[03/21 06:22:37   4749]  cpu=0:00:17.7 real=0:00:18.0 totSessionCpu=1:19:10 mem=1860.2M
[03/21 06:22:37   4749] ===========================================================================================
[03/21 06:22:37   4749] 
[03/21 06:22:37   4749] Starting Phase 1 Step 2 Iter 7 ...
[03/21 06:22:37   4749] Committed on net FE_PHN4160_array_out_120_
[03/21 06:22:37   4749]   Added inst ofifo_inst/col_idx_6__fifo_instance/FE_PHC4421_array_out_120_ (BUFFD0)
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4419_array_out_120_/I
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_6__fifo_instance/FE_PHC4135_array_out_120_/I
[03/21 06:22:37   4749] Committed on net ofifo_inst/col_idx_3__fifo_instance/FE_PHN4400_FE_OCPN3297_array_out_64_
[03/21 06:22:37   4749]   Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC4422_FE_OCPN3297_array_out_64_ (CKBD0)
[03/21 06:22:37   4749]     sink term: ofifo_inst/col_idx_3__fifo_instance/q4_reg_4_/D
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4420_FE_OCPN3297_array_out_64_/I
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_PHC4418_FE_OCPN3297_array_out_64_/I
[03/21 06:22:37   4749]     side term: ofifo_inst/col_idx_3__fifo_instance/FE_RC_10836_0/A1
[03/21 06:22:37   4750] Worst hold path end point:
[03/21 06:22:37   4750]   mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/D
[03/21 06:22:37   4750]     net: mac_array_instance/col_idx_4__mac_col_inst/FE_PHN4168_inst_temp_9_ (nrTerm=2)
[03/21 06:22:37   4750] ===========================================================================================
[03/21 06:22:37   4750]   Phase 1 : Step 2 Iter 7 Summary (AddBuffer + LegalResize)
[03/21 06:22:37   4750] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4750]  Hold WNS :       0.0000
[03/21 06:22:37   4750]       TNS :       0.0000
[03/21 06:22:37   4750]       #VP :            0
[03/21 06:22:37   4750]       TNS+:       0.0244/2 improved (0.0122 per commit, 100.000%)
[03/21 06:22:37   4750]   Density :       7.558%
[03/21 06:22:37   4750] ------------------------------------------------------------------------------------------
[03/21 06:22:37   4750]  2 buffer added (phase total 105, total 105)
[03/21 06:22:37   4750]  cpu=0:00:17.8 real=0:00:18.0 totSessionCpu=1:19:10 mem=1860.2M
[03/21 06:22:37   4750] ===========================================================================================
[03/21 06:22:37   4750] 
[03/21 06:22:37   4750] 
[03/21 06:22:37   4750] *info:    Total 105 cells added for Phase I
[03/21 06:22:37   4750] *info:    Total 4 instances resized for Phase I
[03/21 06:22:37   4750] *info:        in which 0 FF resizing 
[03/21 06:22:38   4750] --------------------------------------------------- 
[03/21 06:22:38   4750]    Hold Timing Summary  - Phase I 
[03/21 06:22:38   4750] --------------------------------------------------- 
[03/21 06:22:38   4750]  Target slack: 0.000 ns
[03/21 06:22:38   4750] View: BC_VIEW 
[03/21 06:22:38   4750] 	WNS: 0.000 
[03/21 06:22:38   4750] 	TNS: 0.000 
[03/21 06:22:38   4750] 	VP: 0 
[03/21 06:22:38   4750] 	Worst hold path end point: mac_array_instance/col_idx_4__mac_col_inst/inst_2q_reg_1_/D 
[03/21 06:22:38   4750] --------------------------------------------------- 
[03/21 06:22:38   4750]    Setup Timing Summary  - Phase I 
[03/21 06:22:38   4750] --------------------------------------------------- 
[03/21 06:22:38   4750]  Target slack: 0.000 ns
[03/21 06:22:38   4750] View: WC_VIEW 
[03/21 06:22:38   4750] 	WNS: -0.749 
[03/21 06:22:38   4750] 	TNS: -143.851 
[03/21 06:22:38   4750] 	VP: 729 
[03/21 06:22:38   4750] 	Worst setup path end point:out[158] 
[03/21 06:22:38   4750] --------------------------------------------------- 
[03/21 06:22:38   4750] 
[03/21 06:22:38   4750] *** Finished Core Fixing (fixHold) cpu=0:00:18.0 real=0:00:19.0 totSessionCpu=1:19:10 mem=1860.2M density=7.558% ***
[03/21 06:22:38   4750] *info:
[03/21 06:22:38   4750] *info: Added a total of 105 cells to fix/reduce hold violation
[03/21 06:22:38   4750] *info:          in which 59 termBuffering
[03/21 06:22:38   4750] *info:
[03/21 06:22:38   4750] *info: Summary: 
[03/21 06:22:38   4750] *info:           46 cells of type 'BUFFD0' (4.0, 	72.163) used
[03/21 06:22:38   4750] *info:           59 cells of type 'CKBD0' (4.0, 	79.291) used
[03/21 06:22:38   4750] *info:
[03/21 06:22:38   4750] *info:
[03/21 06:22:38   4750] *info: Total 4 instances resized
[03/21 06:22:38   4750] *info:       in which 0 FF resizing
[03/21 06:22:38   4750] *info:
[03/21 06:22:38   4750] *summary:      6 instances changed cell type
[03/21 06:22:38   4750] *	:      1 instance  changed cell type from 'BUFFD0' to 'BUFFD2'
*	:      1 instance  changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      1 instance  changed cell type from 'BUFFD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'BUFFD2' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKBD2' to 'BUFFD0'
*	:      1 instance  changed cell type from 'CKND1' to 'CKND0'
*** Finish Post Route Hold Fixing (cpu=0:00:18.1 real=0:00:19.0 totSessionCpu=1:19:10 mem=1860.2M density=7.558%) ***
[03/21 06:22:38   4750] #spOpts: N=65 
[03/21 06:22:38   4750] *** Starting refinePlace (1:19:11 mem=1841.1M) ***
[03/21 06:22:38   4750] Total net bbox length = 6.137e+05 (3.323e+05 2.814e+05) (ext = 1.408e+05)
[03/21 06:22:38   4750] Starting refinePlace ...
[03/21 06:22:38   4750] default core: bins with density >  0.75 = 6.26 % ( 313 / 5000 )
[03/21 06:22:38   4750] Density distribution unevenness ratio = 88.919%
[03/21 06:22:38   4750]   Spread Effort: high, post-route mode, useDDP on.
[03/21 06:22:38   4750] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1841.1MB) @(1:19:11 - 1:19:11).
[03/21 06:22:38   4750] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:22:38   4750] wireLenOptFixPriorityInst 2449 inst fixed
[03/21 06:22:38   4751] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:22:38   4751] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1841.1MB) @(1:19:11 - 1:19:11).
[03/21 06:22:38   4751] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:22:38   4751] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1841.1MB
[03/21 06:22:38   4751] Statistics of distance of Instance movement in refine placement:
[03/21 06:22:38   4751]   maximum (X+Y) =         0.00 um
[03/21 06:22:38   4751]   mean    (X+Y) =         0.00 um
[03/21 06:22:38   4751] Summary Report:
[03/21 06:22:38   4751] Instances move: 0 (out of 24548 movable)
[03/21 06:22:38   4751] Mean displacement: 0.00 um
[03/21 06:22:38   4751] Max displacement: 0.00 um 
[03/21 06:22:38   4751] Total instances moved : 0
[03/21 06:22:38   4751] Total net bbox length = 6.137e+05 (3.323e+05 2.814e+05) (ext = 1.408e+05)
[03/21 06:22:38   4751] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1841.1MB
[03/21 06:22:38   4751] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1841.1MB) @(1:19:11 - 1:19:11).
[03/21 06:22:38   4751] *** Finished refinePlace (1:19:11 mem=1841.1M) ***
[03/21 06:22:39   4751] #spOpts: N=65 
[03/21 06:22:39   4751] default core: bins with density >  0.75 = 15.9 % ( 795 / 5000 )
[03/21 06:22:39   4751] Density distribution unevenness ratio = 79.217%
[03/21 06:22:39   4751] Summary for sequential cells idenfication: 
[03/21 06:22:39   4751] Identified SBFF number: 199
[03/21 06:22:39   4751] Identified MBFF number: 0
[03/21 06:22:39   4751] Not identified SBFF number: 0
[03/21 06:22:39   4751] Not identified MBFF number: 0
[03/21 06:22:39   4751] Number of sequential cells which are not FFs: 104
[03/21 06:22:39   4751] 
[03/21 06:22:40   4753] Default Rule : ""
[03/21 06:22:40   4753] Non Default Rules :
[03/21 06:22:40   4753] Worst Slack : -0.124 ns
[03/21 06:22:40   4753] Total 1 nets layer assigned (1.5).
[03/21 06:22:42   4754] GigaOpt: setting up router preferences
[03/21 06:22:42   4754]         design wns: -0.1245
[03/21 06:22:42   4754]         slack threshold: 1.2955
[03/21 06:22:42   4754] GigaOpt: 38 nets assigned router directives
[03/21 06:22:42   4754] 
[03/21 06:22:42   4754] Start Assign Priority Nets ...
[03/21 06:22:42   4754] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/21 06:22:42   4754] Existing Priority Nets 0 (0.0%)
[03/21 06:22:42   4754] Total Assign Priority Nets 801 (3.0%)
[03/21 06:22:42   4754] Default Rule : ""
[03/21 06:22:42   4754] Non Default Rules :
[03/21 06:22:42   4754] Worst Slack : -0.749 ns
[03/21 06:22:42   4755] Total 3 nets layer assigned (0.6).
[03/21 06:22:42   4755] GigaOpt: setting up router preferences
[03/21 06:22:42   4755]         design wns: -0.7492
[03/21 06:22:42   4755]         slack threshold: 0.6708
[03/21 06:22:43   4755] GigaOpt: 123 nets assigned router directives
[03/21 06:22:43   4755] 
[03/21 06:22:43   4755] Start Assign Priority Nets ...
[03/21 06:22:43   4755] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/21 06:22:43   4755] Existing Priority Nets 0 (0.0%)
[03/21 06:22:43   4755] Total Assign Priority Nets 801 (3.0%)
[03/21 06:22:43   4755] ** Profile ** Start :  cpu=0:00:00.0, mem=1834.0M
[03/21 06:22:43   4755] ** Profile ** Other data :  cpu=0:00:00.2, mem=1834.0M
[03/21 06:22:43   4755] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1834.0M
[03/21 06:22:43   4756] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1834.0M
[03/21 06:22:43   4756] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.749  | -0.125  | -0.749  |
|           TNS (ns):|-143.850 | -30.152 |-113.698 |
|    Violating Paths:|   729   |   569   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.558%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1834.0M
[03/21 06:22:43   4756] **optDesign ... cpu = 0:02:46, real = 0:02:46, mem = 1653.4M, totSessionCpu=1:19:16 **
[03/21 06:22:43   4756] -routeWithEco false                      # bool, default=false
[03/21 06:22:43   4756] -routeWithEco true                       # bool, default=false, user setting
[03/21 06:22:43   4756] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/21 06:22:43   4756] -routeWithTimingDriven true              # bool, default=false, user setting
[03/21 06:22:43   4756] -routeWithTimingDriven false             # bool, default=false, user setting
[03/21 06:22:43   4756] -routeWithSiDriven true                  # bool, default=false, user setting
[03/21 06:22:43   4756] -routeWithSiDriven false                 # bool, default=false, user setting
[03/21 06:22:43   4756] 
[03/21 06:22:43   4756] globalDetailRoute
[03/21 06:22:43   4756] 
[03/21 06:22:43   4756] #setNanoRouteMode -drouteAutoStop true
[03/21 06:22:43   4756] #setNanoRouteMode -drouteFixAntenna true
[03/21 06:22:43   4756] #setNanoRouteMode -routeSelectedNetOnly false
[03/21 06:22:43   4756] #setNanoRouteMode -routeWithEco true
[03/21 06:22:43   4756] #setNanoRouteMode -routeWithSiDriven false
[03/21 06:22:43   4756] #setNanoRouteMode -routeWithTimingDriven false
[03/21 06:22:43   4756] #Start globalDetailRoute on Fri Mar 21 06:22:43 2025
[03/21 06:22:43   4756] #
[03/21 06:22:43   4756] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 33876 times net's RC data read were performed.
[03/21 06:22:44   4756] ### Net info: total nets: 26945
[03/21 06:22:44   4756] ### Net info: dirty nets: 320
[03/21 06:22:44   4756] ### Net info: marked as disconnected nets: 0
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN A of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1352 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN4234_n1590 at location ( 835.700 375.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN4234_n1590 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN CI of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1352 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN4233_n1588 at location ( 831.100 375.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN4233_n1588 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1352 connects to NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN4232_n1589 at location ( 834.500 375.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHN4232_n1589 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN CI of INST mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/U1361 connects to NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN4227_n1601 at location ( 1152.300 466.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_PHN4227_n1601 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12438_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_6664_0 at location ( 1120.700 358.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_6664_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12393_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_6657_0 at location ( 1151.700 381.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_6657_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RC_12378_0 connects to NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_6655_0 at location ( 1134.700 371.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_RN_6655_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN B2 of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U1115 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4118_n693 at location ( 600.500 452.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_OCPN4118_n693 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U478 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4110_n502 at location ( 1015.300 378.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4110_n502 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/U1400 connects to NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4109_n47 at location ( 999.700 360.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_OCPN4109_n47 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST ofifo_inst/col_idx_4__fifo_instance/U7 connects to NET ofifo_inst/col_idx_4__fifo_instance/FE_OCPN4100_array_out_92_ at location ( 867.700 344.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET ofifo_inst/col_idx_4__fifo_instance/FE_OCPN4100_array_out_92_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/FE_RC_12253_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_RN_6642_0 at location ( 902.900 499.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/FE_RN_6642_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_12195_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6610_0 at location ( 598.500 404.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6610_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_12197_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6608_0 at location ( 589.300 405.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_12198_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6608_0 at location ( 589.300 404.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6608_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_12198_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6607_0 at location ( 588.900 404.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6607_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_12197_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6606_0 at location ( 589.900 405.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6606_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_12203_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6603_0 at location ( 593.300 404.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6603_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_12177_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6597_0 at location ( 585.700 406.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6597_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_12177_0 connects to NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6596_0 at location ( 586.100 405.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6596_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/21 06:22:44   4756] #To increase the message display limit, refer to the product command reference manual.
[03/21 06:22:44   4756] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RN_6589_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:22:44   4756] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/21 06:22:44   4756] #To increase the message display limit, refer to the product command reference manual.
[03/21 06:22:44   4757] ### Net info: fully routed nets: 19023
[03/21 06:22:44   4757] ### Net info: trivial (single pin) nets: 0
[03/21 06:22:44   4757] ### Net info: unrouted nets: 251
[03/21 06:22:44   4757] ### Net info: re-extraction nets: 7671
[03/21 06:22:44   4757] ### Net info: ignored nets: 0
[03/21 06:22:44   4757] ### Net info: skip routing nets: 0
[03/21 06:22:45   4757] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/21 06:22:45   4757] #Loading the last recorded routing design signature
[03/21 06:22:45   4757] #Created 179 NETS and 0 SPECIALNETS new signatures
[03/21 06:22:45   4757] #Summary of the placement changes since last routing:
[03/21 06:22:45   4757] #  Number of instances added (including moved) = 223
[03/21 06:22:45   4757] #  Number of instances deleted (including moved) = 46
[03/21 06:22:45   4757] #  Number of instances resized = 3161
[03/21 06:22:45   4757] #  Number of instances with same cell size swap = 165
[03/21 06:22:45   4757] #  Number of instances with pin swaps = 7
[03/21 06:22:45   4757] #  Total number of placement changes (moved instances are counted twice) = 3430
[03/21 06:22:45   4757] #Start routing data preparation.
[03/21 06:22:45   4757] #Minimum voltage of a net in the design = 0.000.
[03/21 06:22:45   4757] #Maximum voltage of a net in the design = 1.100.
[03/21 06:22:45   4757] #Voltage range [0.000 - 0.000] has 1 net.
[03/21 06:22:45   4757] #Voltage range [0.900 - 1.100] has 1 net.
[03/21 06:22:45   4757] #Voltage range [0.000 - 1.100] has 26943 nets.
[03/21 06:22:46   4759] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/21 06:22:46   4759] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:22:46   4759] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:22:46   4759] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:22:46   4759] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:22:46   4759] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:22:46   4759] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:22:46   4759] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:22:47   4760] #801/26789 = 2% of signal nets have been set as priority nets
[03/21 06:22:47   4760] #Regenerating Ggrids automatically.
[03/21 06:22:47   4760] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/21 06:22:47   4760] #Using automatically generated G-grids.
[03/21 06:22:47   4760] #Done routing data preparation.
[03/21 06:22:47   4760] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1308.56 (MB), peak = 1487.73 (MB)
[03/21 06:22:47   4760] #Merging special wires...
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 1085.705 362.500 ) on M1 for NET CTS_47. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 761.345 470.505 ) on M1 for NET CTS_50. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 857.675 357.100 ) on M1 for NET CTS_56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 861.475 357.100 ) on M1 for NET CTS_56. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 939.120 405.700 ) on M1 for NET CTS_57. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 737.800 355.200 ) on M1 for NET FE_OCPN3089_array_out_124_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 917.400 350.000 ) on M1 for NET FE_OCPN3105_array_out_83_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 918.285 355.280 ) on M1 for NET FE_OCPN3105_array_out_83_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 969.115 348.100 ) on M1 for NET FE_OCPN3109_array_out_63_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 966.285 369.680 ) on M1 for NET FE_OCPN3109_array_out_63_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 746.000 360.800 ) on M1 for NET FE_OCPN3110_array_out_123_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1106.115 353.500 ) on M1 for NET FE_OCPN3124_array_out_23_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 976.115 340.900 ) on M1 for NET FE_OCPN3297_array_out_64_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 978.715 340.900 ) on M1 for NET FE_OCPN3297_array_out_64_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 733.115 328.300 ) on M1 for NET FE_OCPN3497_array_out_125_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 737.915 326.500 ) on M1 for NET FE_OCPN3497_array_out_125_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 967.645 371.515 ) on M1 for NET FE_OCPN3520_array_out_65_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 1078.105 331.900 ) on M1 for NET FE_OCPN3539_array_out_42_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1030.015 234.800 ) on M1 for NET FE_OFN159_out_48_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 547.545 616.295 ) on M1 for NET FE_OFN264_kmem_out_57_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:22:47   4760] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/21 06:22:47   4760] #To increase the message display limit, refer to the product command reference manual.
[03/21 06:22:48   4760] #WARNING (NRDB-874) There are 2 dangling wires/vias in the fully routed NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/n1384. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/21 06:22:48   4760] #
[03/21 06:22:48   4760] #Connectivity extraction summary:
[03/21 06:22:48   4760] #7671 routed nets are extracted.
[03/21 06:22:48   4760] #    4551 (16.89%) extracted nets are partially routed.
[03/21 06:22:48   4760] #19023 routed nets are imported.
[03/21 06:22:48   4760] #95 (0.35%) nets are without wires.
[03/21 06:22:48   4760] #156 nets are fixed|skipped|trivial (not extracted).
[03/21 06:22:48   4760] #Total number of nets = 26945.
[03/21 06:22:48   4760] #
[03/21 06:22:48   4760] #Found 0 nets for post-route si or timing fixing.
[03/21 06:22:48   4760] #Number of eco nets is 4551
[03/21 06:22:48   4760] #
[03/21 06:22:48   4760] #Start data preparation...
[03/21 06:22:48   4760] #
[03/21 06:22:48   4760] #Data preparation is done on Fri Mar 21 06:22:48 2025
[03/21 06:22:48   4760] #
[03/21 06:22:48   4760] #Analyzing routing resource...
[03/21 06:22:49   4761] #Routing resource analysis is done on Fri Mar 21 06:22:49 2025
[03/21 06:22:49   4761] #
[03/21 06:22:49   4762] #  Resource Analysis:
[03/21 06:22:49   4762] #
[03/21 06:22:49   4762] #               Routing  #Avail      #Track     #Total     %Gcell
[03/21 06:22:49   4762] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/21 06:22:49   4762] #  --------------------------------------------------------------
[03/21 06:22:49   4762] #  Metal 1        H        4190         559      195589    16.69%
[03/21 06:22:49   4762] #  Metal 2        V        8456         794      195589     8.14%
[03/21 06:22:49   4762] #  Metal 3        H        4431         318      195589     6.69%
[03/21 06:22:49   4762] #  Metal 4        V        8634         616      195589     6.73%
[03/21 06:22:49   4762] #  Metal 5        H        4392         357      195589     0.00%
[03/21 06:22:49   4762] #  Metal 6        V        9249           1      195589     0.00%
[03/21 06:22:49   4762] #  Metal 7        H        1186           0      195589     0.00%
[03/21 06:22:49   4762] #  Metal 8        V        2312           0      195589     0.00%
[03/21 06:22:49   4762] #  --------------------------------------------------------------
[03/21 06:22:49   4762] #  Total                  42851       5.15%  1564712     4.78%
[03/21 06:22:49   4762] #
[03/21 06:22:49   4762] #  390 nets (1.45%) with 1 preferred extra spacing.
[03/21 06:22:49   4762] #
[03/21 06:22:49   4762] #
[03/21 06:22:49   4762] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1324.07 (MB), peak = 1487.73 (MB)
[03/21 06:22:49   4762] #
[03/21 06:22:49   4762] #start global routing iteration 1...
[03/21 06:22:51   4764] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1519.43 (MB), peak = 1519.64 (MB)
[03/21 06:22:51   4764] #
[03/21 06:22:51   4764] #start global routing iteration 2...
[03/21 06:22:53   4765] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1519.64 (MB), peak = 1519.65 (MB)
[03/21 06:22:53   4765] #
[03/21 06:22:53   4765] #
[03/21 06:22:53   4765] #Total number of trivial nets (e.g. < 2 pins) = 156 (skipped).
[03/21 06:22:53   4765] #Total number of routable nets = 26789.
[03/21 06:22:53   4765] #Total number of nets in the design = 26945.
[03/21 06:22:53   4765] #
[03/21 06:22:53   4765] #4646 routable nets have only global wires.
[03/21 06:22:53   4765] #22143 routable nets have only detail routed wires.
[03/21 06:22:53   4765] #215 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/21 06:22:53   4765] #632 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/21 06:22:53   4765] #
[03/21 06:22:53   4765] #Routed nets constraints summary:
[03/21 06:22:53   4765] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/21 06:22:53   4765] #-------------------------------------------------------------------
[03/21 06:22:53   4765] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/21 06:22:53   4765] #-------------------------------------------------------------------
[03/21 06:22:53   4765] #      Default                 84                131            4431  
[03/21 06:22:53   4765] #-------------------------------------------------------------------
[03/21 06:22:53   4765] #        Total                 84                131            4431  
[03/21 06:22:53   4765] #-------------------------------------------------------------------
[03/21 06:22:53   4765] #
[03/21 06:22:53   4765] #Routing constraints summary of the whole design:
[03/21 06:22:53   4765] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/21 06:22:53   4765] #-------------------------------------------------------------------
[03/21 06:22:53   4765] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/21 06:22:53   4765] #-------------------------------------------------------------------
[03/21 06:22:53   4765] #      Default                390                457           25942  
[03/21 06:22:53   4765] #-------------------------------------------------------------------
[03/21 06:22:53   4765] #        Total                390                457           25942  
[03/21 06:22:53   4765] #-------------------------------------------------------------------
[03/21 06:22:53   4765] #
[03/21 06:22:53   4766] #
[03/21 06:22:53   4766] #  Congestion Analysis: (blocked Gcells are excluded)
[03/21 06:22:53   4766] #
[03/21 06:22:53   4766] #                 OverCon       OverCon          
[03/21 06:22:53   4766] #                  #Gcell        #Gcell    %Gcell
[03/21 06:22:53   4766] #     Layer           (1)           (2)   OverCon
[03/21 06:22:53   4766] #  ----------------------------------------------
[03/21 06:22:53   4766] #   Metal 1      5(0.00%)      0(0.00%)   (0.00%)
[03/21 06:22:53   4766] #   Metal 2     10(0.01%)      2(0.00%)   (0.01%)
[03/21 06:22:53   4766] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:22:53   4766] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:22:53   4766] #   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:22:53   4766] #   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:22:53   4766] #   Metal 7      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:22:53   4766] #   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:22:53   4766] #  ----------------------------------------------
[03/21 06:22:53   4766] #     Total     15(0.00%)      2(0.00%)   (0.00%)
[03/21 06:22:53   4766] #
[03/21 06:22:53   4766] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/21 06:22:53   4766] #  Overflow after GR: 0.00% H + 0.00% V
[03/21 06:22:53   4766] #
[03/21 06:22:53   4766] #Complete Global Routing.
[03/21 06:22:53   4766] #Total number of nets with non-default rule or having extra spacing = 390
[03/21 06:22:53   4766] #Total wire length = 673654 um.
[03/21 06:22:53   4766] #Total half perimeter of net bounding box = 650612 um.
[03/21 06:22:53   4766] #Total wire length on LAYER M1 = 13968 um.
[03/21 06:22:53   4766] #Total wire length on LAYER M2 = 157814 um.
[03/21 06:22:53   4766] #Total wire length on LAYER M3 = 225276 um.
[03/21 06:22:53   4766] #Total wire length on LAYER M4 = 94663 um.
[03/21 06:22:53   4766] #Total wire length on LAYER M5 = 77144 um.
[03/21 06:22:53   4766] #Total wire length on LAYER M6 = 47451 um.
[03/21 06:22:53   4766] #Total wire length on LAYER M7 = 34309 um.
[03/21 06:22:53   4766] #Total wire length on LAYER M8 = 23029 um.
[03/21 06:22:53   4766] #Total number of vias = 159006
[03/21 06:22:53   4766] #Total number of multi-cut vias = 108809 ( 68.4%)
[03/21 06:22:53   4766] #Total number of single cut vias = 50197 ( 31.6%)
[03/21 06:22:53   4766] #Up-Via Summary (total 159006):
[03/21 06:22:53   4766] #                   single-cut          multi-cut      Total
[03/21 06:22:53   4766] #-----------------------------------------------------------
[03/21 06:22:53   4766] #  Metal 1       48061 ( 58.8%)     33686 ( 41.2%)      81747
[03/21 06:22:53   4766] #  Metal 2        1725 (  3.0%)     55874 ( 97.0%)      57599
[03/21 06:22:53   4766] #  Metal 3         172 (  1.3%)     12668 ( 98.7%)      12840
[03/21 06:22:53   4766] #  Metal 4          62 (  2.4%)      2573 ( 97.6%)       2635
[03/21 06:22:53   4766] #  Metal 5          40 (  2.2%)      1796 ( 97.8%)       1836
[03/21 06:22:53   4766] #  Metal 6          79 (  6.0%)      1244 ( 94.0%)       1323
[03/21 06:22:53   4766] #  Metal 7          58 (  5.7%)       968 ( 94.3%)       1026
[03/21 06:22:53   4766] #-----------------------------------------------------------
[03/21 06:22:53   4766] #                50197 ( 31.6%)    108809 ( 68.4%)     159006 
[03/21 06:22:53   4766] #
[03/21 06:22:53   4766] #Total number of involved priority nets 74
[03/21 06:22:53   4766] #Maximum src to sink distance for priority net 292.6
[03/21 06:22:53   4766] #Average of max src_to_sink distance for priority net 43.0
[03/21 06:22:53   4766] #Average of ave src_to_sink distance for priority net 32.5
[03/21 06:22:53   4766] #Max overcon = 2 tracks.
[03/21 06:22:53   4766] #Total overcon = 0.00%.
[03/21 06:22:53   4766] #Worst layer Gcell overcon rate = 0.00%.
[03/21 06:22:53   4766] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1520.02 (MB), peak = 1520.21 (MB)
[03/21 06:22:53   4766] #
[03/21 06:22:53   4766] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1322.41 (MB), peak = 1520.21 (MB)
[03/21 06:22:53   4766] #Start Track Assignment.
[03/21 06:22:54   4767] #Done with 804 horizontal wires in 3 hboxes and 380 vertical wires in 5 hboxes.
[03/21 06:22:55   4768] #Done with 23 horizontal wires in 3 hboxes and 14 vertical wires in 5 hboxes.
[03/21 06:22:55   4768] #Complete Track Assignment.
[03/21 06:22:56   4768] #Total number of nets with non-default rule or having extra spacing = 390
[03/21 06:22:56   4768] #Total wire length = 674612 um.
[03/21 06:22:56   4768] #Total half perimeter of net bounding box = 650612 um.
[03/21 06:22:56   4768] #Total wire length on LAYER M1 = 14471 um.
[03/21 06:22:56   4768] #Total wire length on LAYER M2 = 157899 um.
[03/21 06:22:56   4768] #Total wire length on LAYER M3 = 225623 um.
[03/21 06:22:56   4768] #Total wire length on LAYER M4 = 94665 um.
[03/21 06:22:56   4768] #Total wire length on LAYER M5 = 77144 um.
[03/21 06:22:56   4768] #Total wire length on LAYER M6 = 47452 um.
[03/21 06:22:56   4768] #Total wire length on LAYER M7 = 34323 um.
[03/21 06:22:56   4768] #Total wire length on LAYER M8 = 23035 um.
[03/21 06:22:56   4768] #Total number of vias = 158811
[03/21 06:22:56   4768] #Total number of multi-cut vias = 108809 ( 68.5%)
[03/21 06:22:56   4768] #Total number of single cut vias = 50002 ( 31.5%)
[03/21 06:22:56   4768] #Up-Via Summary (total 158811):
[03/21 06:22:56   4768] #                   single-cut          multi-cut      Total
[03/21 06:22:56   4768] #-----------------------------------------------------------
[03/21 06:22:56   4768] #  Metal 1       47991 ( 58.8%)     33686 ( 41.2%)      81677
[03/21 06:22:56   4768] #  Metal 2        1615 (  2.8%)     55874 ( 97.2%)      57489
[03/21 06:22:56   4768] #  Metal 3         168 (  1.3%)     12668 ( 98.7%)      12836
[03/21 06:22:56   4768] #  Metal 4          59 (  2.2%)      2573 ( 97.8%)       2632
[03/21 06:22:56   4768] #  Metal 5          37 (  2.0%)      1796 ( 98.0%)       1833
[03/21 06:22:56   4768] #  Metal 6          76 (  5.8%)      1244 ( 94.2%)       1320
[03/21 06:22:56   4768] #  Metal 7          56 (  5.5%)       968 ( 94.5%)       1024
[03/21 06:22:56   4768] #-----------------------------------------------------------
[03/21 06:22:56   4768] #                50002 ( 31.5%)    108809 ( 68.5%)     158811 
[03/21 06:22:56   4768] #
[03/21 06:22:56   4768] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1342.36 (MB), peak = 1520.21 (MB)
[03/21 06:22:56   4768] #
[03/21 06:22:56   4768] #Cpu time = 00:00:11
[03/21 06:22:56   4768] #Elapsed time = 00:00:11
[03/21 06:22:56   4768] #Increased memory = 34.96 (MB)
[03/21 06:22:56   4768] #Total memory = 1342.36 (MB)
[03/21 06:22:56   4768] #Peak memory = 1520.21 (MB)
[03/21 06:22:56   4769] #
[03/21 06:22:56   4769] #Start Detail Routing..
[03/21 06:22:56   4769] #start initial detail routing ...
[03/21 06:22:57   4769] #    completing 10% with 0 violations
[03/21 06:22:57   4769] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.53 (MB), peak = 1520.21 (MB)
[03/21 06:22:57   4769] #    completing 20% with 0 violations
[03/21 06:22:57   4769] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1359.61 (MB), peak = 1520.21 (MB)
[03/21 06:22:57   4770] #    completing 30% with 0 violations
[03/21 06:22:57   4770] #    cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1365.02 (MB), peak = 1520.21 (MB)
[03/21 06:23:12   4784] #    completing 40% with 106 violations
[03/21 06:23:12   4784] #    cpu time = 00:00:15, elapsed time = 00:00:15, memory = 1373.89 (MB), peak = 1520.21 (MB)
[03/21 06:23:50   4823] #    completing 50% with 399 violations
[03/21 06:23:50   4823] #    cpu time = 00:00:54, elapsed time = 00:00:54, memory = 1373.08 (MB), peak = 1520.21 (MB)
[03/21 06:24:03   4836] #    completing 60% with 448 violations
[03/21 06:24:03   4836] #    cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1373.11 (MB), peak = 1520.21 (MB)
[03/21 06:24:04   4837] #    completing 70% with 448 violations
[03/21 06:24:04   4837] #    cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1370.77 (MB), peak = 1520.21 (MB)
[03/21 06:24:04   4837] #    completing 80% with 448 violations
[03/21 06:24:04   4837] #    cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1370.77 (MB), peak = 1520.21 (MB)
[03/21 06:24:04   4837] #    completing 90% with 448 violations
[03/21 06:24:04   4837] #    cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1370.77 (MB), peak = 1520.21 (MB)
[03/21 06:24:04   4837] #    completing 100% with 448 violations
[03/21 06:24:04   4837] #    cpu time = 00:01:08, elapsed time = 00:01:08, memory = 1370.77 (MB), peak = 1520.21 (MB)
[03/21 06:24:04   4837] # ECO: 2.5% of the total area was rechecked for DRC, and 7.4% required routing.
[03/21 06:24:04   4837] #    number of violations = 448
[03/21 06:24:04   4837] #
[03/21 06:24:04   4837] #    By Layer and Type :
[03/21 06:24:04   4837] #	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
[03/21 06:24:04   4837] #	M1          107       34       62       27        2       35        0      267
[03/21 06:24:04   4837] #	M2           81       66       31        0        0        2        1      181
[03/21 06:24:04   4837] #	Totals      188      100       93       27        2       37        1      448
[03/21 06:24:04   4837] #3384 out of 24596 instances need to be verified(marked ipoed).
[03/21 06:24:04   4837] #6.0% of the total area is being checked for drcs
[03/21 06:24:20   4853] #6.0% of the total area was checked
[03/21 06:24:20   4853] #    number of violations = 1466
[03/21 06:24:20   4853] #
[03/21 06:24:20   4853] #    By Layer and Type :
[03/21 06:24:20   4853] #	         MetSpc    NSMet   EOLSpc    Short   MinStp   CutSpc   Others   Totals
[03/21 06:24:20   4853] #	M1          499        3      125      353      233       39        2     1254
[03/21 06:24:20   4853] #	M2           84        0       74       50        0        3        1      212
[03/21 06:24:20   4853] #	Totals      583        3      199      403      233       42        3     1466
[03/21 06:24:20   4853] #cpu time = 00:01:24, elapsed time = 00:01:24, memory = 1345.72 (MB), peak = 1520.21 (MB)
[03/21 06:24:20   4853] #start 1st optimization iteration ...
[03/21 06:24:46   4879] #    number of violations = 87
[03/21 06:24:46   4879] #
[03/21 06:24:46   4879] #    By Layer and Type :
[03/21 06:24:46   4879] #	         MetSpc   EOLSpc    Short   MinStp     Loop      Mar   Others   Totals
[03/21 06:24:46   4879] #	M1            3        9        9        0        1        0        1       23
[03/21 06:24:46   4879] #	M2            8        2       40        6        1        6        1       64
[03/21 06:24:46   4879] #	Totals       11       11       49        6        2        6        2       87
[03/21 06:24:46   4879] #    number of process antenna violations = 37
[03/21 06:24:46   4879] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 1370.31 (MB), peak = 1520.21 (MB)
[03/21 06:24:46   4879] #start 2nd optimization iteration ...
[03/21 06:24:50   4883] #    number of violations = 17
[03/21 06:24:50   4883] #
[03/21 06:24:50   4883] #    By Layer and Type :
[03/21 06:24:50   4883] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[03/21 06:24:50   4883] #	M1            2        4        6        1       13
[03/21 06:24:50   4883] #	M2            2        1        1        0        4
[03/21 06:24:50   4883] #	Totals        4        5        7        1       17
[03/21 06:24:50   4883] #    number of process antenna violations = 37
[03/21 06:24:50   4883] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1365.50 (MB), peak = 1520.21 (MB)
[03/21 06:24:50   4883] #start 3rd optimization iteration ...
[03/21 06:24:51   4883] #    number of violations = 0
[03/21 06:24:51   4883] #    number of process antenna violations = 37
[03/21 06:24:51   4883] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1361.62 (MB), peak = 1520.21 (MB)
[03/21 06:24:51   4883] #start 4th optimization iteration ...
[03/21 06:24:52   4884] #    number of violations = 0
[03/21 06:24:52   4884] #    number of process antenna violations = 37
[03/21 06:24:52   4884] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1349.50 (MB), peak = 1520.21 (MB)
[03/21 06:24:52   4884] #start 5th optimization iteration ...
[03/21 06:24:52   4884] #    number of violations = 0
[03/21 06:24:52   4884] #    number of process antenna violations = 28
[03/21 06:24:52   4884] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1336.36 (MB), peak = 1520.21 (MB)
[03/21 06:24:52   4884] #start 6th optimization iteration ...
[03/21 06:24:52   4884] #    number of violations = 0
[03/21 06:24:52   4884] #    number of process antenna violations = 28
[03/21 06:24:52   4884] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.65 (MB), peak = 1520.21 (MB)
[03/21 06:24:52   4884] #start 7th optimization iteration ...
[03/21 06:24:52   4884] #    number of violations = 0
[03/21 06:24:52   4884] #    number of process antenna violations = 28
[03/21 06:24:52   4884] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.65 (MB), peak = 1520.21 (MB)
[03/21 06:24:52   4884] #start 8th optimization iteration ...
[03/21 06:24:52   4884] #    number of violations = 0
[03/21 06:24:52   4884] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1337.86 (MB), peak = 1520.21 (MB)
[03/21 06:24:52   4884] #Complete Detail Routing.
[03/21 06:24:52   4884] #Total number of nets with non-default rule or having extra spacing = 390
[03/21 06:24:52   4884] #Total wire length = 672616 um.
[03/21 06:24:52   4884] #Total half perimeter of net bounding box = 650612 um.
[03/21 06:24:52   4884] #Total wire length on LAYER M1 = 14158 um.
[03/21 06:24:52   4884] #Total wire length on LAYER M2 = 155410 um.
[03/21 06:24:52   4884] #Total wire length on LAYER M3 = 225922 um.
[03/21 06:24:52   4884] #Total wire length on LAYER M4 = 95300 um.
[03/21 06:24:52   4884] #Total wire length on LAYER M5 = 77017 um.
[03/21 06:24:52   4884] #Total wire length on LAYER M6 = 47463 um.
[03/21 06:24:52   4884] #Total wire length on LAYER M7 = 34312 um.
[03/21 06:24:52   4884] #Total wire length on LAYER M8 = 23033 um.
[03/21 06:24:52   4884] #Total number of vias = 165386
[03/21 06:24:52   4884] #Total number of multi-cut vias = 95131 ( 57.5%)
[03/21 06:24:52   4884] #Total number of single cut vias = 70255 ( 42.5%)
[03/21 06:24:52   4884] #Up-Via Summary (total 165386):
[03/21 06:24:52   4884] #                   single-cut          multi-cut      Total
[03/21 06:24:52   4884] #-----------------------------------------------------------
[03/21 06:24:52   4884] #  Metal 1       53720 ( 64.8%)     29205 ( 35.2%)      82925
[03/21 06:24:52   4884] #  Metal 2       13383 ( 21.7%)     48432 ( 78.3%)      61815
[03/21 06:24:52   4884] #  Metal 3        2423 ( 17.6%)     11337 ( 82.4%)      13760
[03/21 06:24:52   4884] #  Metal 4         290 ( 10.9%)      2366 ( 89.1%)       2656
[03/21 06:24:52   4884] #  Metal 5          30 (  1.6%)      1812 ( 98.4%)       1842
[03/21 06:24:52   4884] #  Metal 6         217 ( 16.4%)      1106 ( 83.6%)       1323
[03/21 06:24:52   4884] #  Metal 7         192 ( 18.0%)       873 ( 82.0%)       1065
[03/21 06:24:52   4884] #-----------------------------------------------------------
[03/21 06:24:52   4884] #                70255 ( 42.5%)     95131 ( 57.5%)     165386 
[03/21 06:24:52   4884] #
[03/21 06:24:52   4884] #Total number of DRC violations = 0
[03/21 06:24:52   4884] #Cpu time = 00:01:56
[03/21 06:24:52   4884] #Elapsed time = 00:01:56
[03/21 06:24:52   4884] #Increased memory = -7.73 (MB)
[03/21 06:24:52   4884] #Total memory = 1334.63 (MB)
[03/21 06:24:52   4884] #Peak memory = 1520.21 (MB)
[03/21 06:24:52   4884] #
[03/21 06:24:52   4884] #start routing for process antenna violation fix ...
[03/21 06:24:53   4886] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1334.68 (MB), peak = 1520.21 (MB)
[03/21 06:24:53   4886] #
[03/21 06:24:53   4886] #Total number of nets with non-default rule or having extra spacing = 390
[03/21 06:24:53   4886] #Total wire length = 672616 um.
[03/21 06:24:53   4886] #Total half perimeter of net bounding box = 650612 um.
[03/21 06:24:53   4886] #Total wire length on LAYER M1 = 14158 um.
[03/21 06:24:53   4886] #Total wire length on LAYER M2 = 155410 um.
[03/21 06:24:53   4886] #Total wire length on LAYER M3 = 225922 um.
[03/21 06:24:53   4886] #Total wire length on LAYER M4 = 95300 um.
[03/21 06:24:53   4886] #Total wire length on LAYER M5 = 77017 um.
[03/21 06:24:53   4886] #Total wire length on LAYER M6 = 47463 um.
[03/21 06:24:53   4886] #Total wire length on LAYER M7 = 34312 um.
[03/21 06:24:53   4886] #Total wire length on LAYER M8 = 23033 um.
[03/21 06:24:53   4886] #Total number of vias = 165386
[03/21 06:24:53   4886] #Total number of multi-cut vias = 95131 ( 57.5%)
[03/21 06:24:53   4886] #Total number of single cut vias = 70255 ( 42.5%)
[03/21 06:24:53   4886] #Up-Via Summary (total 165386):
[03/21 06:24:53   4886] #                   single-cut          multi-cut      Total
[03/21 06:24:53   4886] #-----------------------------------------------------------
[03/21 06:24:53   4886] #  Metal 1       53720 ( 64.8%)     29205 ( 35.2%)      82925
[03/21 06:24:53   4886] #  Metal 2       13383 ( 21.7%)     48432 ( 78.3%)      61815
[03/21 06:24:53   4886] #  Metal 3        2423 ( 17.6%)     11337 ( 82.4%)      13760
[03/21 06:24:53   4886] #  Metal 4         290 ( 10.9%)      2366 ( 89.1%)       2656
[03/21 06:24:53   4886] #  Metal 5          30 (  1.6%)      1812 ( 98.4%)       1842
[03/21 06:24:53   4886] #  Metal 6         217 ( 16.4%)      1106 ( 83.6%)       1323
[03/21 06:24:53   4886] #  Metal 7         192 ( 18.0%)       873 ( 82.0%)       1065
[03/21 06:24:53   4886] #-----------------------------------------------------------
[03/21 06:24:53   4886] #                70255 ( 42.5%)     95131 ( 57.5%)     165386 
[03/21 06:24:53   4886] #
[03/21 06:24:53   4886] #Total number of DRC violations = 0
[03/21 06:24:53   4886] #Total number of net violated process antenna rule = 3
[03/21 06:24:53   4886] #
[03/21 06:24:55   4887] #
[03/21 06:24:55   4887] #Start Post Route wire spreading..
[03/21 06:24:55   4887] #
[03/21 06:24:55   4887] #Start data preparation for wire spreading...
[03/21 06:24:55   4887] #
[03/21 06:24:55   4887] #Data preparation is done on Fri Mar 21 06:24:55 2025
[03/21 06:24:55   4887] #
[03/21 06:24:55   4887] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.68 (MB), peak = 1520.21 (MB)
[03/21 06:24:55   4887] #
[03/21 06:24:55   4887] #Start Post Route Wire Spread.
[03/21 06:24:57   4890] #Done with 2178 horizontal wires in 5 hboxes and 1850 vertical wires in 10 hboxes.
[03/21 06:24:58   4890] #Complete Post Route Wire Spread.
[03/21 06:24:58   4890] #
[03/21 06:24:58   4890] #Total number of nets with non-default rule or having extra spacing = 390
[03/21 06:24:58   4890] #Total wire length = 674030 um.
[03/21 06:24:58   4890] #Total half perimeter of net bounding box = 650612 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M1 = 14162 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M2 = 155726 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M3 = 226659 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M4 = 95589 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M5 = 77026 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M6 = 47466 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M7 = 34350 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M8 = 23052 um.
[03/21 06:24:58   4890] #Total number of vias = 165386
[03/21 06:24:58   4890] #Total number of multi-cut vias = 95131 ( 57.5%)
[03/21 06:24:58   4890] #Total number of single cut vias = 70255 ( 42.5%)
[03/21 06:24:58   4890] #Up-Via Summary (total 165386):
[03/21 06:24:58   4890] #                   single-cut          multi-cut      Total
[03/21 06:24:58   4890] #-----------------------------------------------------------
[03/21 06:24:58   4890] #  Metal 1       53720 ( 64.8%)     29205 ( 35.2%)      82925
[03/21 06:24:58   4890] #  Metal 2       13383 ( 21.7%)     48432 ( 78.3%)      61815
[03/21 06:24:58   4890] #  Metal 3        2423 ( 17.6%)     11337 ( 82.4%)      13760
[03/21 06:24:58   4890] #  Metal 4         290 ( 10.9%)      2366 ( 89.1%)       2656
[03/21 06:24:58   4890] #  Metal 5          30 (  1.6%)      1812 ( 98.4%)       1842
[03/21 06:24:58   4890] #  Metal 6         217 ( 16.4%)      1106 ( 83.6%)       1323
[03/21 06:24:58   4890] #  Metal 7         192 ( 18.0%)       873 ( 82.0%)       1065
[03/21 06:24:58   4890] #-----------------------------------------------------------
[03/21 06:24:58   4890] #                70255 ( 42.5%)     95131 ( 57.5%)     165386 
[03/21 06:24:58   4890] #
[03/21 06:24:58   4890] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1370.75 (MB), peak = 1520.21 (MB)
[03/21 06:24:58   4890] #
[03/21 06:24:58   4890] #Post Route wire spread is done.
[03/21 06:24:58   4890] #Total number of nets with non-default rule or having extra spacing = 390
[03/21 06:24:58   4890] #Total wire length = 674030 um.
[03/21 06:24:58   4890] #Total half perimeter of net bounding box = 650612 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M1 = 14162 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M2 = 155726 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M3 = 226659 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M4 = 95589 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M5 = 77026 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M6 = 47466 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M7 = 34350 um.
[03/21 06:24:58   4890] #Total wire length on LAYER M8 = 23052 um.
[03/21 06:24:58   4890] #Total number of vias = 165386
[03/21 06:24:58   4890] #Total number of multi-cut vias = 95131 ( 57.5%)
[03/21 06:24:58   4890] #Total number of single cut vias = 70255 ( 42.5%)
[03/21 06:24:58   4890] #Up-Via Summary (total 165386):
[03/21 06:24:58   4890] #                   single-cut          multi-cut      Total
[03/21 06:24:58   4890] #-----------------------------------------------------------
[03/21 06:24:58   4890] #  Metal 1       53720 ( 64.8%)     29205 ( 35.2%)      82925
[03/21 06:24:58   4890] #  Metal 2       13383 ( 21.7%)     48432 ( 78.3%)      61815
[03/21 06:24:58   4890] #  Metal 3        2423 ( 17.6%)     11337 ( 82.4%)      13760
[03/21 06:24:58   4890] #  Metal 4         290 ( 10.9%)      2366 ( 89.1%)       2656
[03/21 06:24:58   4890] #  Metal 5          30 (  1.6%)      1812 ( 98.4%)       1842
[03/21 06:24:58   4890] #  Metal 6         217 ( 16.4%)      1106 ( 83.6%)       1323
[03/21 06:24:58   4890] #  Metal 7         192 ( 18.0%)       873 ( 82.0%)       1065
[03/21 06:24:58   4890] #-----------------------------------------------------------
[03/21 06:24:58   4890] #                70255 ( 42.5%)     95131 ( 57.5%)     165386 
[03/21 06:24:58   4890] #
[03/21 06:24:59   4892] #
[03/21 06:24:59   4892] #Start Post Route via swapping..
[03/21 06:24:59   4892] #7.90% of area are rerouted by ECO routing.
[03/21 06:25:17   4910] #    number of violations = 0
[03/21 06:25:17   4910] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 1335.93 (MB), peak = 1520.21 (MB)
[03/21 06:25:19   4911] #    number of violations = 0
[03/21 06:25:19   4911] #cpu time = 00:00:20, elapsed time = 00:00:20, memory = 1335.99 (MB), peak = 1520.21 (MB)
[03/21 06:25:19   4911] #CELL_VIEW core,init has 0 DRC violations
[03/21 06:25:19   4911] #Total number of DRC violations = 0
[03/21 06:25:19   4911] #Total number of process antenna violations = 4
[03/21 06:25:19   4911] #Post Route via swapping is done.
[03/21 06:25:19   4912] #Total number of nets with non-default rule or having extra spacing = 390
[03/21 06:25:19   4912] #Total wire length = 674030 um.
[03/21 06:25:19   4912] #Total half perimeter of net bounding box = 650612 um.
[03/21 06:25:19   4912] #Total wire length on LAYER M1 = 14162 um.
[03/21 06:25:19   4912] #Total wire length on LAYER M2 = 155726 um.
[03/21 06:25:19   4912] #Total wire length on LAYER M3 = 226659 um.
[03/21 06:25:19   4912] #Total wire length on LAYER M4 = 95589 um.
[03/21 06:25:19   4912] #Total wire length on LAYER M5 = 77026 um.
[03/21 06:25:19   4912] #Total wire length on LAYER M6 = 47466 um.
[03/21 06:25:19   4912] #Total wire length on LAYER M7 = 34350 um.
[03/21 06:25:19   4912] #Total wire length on LAYER M8 = 23052 um.
[03/21 06:25:19   4912] #Total number of vias = 165386
[03/21 06:25:19   4912] #Total number of multi-cut vias = 116923 ( 70.7%)
[03/21 06:25:19   4912] #Total number of single cut vias = 48463 ( 29.3%)
[03/21 06:25:19   4912] #Up-Via Summary (total 165386):
[03/21 06:25:19   4912] #                   single-cut          multi-cut      Total
[03/21 06:25:19   4912] #-----------------------------------------------------------
[03/21 06:25:19   4912] #  Metal 1       47504 ( 57.3%)     35421 ( 42.7%)      82925
[03/21 06:25:19   4912] #  Metal 2         778 (  1.3%)     61037 ( 98.7%)      61815
[03/21 06:25:19   4912] #  Metal 3          52 (  0.4%)     13708 ( 99.6%)      13760
[03/21 06:25:19   4912] #  Metal 4          23 (  0.9%)      2633 ( 99.1%)       2656
[03/21 06:25:19   4912] #  Metal 5           1 (  0.1%)      1841 ( 99.9%)       1842
[03/21 06:25:19   4912] #  Metal 6          39 (  2.9%)      1284 ( 97.1%)       1323
[03/21 06:25:19   4912] #  Metal 7          66 (  6.2%)       999 ( 93.8%)       1065
[03/21 06:25:19   4912] #-----------------------------------------------------------
[03/21 06:25:19   4912] #                48463 ( 29.3%)    116923 ( 70.7%)     165386 
[03/21 06:25:19   4912] #
[03/21 06:25:19   4912] #detailRoute Statistics:
[03/21 06:25:19   4912] #Cpu time = 00:02:24
[03/21 06:25:19   4912] #Elapsed time = 00:02:24
[03/21 06:25:19   4912] #Increased memory = -8.11 (MB)
[03/21 06:25:19   4912] #Total memory = 1334.26 (MB)
[03/21 06:25:19   4912] #Peak memory = 1520.21 (MB)
[03/21 06:25:19   4912] #Updating routing design signature
[03/21 06:25:19   4912] #Created 849 library cell signatures
[03/21 06:25:19   4912] #Created 26945 NETS and 0 SPECIALNETS signatures
[03/21 06:25:19   4912] #Created 24597 instance signatures
[03/21 06:25:19   4912] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.51 (MB), peak = 1520.21 (MB)
[03/21 06:25:19   4912] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1334.68 (MB), peak = 1520.21 (MB)
[03/21 06:25:20   4913] #
[03/21 06:25:20   4913] #globalDetailRoute statistics:
[03/21 06:25:20   4913] #Cpu time = 00:02:37
[03/21 06:25:20   4913] #Elapsed time = 00:02:37
[03/21 06:25:20   4913] #Increased memory = -65.71 (MB)
[03/21 06:25:20   4913] #Total memory = 1284.42 (MB)
[03/21 06:25:20   4913] #Peak memory = 1520.21 (MB)
[03/21 06:25:20   4913] #Number of warnings = 64
[03/21 06:25:20   4913] #Total number of warnings = 178
[03/21 06:25:20   4913] #Number of fails = 0
[03/21 06:25:20   4913] #Total number of fails = 0
[03/21 06:25:20   4913] #Complete globalDetailRoute on Fri Mar 21 06:25:20 2025
[03/21 06:25:20   4913] #
[03/21 06:25:20   4913] **optDesign ... cpu = 0:05:23, real = 0:05:23, mem = 1618.7M, totSessionCpu=1:21:53 **
[03/21 06:25:20   4913] -routeWithEco false                      # bool, default=false
[03/21 06:25:20   4913] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/21 06:25:20   4913] -routeWithTimingDriven true              # bool, default=false, user setting
[03/21 06:25:20   4913] -routeWithSiDriven true                  # bool, default=false, user setting
[03/21 06:25:20   4913] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 06:25:20   4913] Extraction called for design 'core' of instances=24596 and nets=26945 using extraction engine 'postRoute' at effort level 'low' .
[03/21 06:25:20   4913] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 06:25:20   4913] RC Extraction called in multi-corner(2) mode.
[03/21 06:25:20   4913] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:25:20   4913] Process corner(s) are loaded.
[03/21 06:25:20   4913]  Corner: Cmax
[03/21 06:25:20   4913]  Corner: Cmin
[03/21 06:25:20   4913] extractDetailRC Option : -outfile /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d -maxResLength 200  -extended
[03/21 06:25:20   4913] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/21 06:25:20   4913]       RC Corner Indexes            0       1   
[03/21 06:25:20   4913] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:25:20   4913] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/21 06:25:20   4913] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:25:20   4913] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:25:20   4913] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:25:20   4913] Shrink Factor                : 1.00000
[03/21 06:25:21   4913] Initializing multi-corner capacitance tables ... 
[03/21 06:25:21   4913] Initializing multi-corner resistance tables ...
[03/21 06:25:21   4914] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1618.7M)
[03/21 06:25:21   4914] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for storing RC.
[03/21 06:25:22   4915] Extracted 10.0008% (CPU Time= 0:00:01.6  MEM= 1708.0M)
[03/21 06:25:22   4915] Extracted 20.0008% (CPU Time= 0:00:01.8  MEM= 1708.0M)
[03/21 06:25:23   4916] Extracted 30.0007% (CPU Time= 0:00:02.4  MEM= 1712.0M)
[03/21 06:25:23   4916] Extracted 40.0007% (CPU Time= 0:00:02.7  MEM= 1712.0M)
[03/21 06:25:24   4916] Extracted 50.0006% (CPU Time= 0:00:02.9  MEM= 1712.0M)
[03/21 06:25:24   4916] Extracted 60.0006% (CPU Time= 0:00:03.1  MEM= 1712.0M)
[03/21 06:25:24   4916] Extracted 70.0006% (CPU Time= 0:00:03.2  MEM= 1712.0M)
[03/21 06:25:24   4917] Extracted 80.0005% (CPU Time= 0:00:03.6  MEM= 1712.0M)
[03/21 06:25:25   4917] Extracted 90.0005% (CPU Time= 0:00:03.9  MEM= 1712.0M)
[03/21 06:25:26   4918] Extracted 100% (CPU Time= 0:00:05.1  MEM= 1712.0M)
[03/21 06:25:26   4919] Number of Extracted Resistors     : 429025
[03/21 06:25:26   4919] Number of Extracted Ground Cap.   : 426566
[03/21 06:25:26   4919] Number of Extracted Coupling Cap. : 666720
[03/21 06:25:26   4919] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:25:26   4919] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/21 06:25:26   4919]  Corner: Cmax
[03/21 06:25:26   4919]  Corner: Cmin
[03/21 06:25:26   4919] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1692.0M)
[03/21 06:25:26   4919] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb_Filter.rcdb.d' for storing RC.
[03/21 06:25:27   4919] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26789 times net's RC data read were performed.
[03/21 06:25:27   4919] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1691.980M)
[03/21 06:25:27   4919] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:25:27   4919] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1691.980M)
[03/21 06:25:27   4919] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:07.0  MEM: 1691.980M)
[03/21 06:25:27   4919] **optDesign ... cpu = 0:05:30, real = 0:05:30, mem = 1616.7M, totSessionCpu=1:22:00 **
[03/21 06:25:27   4920] Starting SI iteration 1 using Infinite Timing Windows
[03/21 06:25:27   4920] Begin IPO call back ...
[03/21 06:25:27   4920] End IPO call back ...
[03/21 06:25:27   4920] #################################################################################
[03/21 06:25:27   4920] # Design Stage: PostRoute
[03/21 06:25:27   4920] # Design Name: core
[03/21 06:25:27   4920] # Design Mode: 65nm
[03/21 06:25:27   4920] # Analysis Mode: MMMC OCV 
[03/21 06:25:27   4920] # Parasitics Mode: SPEF/RCDB
[03/21 06:25:27   4920] # Signoff Settings: SI On 
[03/21 06:25:27   4920] #################################################################################
[03/21 06:25:28   4920] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:25:28   4920] Setting infinite Tws ...
[03/21 06:25:28   4920] First Iteration Infinite Tw... 
[03/21 06:25:28   4920] Calculate early delays in OCV mode...
[03/21 06:25:28   4920] Calculate late delays in OCV mode...
[03/21 06:25:28   4921] Topological Sorting (CPU = 0:00:00.1, MEM = 1628.0M, InitMEM = 1624.2M)
[03/21 06:25:28   4921] Initializing multi-corner capacitance tables ... 
[03/21 06:25:28   4921] Initializing multi-corner resistance tables ...
[03/21 06:25:29   4921] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:25:29   4921] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1644.6M)
[03/21 06:25:29   4921] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:25:35   4928] AAE_INFO-618: Total number of nets in the design is 26945,  100.0 percent of the nets selected for SI analysis
[03/21 06:25:35   4928] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:25:35   4928] End delay calculation. (MEM=1711.32 CPU=0:00:06.2 REAL=0:00:06.0)
[03/21 06:25:35   4928] Save waveform /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/.AAE_L81BEr/.AAE_8748/waveform.data...
[03/21 06:25:35   4928] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1711.3M) ***
[03/21 06:25:36   4928] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1711.3M)
[03/21 06:25:36   4928] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 06:25:36   4929] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1711.3M)
[03/21 06:25:36   4929] Starting SI iteration 2
[03/21 06:25:36   4929] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:25:36   4929] Calculate early delays in OCV mode...
[03/21 06:25:36   4929] Calculate late delays in OCV mode...
[03/21 06:25:38   4931] AAE_INFO-618: Total number of nets in the design is 26945,  8.0 percent of the nets selected for SI analysis
[03/21 06:25:38   4931] End delay calculation. (MEM=1687.36 CPU=0:00:02.1 REAL=0:00:02.0)
[03/21 06:25:38   4931] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1687.4M) ***
[03/21 06:25:40   4932] *** Done Building Timing Graph (cpu=0:00:12.7 real=0:00:13.0 totSessionCpu=1:22:13 mem=1687.4M)
[03/21 06:25:40   4932] **optDesign ... cpu = 0:05:43, real = 0:05:43, mem = 1620.6M, totSessionCpu=1:22:13 **
[03/21 06:25:40   4932] *** Timing NOT met, worst failing slack is -0.747
[03/21 06:25:40   4932] *** Check timing (0:00:00.0)
[03/21 06:25:40   4932] Begin: GigaOpt Optimization in post-eco TNS mode
[03/21 06:25:40   4932] Info: 225 clock nets excluded from IPO operation.
[03/21 06:25:40   4932] PhyDesignGrid: maxLocalDensity 1.00
[03/21 06:25:40   4932] #spOpts: N=65 mergeVia=F 
[03/21 06:25:42   4935] *info: 225 clock nets excluded
[03/21 06:25:42   4935] *info: 2 special nets excluded.
[03/21 06:25:42   4935] *info: 154 no-driver nets excluded.
[03/21 06:25:44   4936] ** GigaOpt Optimizer WNS Slack -0.747 TNS Slack -144.808 Density 7.56
[03/21 06:25:44   4936] Optimizer TNS Opt
[03/21 06:25:44   4937] Active Path Group: reg2reg  
[03/21 06:25:44   4937] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:25:44   4937] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:25:44   4937] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:25:44   4937] |  -0.132|   -0.747| -31.334| -144.808|     7.56%|   0:00:00.0| 1864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:25:45   4937] |  -0.132|   -0.747| -31.334| -144.808|     7.56%|   0:00:01.0| 1864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/21 06:25:45   4937] |  -0.132|   -0.747| -31.334| -144.808|     7.56%|   0:00:00.0| 1864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:25:45   4937] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:25:45   4937] 
[03/21 06:25:45   4937] *** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=1864.1M) ***
[03/21 06:25:45   4938] Checking setup slack degradation ...
[03/21 06:25:45   4938] 
[03/21 06:25:45   4938] Recovery Manager:
[03/21 06:25:45   4938]   Low  Effort WNS Jump: 0.000 (REF: -0.749, TGT: -0.747, Threshold: 0.150) - Skip
[03/21 06:25:45   4938]   High Effort WNS Jump: 0.007 (REF: -0.125, TGT: -0.132, Threshold: 0.075) - Skip
[03/21 06:25:45   4938]   Low  Effort TNS Jump: 0.195 (REF: -144.614, TGT: -144.808, Threshold: 25.000) - Skip
[03/21 06:25:45   4938]   High Effort TNS Jump: 0.420 (REF: -30.915, TGT: -31.335, Threshold: 25.000) - Skip
[03/21 06:25:45   4938] 
[03/21 06:25:45   4938] 
[03/21 06:25:45   4938] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=1864.1M) ***
[03/21 06:25:45   4938] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:25:45   4938] Layer 3 has 225 constrained nets 
[03/21 06:25:45   4938] Layer 7 has 368 constrained nets 
[03/21 06:25:45   4938] **** End NDR-Layer Usage Statistics ****
[03/21 06:25:45   4938] 
[03/21 06:25:45   4938] *** Finish Post Route Setup Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=1864.1M) ***
[03/21 06:25:45   4938] End: GigaOpt Optimization in post-eco TNS mode
[03/21 06:25:45   4938] Running setup recovery post routing.
[03/21 06:25:45   4938] **optDesign ... cpu = 0:05:49, real = 0:05:48, mem = 1713.1M, totSessionCpu=1:22:19 **
[03/21 06:25:46   4939]   Timing Snapshot: (TGT)
[03/21 06:25:46   4939]      Weighted WNS: -0.193
[03/21 06:25:46   4939]       All  PG WNS: -0.747
[03/21 06:25:46   4939]       High PG WNS: -0.132
[03/21 06:25:46   4939]       All  PG TNS: -144.808
[03/21 06:25:46   4939]       High PG TNS: -31.335
[03/21 06:25:46   4939]          Tran DRV: 0
[03/21 06:25:46   4939]           Cap DRV: 0
[03/21 06:25:46   4939]        Fanout DRV: 0
[03/21 06:25:46   4939]            Glitch: 0
[03/21 06:25:46   4939]    Category Slack: { [L, -0.747] [H, -0.132] }
[03/21 06:25:46   4939] 
[03/21 06:25:46   4939] Checking setup slack degradation ...
[03/21 06:25:46   4939] 
[03/21 06:25:46   4939] Recovery Manager:
[03/21 06:25:46   4939]   Low  Effort WNS Jump: 0.000 (REF: -0.749, TGT: -0.747, Threshold: 0.150) - Skip
[03/21 06:25:46   4939]   High Effort WNS Jump: 0.007 (REF: -0.125, TGT: -0.132, Threshold: 0.075) - Skip
[03/21 06:25:46   4939]   Low  Effort TNS Jump: 0.195 (REF: -144.614, TGT: -144.808, Threshold: 25.000) - Skip
[03/21 06:25:46   4939]   High Effort TNS Jump: 0.420 (REF: -30.915, TGT: -31.335, Threshold: 25.000) - Skip
[03/21 06:25:46   4939] 
[03/21 06:25:46   4939] Checking DRV degradation...
[03/21 06:25:46   4939] 
[03/21 06:25:46   4939] Recovery Manager:
[03/21 06:25:46   4939]     Tran DRV degradation : 0 (0 -> 0)
[03/21 06:25:46   4939]      Cap DRV degradation : 0 (0 -> 0)
[03/21 06:25:46   4939]   Fanout DRV degradation : 0 (0 -> 0)
[03/21 06:25:46   4939]       Glitch degradation : 0 (0 -> 0)
[03/21 06:25:46   4939]   DRV Recovery (Margin: 100) - Skip
[03/21 06:25:46   4939] 
[03/21 06:25:46   4939] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/21 06:25:46   4939] *** Finish setup-recovery (cpu=0:00:00, real=0:00:01, mem=1713.10M, totSessionCpu=1:22:19 .
[03/21 06:25:46   4939] **optDesign ... cpu = 0:05:49, real = 0:05:49, mem = 1713.1M, totSessionCpu=1:22:19 **
[03/21 06:25:46   4939] 
[03/21 06:25:46   4939] Latch borrow mode reset to max_borrow
[03/21 06:25:47   4939] <optDesign CMD> Restore Using all VT Cells
[03/21 06:25:47   4939] Reported timing to dir ./timingReports
[03/21 06:25:47   4939] **optDesign ... cpu = 0:05:50, real = 0:05:50, mem = 1713.1M, totSessionCpu=1:22:20 **
[03/21 06:25:47   4939] Begin: glitch net info
[03/21 06:25:47   4939] glitch slack range: number of glitch nets
[03/21 06:25:47   4939] glitch slack < -0.32 : 0
[03/21 06:25:47   4939] -0.32 < glitch slack < -0.28 : 0
[03/21 06:25:47   4939] -0.28 < glitch slack < -0.24 : 0
[03/21 06:25:47   4939] -0.24 < glitch slack < -0.2 : 0
[03/21 06:25:47   4939] -0.2 < glitch slack < -0.16 : 0
[03/21 06:25:47   4939] -0.16 < glitch slack < -0.12 : 0
[03/21 06:25:47   4939] -0.12 < glitch slack < -0.08 : 0
[03/21 06:25:47   4939] -0.08 < glitch slack < -0.04 : 0
[03/21 06:25:47   4939] -0.04 < glitch slack : 0
[03/21 06:25:47   4939] End: glitch net info
[03/21 06:25:47   4939] ** Profile ** Start :  cpu=0:00:00.0, mem=1770.3M
[03/21 06:25:47   4940] ** Profile ** Other data :  cpu=0:00:00.2, mem=1770.3M
[03/21 06:25:47   4940] **INFO: Starting Blocking QThread with 1 CPU
[03/21 06:25:47   4940]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/21 06:25:47   4940] Starting SI iteration 1 using Infinite Timing Windows
[03/21 06:25:47   4940] Begin IPO call back ...
[03/21 06:25:47   4940] End IPO call back ...
[03/21 06:25:47   4940] #################################################################################
[03/21 06:25:47   4940] # Design Stage: PostRoute
[03/21 06:25:47   4940] # Design Name: core
[03/21 06:25:47   4940] # Design Mode: 65nm
[03/21 06:25:47   4940] # Analysis Mode: MMMC OCV 
[03/21 06:25:47   4940] # Parasitics Mode: SPEF/RCDB
[03/21 06:25:47   4940] # Signoff Settings: SI On 
[03/21 06:25:47   4940] #################################################################################
[03/21 06:25:47   4940] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:25:47   4940] Setting infinite Tws ...
[03/21 06:25:47   4940] First Iteration Infinite Tw... 
[03/21 06:25:47   4940] Calculate late delays in OCV mode...
[03/21 06:25:47   4940] Calculate early delays in OCV mode...
[03/21 06:25:47   4940] Topological Sorting (CPU = 0:00:00.1, MEM = 0.0M, InitMEM = 0.0M)
[03/21 06:25:47   4940] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/21 06:25:47   4940] AAE_INFO-618: Total number of nets in the design is 26945,  100.0 percent of the nets selected for SI analysis
[03/21 06:25:47   4940] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:25:47   4940] End delay calculation. (MEM=0 CPU=0:00:05.7 REAL=0:00:06.0)
[03/21 06:25:47   4940] Save waveform /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/.AAE_L81BEr/.AAE_8748/waveform.data...
[03/21 06:25:47   4940] *** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 0.0M) ***
[03/21 06:25:47   4940] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/21 06:25:47   4940] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 06:25:47   4940] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/21 06:25:47   4940] Starting SI iteration 2
[03/21 06:25:47   4940] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:25:47   4940] Calculate late delays in OCV mode...
[03/21 06:25:47   4940] Calculate early delays in OCV mode...
[03/21 06:25:47   4940] AAE_INFO-618: Total number of nets in the design is 26945,  1.0 percent of the nets selected for SI analysis
[03/21 06:25:47   4940] End delay calculation. (MEM=0 CPU=0:00:00.4 REAL=0:00:00.0)
[03/21 06:25:47   4940] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[03/21 06:25:47   4940] *** Done Building Timing Graph (cpu=0:00:08.9 real=0:00:09.0 totSessionCpu=0:00:41.0 mem=0.0M)
[03/21 06:25:47   4940] ** Profile ** Overall slacks :  cpu=-1:0-1:0-8.-9, mem=0.0M
[03/21 06:25:47   4940] ** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
[03/21 06:25:57   4950]  
_______________________________________________________________________
[03/21 06:25:58   4950] ** Profile ** Overall slacks :  cpu=0:00:10.4, mem=1770.3M
[03/21 06:25:58   4951] ** Profile ** Total reports :  cpu=0:00:00.8, mem=1715.1M
[03/21 06:25:59   4951] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1715.1M
[03/21 06:25:59   4951] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.747  | -0.132  | -0.747  |
|           TNS (ns):|-144.810 | -31.336 |-113.474 |
|    Violating Paths:|   826   |   666   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  4118   |  4118   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 7.558%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1715.1M
[03/21 06:25:59   4951] *** Final Summary (holdfix) CPU=0:00:11.8, REAL=0:00:12.0, MEM=1715.1M
[03/21 06:25:59   4951] **optDesign ... cpu = 0:06:02, real = 0:06:02, mem = 1713.1M, totSessionCpu=1:22:32 **
[03/21 06:25:59   4951]  ReSet Options after AAE Based Opt flow 
[03/21 06:25:59   4951] *** Finished optDesign ***
[03/21 06:25:59   4951] 
[03/21 06:25:59   4951] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:05 real=  0:06:06)
[03/21 06:25:59   4951] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/21 06:25:59   4951] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:13.3 real=0:00:13.2)
[03/21 06:25:59   4951] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/21 06:25:59   4951] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:18.5 real=0:00:19.5)
[03/21 06:25:59   4951] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.2 real=0:00:06.1)
[03/21 06:25:59   4951] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:05.0 real=0:00:05.1)
[03/21 06:25:59   4951] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:14.8 real=0:00:14.8)
[03/21 06:25:59   4951] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:22.8 real=0:00:22.8)
[03/21 06:25:59   4951] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:20.0 real=0:00:20.5)
[03/21 06:25:59   4951] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:04.4 real=0:00:04.5)
[03/21 06:25:59   4951] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:02:37 real=  0:02:37)
[03/21 06:25:59   4951] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.8 real=0:00:12.7)
[03/21 06:25:59   4951] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.1 real=0:00:04.1)
[03/21 06:25:59   4951] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[03/21 06:25:59   4951] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/21 06:25:59   4951] Info: pop threads available for lower-level modules during optimization.
[03/21 06:25:59   4951] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/21 06:25:59   4951] <CMD> optDesign -postRoute -drv
[03/21 06:25:59   4951] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/21 06:25:59   4951] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/21 06:25:59   4951] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/21 06:25:59   4951] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/21 06:25:59   4951] -setupDynamicPowerViewAsDefaultView false
[03/21 06:25:59   4951]                                            # bool, default=false, private
[03/21 06:25:59   4951] #spOpts: N=65 mergeVia=F 
[03/21 06:25:59   4951] Core basic site is core
[03/21 06:25:59   4952] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 06:26:00   4952] #spOpts: N=65 mergeVia=F 
[03/21 06:26:00   4952] GigaOpt running with 1 threads.
[03/21 06:26:00   4952] Info: 1 threads available for lower-level modules during optimization.
[03/21 06:26:00   4952] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/21 06:26:00   4952] 	Cell FILL1_LL, site bcore.
[03/21 06:26:00   4952] 	Cell FILL_NW_HH, site bcore.
[03/21 06:26:00   4952] 	Cell FILL_NW_LL, site bcore.
[03/21 06:26:00   4952] 	Cell GFILL, site gacore.
[03/21 06:26:00   4952] 	Cell GFILL10, site gacore.
[03/21 06:26:00   4952] 	Cell GFILL2, site gacore.
[03/21 06:26:00   4952] 	Cell GFILL3, site gacore.
[03/21 06:26:00   4952] 	Cell GFILL4, site gacore.
[03/21 06:26:00   4952] 	Cell LVLLHCD1, site bcore.
[03/21 06:26:00   4952] 	Cell LVLLHCD2, site bcore.
[03/21 06:26:00   4952] 	Cell LVLLHCD4, site bcore.
[03/21 06:26:00   4952] 	Cell LVLLHCD8, site bcore.
[03/21 06:26:00   4952] 	Cell LVLLHD1, site bcore.
[03/21 06:26:00   4952] 	Cell LVLLHD2, site bcore.
[03/21 06:26:00   4952] 	Cell LVLLHD4, site bcore.
[03/21 06:26:00   4952] 	Cell LVLLHD8, site bcore.
[03/21 06:26:00   4952] .
[03/21 06:26:01   4953] Effort level <high> specified for reg2reg path_group
[03/21 06:26:02   4954] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1659.6M, totSessionCpu=1:22:35 **
[03/21 06:26:02   4954] #Created 849 library cell signatures
[03/21 06:26:02   4954] #Created 26945 NETS and 0 SPECIALNETS signatures
[03/21 06:26:02   4955] #Created 24597 instance signatures
[03/21 06:26:02   4955] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.03 (MB), peak = 1520.21 (MB)
[03/21 06:26:02   4955] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1332.03 (MB), peak = 1520.21 (MB)
[03/21 06:26:02   4955] #spOpts: N=65 
[03/21 06:26:02   4955] Begin checking placement ... (start mem=1659.6M, init mem=1659.6M)
[03/21 06:26:03   4955] *info: Placed = 24596          (Fixed = 48)
[03/21 06:26:03   4955] *info: Unplaced = 0           
[03/21 06:26:03   4955] Placement Density:7.56%(109815/1452893)
[03/21 06:26:03   4955] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1659.6M)
[03/21 06:26:03   4955]  Initial DC engine is -> aae
[03/21 06:26:03   4955]  
[03/21 06:26:03   4955]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/21 06:26:03   4955]  
[03/21 06:26:03   4955]  
[03/21 06:26:03   4955]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/21 06:26:03   4955]  
[03/21 06:26:03   4955] Reset EOS DB
[03/21 06:26:03   4955] Ignoring AAE DB Resetting ...
[03/21 06:26:03   4955]  Set Options for AAE Based Opt flow 
[03/21 06:26:03   4955] *** optDesign -postRoute ***
[03/21 06:26:03   4955] DRC Margin: user margin 0.0; extra margin 0
[03/21 06:26:03   4955] Setup Target Slack: user slack 0
[03/21 06:26:03   4955] Hold Target Slack: user slack 0
[03/21 06:26:03   4955] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/21 06:26:03   4955] Include MVT Delays for Hold Opt
[03/21 06:26:03   4955] ** INFO : this run is activating 'postRoute' automaton
[03/21 06:26:03   4955] 
[03/21 06:26:03   4955] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/21 06:26:03   4955] 
[03/21 06:26:03   4955] Type 'man IMPOPT-3663' for more detail.
[03/21 06:26:03   4956] 
[03/21 06:26:03   4956] Power view               = WC_VIEW
[03/21 06:26:03   4956] Number of VT partitions  = 2
[03/21 06:26:03   4956] Standard cells in design = 811
[03/21 06:26:03   4956] Instances in design      = 24596
[03/21 06:26:03   4956] 
[03/21 06:26:03   4956] Instance distribution across the VT partitions:
[03/21 06:26:03   4956] 
[03/21 06:26:03   4956]  LVT : inst = 13566 (55.2%), cells = 335 (41%)
[03/21 06:26:03   4956]    Lib tcbn65gpluswc        : inst = 13566 (55.2%)
[03/21 06:26:03   4956] 
[03/21 06:26:03   4956]  HVT : inst = 11027 (44.8%), cells = 457 (56%)
[03/21 06:26:03   4956]    Lib tcbn65gpluswc        : inst = 11027 (44.8%)
[03/21 06:26:03   4956] 
[03/21 06:26:03   4956] Reporting took 0 sec
[03/21 06:26:03   4956] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26789 times net's RC data read were performed.
[03/21 06:26:03   4956] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 06:26:03   4956] Extraction called for design 'core' of instances=24596 and nets=26945 using extraction engine 'postRoute' at effort level 'low' .
[03/21 06:26:03   4956] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 06:26:03   4956] RC Extraction called in multi-corner(2) mode.
[03/21 06:26:03   4956] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:26:03   4956] Process corner(s) are loaded.
[03/21 06:26:03   4956]  Corner: Cmax
[03/21 06:26:03   4956]  Corner: Cmin
[03/21 06:26:03   4956] extractDetailRC Option : -outfile /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d -maxResLength 200  -extended
[03/21 06:26:03   4956] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/21 06:26:03   4956]       RC Corner Indexes            0       1   
[03/21 06:26:03   4956] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:26:03   4956] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/21 06:26:03   4956] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:26:03   4956] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:26:03   4956] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:26:03   4956] Shrink Factor                : 1.00000
[03/21 06:26:04   4956] Initializing multi-corner capacitance tables ... 
[03/21 06:26:04   4956] Initializing multi-corner resistance tables ...
[03/21 06:26:04   4957] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1649.6M)
[03/21 06:26:04   4957] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for storing RC.
[03/21 06:26:05   4958] Extracted 10.0008% (CPU Time= 0:00:01.6  MEM= 1738.9M)
[03/21 06:26:05   4958] Extracted 20.0008% (CPU Time= 0:00:01.8  MEM= 1738.9M)
[03/21 06:26:06   4958] Extracted 30.0007% (CPU Time= 0:00:02.4  MEM= 1742.9M)
[03/21 06:26:06   4959] Extracted 40.0007% (CPU Time= 0:00:02.7  MEM= 1742.9M)
[03/21 06:26:07   4959] Extracted 50.0006% (CPU Time= 0:00:02.9  MEM= 1742.9M)
[03/21 06:26:07   4959] Extracted 60.0006% (CPU Time= 0:00:03.1  MEM= 1742.9M)
[03/21 06:26:07   4959] Extracted 70.0006% (CPU Time= 0:00:03.2  MEM= 1742.9M)
[03/21 06:26:07   4960] Extracted 80.0005% (CPU Time= 0:00:03.6  MEM= 1742.9M)
[03/21 06:26:08   4960] Extracted 90.0005% (CPU Time= 0:00:03.9  MEM= 1742.9M)
[03/21 06:26:09   4961] Extracted 100% (CPU Time= 0:00:05.1  MEM= 1742.9M)
[03/21 06:26:09   4962] Number of Extracted Resistors     : 429025
[03/21 06:26:09   4962] Number of Extracted Ground Cap.   : 426566
[03/21 06:26:09   4962] Number of Extracted Coupling Cap. : 666720
[03/21 06:26:09   4962] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:26:09   4962] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/21 06:26:09   4962]  Corner: Cmax
[03/21 06:26:09   4962]  Corner: Cmin
[03/21 06:26:09   4962] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1722.8M)
[03/21 06:26:09   4962] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb_Filter.rcdb.d' for storing RC.
[03/21 06:26:10   4962] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26789 times net's RC data read were performed.
[03/21 06:26:10   4962] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1722.840M)
[03/21 06:26:10   4962] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:26:10   4962] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1722.840M)
[03/21 06:26:10   4962] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:07.0  MEM: 1722.840M)
[03/21 06:26:10   4962] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:26:10   4962] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1700.2M)
[03/21 06:26:10   4963] Initializing multi-corner capacitance tables ... 
[03/21 06:26:10   4963] Initializing multi-corner resistance tables ...
[03/21 06:26:12   4964] Starting SI iteration 1 using Infinite Timing Windows
[03/21 06:26:12   4964] Begin IPO call back ...
[03/21 06:26:12   4964] End IPO call back ...
[03/21 06:26:12   4964] #################################################################################
[03/21 06:26:12   4964] # Design Stage: PostRoute
[03/21 06:26:12   4964] # Design Name: core
[03/21 06:26:12   4964] # Design Mode: 65nm
[03/21 06:26:12   4964] # Analysis Mode: MMMC OCV 
[03/21 06:26:12   4964] # Parasitics Mode: SPEF/RCDB
[03/21 06:26:12   4964] # Signoff Settings: SI On 
[03/21 06:26:12   4964] #################################################################################
[03/21 06:26:12   4964] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:26:12   4964] Setting infinite Tws ...
[03/21 06:26:12   4964] First Iteration Infinite Tw... 
[03/21 06:26:12   4964] Calculate early delays in OCV mode...
[03/21 06:26:12   4964] Calculate late delays in OCV mode...
[03/21 06:26:12   4964] Topological Sorting (CPU = 0:00:00.1, MEM = 1698.2M, InitMEM = 1698.2M)
[03/21 06:26:18   4971] AAE_INFO-618: Total number of nets in the design is 26945,  100.0 percent of the nets selected for SI analysis
[03/21 06:26:18   4971] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:26:18   4971] End delay calculation. (MEM=1754.26 CPU=0:00:06.0 REAL=0:00:06.0)
[03/21 06:26:18   4971] Save waveform /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/.AAE_L81BEr/.AAE_8748/waveform.data...
[03/21 06:26:18   4971] *** CDM Built up (cpu=0:00:06.7  real=0:00:06.0  mem= 1754.3M) ***
[03/21 06:26:19   4971] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1754.3M)
[03/21 06:26:19   4971] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 06:26:19   4972] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1754.3M)
[03/21 06:26:19   4972] Starting SI iteration 2
[03/21 06:26:19   4972] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:26:19   4972] Calculate early delays in OCV mode...
[03/21 06:26:19   4972] Calculate late delays in OCV mode...
[03/21 06:26:22   4974] AAE_INFO-618: Total number of nets in the design is 26945,  8.0 percent of the nets selected for SI analysis
[03/21 06:26:22   4974] End delay calculation. (MEM=1730.3 CPU=0:00:02.3 REAL=0:00:03.0)
[03/21 06:26:22   4974] *** CDM Built up (cpu=0:00:02.4  real=0:00:03.0  mem= 1730.3M) ***
[03/21 06:26:23   4975] *** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=1:22:56 mem=1730.3M)
[03/21 06:26:23   4975] ** Profile ** Start :  cpu=0:00:00.0, mem=1730.3M
[03/21 06:26:23   4975] ** Profile ** Other data :  cpu=0:00:00.2, mem=1730.3M
[03/21 06:26:23   4975] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1730.3M
[03/21 06:26:24   4976] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1730.3M
[03/21 06:26:24   4976] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.747  | -0.132  | -0.747  |
|           TNS (ns):|-144.810 | -31.336 |-113.474 |
|    Violating Paths:|   826   |   666   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     61 (61)      |    -417    |     61 (61)      |
+----------------+------------------+------------+------------------+

Density: 7.558%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1730.3M
[03/21 06:26:24   4976] **optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1619.6M, totSessionCpu=1:22:57 **
[03/21 06:26:24   4976] Setting latch borrow mode to budget during optimization.
[03/21 06:26:25   4978] Glitch fixing enabled
[03/21 06:26:25   4978] <optDesign CMD> fixdrv  all VT Cells
[03/21 06:26:25   4978] Leakage Power Opt: re-selecting buf/inv list 
[03/21 06:26:25   4978] Summary for sequential cells idenfication: 
[03/21 06:26:25   4978] Identified SBFF number: 199
[03/21 06:26:25   4978] Identified MBFF number: 0
[03/21 06:26:25   4978] Not identified SBFF number: 0
[03/21 06:26:25   4978] Not identified MBFF number: 0
[03/21 06:26:25   4978] Number of sequential cells which are not FFs: 104
[03/21 06:26:25   4978] 
[03/21 06:26:25   4978] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:26:25   4978] optDesignOneStep: Leakage Power Flow
[03/21 06:26:25   4978] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:26:25   4978] **INFO: Start fixing DRV (Mem = 1686.32M) ...
[03/21 06:26:25   4978] **INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
[03/21 06:26:25   4978] **INFO: Start fixing DRV iteration 1 ...
[03/21 06:26:25   4978] Begin: GigaOpt DRV Optimization
[03/21 06:26:25   4978] Glitch fixing enabled
[03/21 06:26:25   4978] Info: 225 clock nets excluded from IPO operation.
[03/21 06:26:25   4978] Summary for sequential cells idenfication: 
[03/21 06:26:25   4978] Identified SBFF number: 199
[03/21 06:26:25   4978] Identified MBFF number: 0
[03/21 06:26:25   4978] Not identified SBFF number: 0
[03/21 06:26:25   4978] Not identified MBFF number: 0
[03/21 06:26:25   4978] Number of sequential cells which are not FFs: 104
[03/21 06:26:25   4978] 
[03/21 06:26:25   4978] DRV pessimism of 5.00% is used.
[03/21 06:26:25   4978] PhyDesignGrid: maxLocalDensity 0.96
[03/21 06:26:25   4978] #spOpts: N=65 mergeVia=F 
[03/21 06:26:29   4982] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:26:29   4982] |      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
[03/21 06:26:29   4982] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:26:29   4982] |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
[03/21 06:26:29   4982] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:26:29   4982] DEBUG: @coeDRVCandCache::init.
[03/21 06:26:29   4982] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 06:26:30   4982] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.75 |          0|          0|          0|   7.56  |            |           |
[03/21 06:26:30   4982] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/21 06:26:30   4982] |     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.75 |          0|          0|          0|   7.56  |   0:00:00.0|    1934.3M|
[03/21 06:26:30   4982] +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/21 06:26:30   4982] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:26:30   4982] Layer 3 has 225 constrained nets 
[03/21 06:26:30   4982] Layer 7 has 368 constrained nets 
[03/21 06:26:30   4982] **** End NDR-Layer Usage Statistics ****
[03/21 06:26:30   4982] 
[03/21 06:26:30   4982] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1934.3M) ***
[03/21 06:26:30   4982] 
[03/21 06:26:30   4982] Begin: glitch net info
[03/21 06:26:30   4983] glitch slack range: number of glitch nets
[03/21 06:26:30   4983] glitch slack < -0.32 : 0
[03/21 06:26:30   4983] -0.32 < glitch slack < -0.28 : 0
[03/21 06:26:30   4983] -0.28 < glitch slack < -0.24 : 0
[03/21 06:26:30   4983] -0.24 < glitch slack < -0.2 : 0
[03/21 06:26:30   4983] -0.2 < glitch slack < -0.16 : 0
[03/21 06:26:30   4983] -0.16 < glitch slack < -0.12 : 0
[03/21 06:26:30   4983] -0.12 < glitch slack < -0.08 : 0
[03/21 06:26:30   4983] -0.08 < glitch slack < -0.04 : 0
[03/21 06:26:30   4983] -0.04 < glitch slack : 0
[03/21 06:26:30   4983] End: glitch net info
[03/21 06:26:30   4983] DEBUG: @coeDRVCandCache::cleanup.
[03/21 06:26:30   4983] drv optimizer changes nothing and skips refinePlace
[03/21 06:26:30   4983] End: GigaOpt DRV Optimization
[03/21 06:26:30   4983] **optDesign ... cpu = 0:00:28, real = 0:00:28, mem = 1784.6M, totSessionCpu=1:23:03 **
[03/21 06:26:30   4983] *info:
[03/21 06:26:30   4983] **INFO: Completed fixing DRV (CPU Time = 0:00:05, Mem = 1784.61M).
[03/21 06:26:30   4983] Leakage Power Opt: resetting the buf/inv selection
[03/21 06:26:30   4983] ** Profile ** Start :  cpu=0:00:00.0, mem=1784.6M
[03/21 06:26:30   4983] ** Profile ** Other data :  cpu=0:00:00.2, mem=1784.6M
[03/21 06:26:31   4983] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1794.6M
[03/21 06:26:31   4984] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1794.6M
[03/21 06:26:31   4984] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.09min real=0.08min mem=1784.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.747  | -0.132  | -0.747  |
|           TNS (ns):|-144.810 | -31.336 |-113.474 |
|    Violating Paths:|   826   |   666   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     61 (61)      |    -417    |     61 (61)      |
+----------------+------------------+------------+------------------+

Density: 7.558%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1794.6M
[03/21 06:26:31   4984] **optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 1784.6M, totSessionCpu=1:23:04 **
[03/21 06:26:32   4984]   Timing Snapshot: (REF)
[03/21 06:26:32   4984]      Weighted WNS: 0.000
[03/21 06:26:32   4984]       All  PG WNS: 0.000
[03/21 06:26:32   4984]       High PG WNS: 0.000
[03/21 06:26:32   4984]       All  PG TNS: 0.000
[03/21 06:26:32   4984]       High PG TNS: 0.000
[03/21 06:26:32   4984]          Tran DRV: 0
[03/21 06:26:32   4984]           Cap DRV: 0
[03/21 06:26:32   4984]        Fanout DRV: 0
[03/21 06:26:32   4984]            Glitch: 0
[03/21 06:26:32   4984]   Timing Snapshot: (REF)
[03/21 06:26:32   4984]      Weighted WNS: -0.193
[03/21 06:26:32   4984]       All  PG WNS: -0.747
[03/21 06:26:32   4984]       High PG WNS: -0.132
[03/21 06:26:32   4984]       All  PG TNS: -144.808
[03/21 06:26:32   4984]       High PG TNS: -31.335
[03/21 06:26:32   4984]          Tran DRV: 0
[03/21 06:26:32   4984]           Cap DRV: 0
[03/21 06:26:32   4984]        Fanout DRV: 0
[03/21 06:26:32   4984]            Glitch: 0
[03/21 06:26:32   4984]    Category Slack: { [L, -0.747] [H, -0.132] }
[03/21 06:26:32   4984] 
[03/21 06:26:32   4984] ** Profile ** Start :  cpu=0:00:00.0, mem=1775.1M
[03/21 06:26:32   4985] ** Profile ** Other data :  cpu=0:00:00.2, mem=1775.1M
[03/21 06:26:32   4985] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1775.1M
[03/21 06:26:33   4985] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1775.1M
[03/21 06:26:33   4985] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.747  | -0.132  | -0.747  |
|           TNS (ns):|-144.810 | -31.336 |-113.474 |
|    Violating Paths:|   826   |   666   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     61 (61)      |    -417    |     61 (61)      |
+----------------+------------------+------------+------------------+

Density: 7.558%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1775.1M
[03/21 06:26:33   4985] **optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1717.8M, totSessionCpu=1:23:06 **
[03/21 06:26:33   4985] -routeWithEco false                      # bool, default=false
[03/21 06:26:33   4985] -routeWithEco true                       # bool, default=false, user setting
[03/21 06:26:33   4985] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/21 06:26:33   4985] -routeWithTimingDriven true              # bool, default=false, user setting
[03/21 06:26:33   4985] -routeWithTimingDriven false             # bool, default=false, user setting
[03/21 06:26:33   4985] -routeWithSiDriven true                  # bool, default=false, user setting
[03/21 06:26:33   4985] -routeWithSiDriven false                 # bool, default=false, user setting
[03/21 06:26:33   4985] 
[03/21 06:26:33   4985] globalDetailRoute
[03/21 06:26:33   4985] 
[03/21 06:26:33   4985] #setNanoRouteMode -drouteAutoStop true
[03/21 06:26:33   4985] #setNanoRouteMode -drouteFixAntenna true
[03/21 06:26:33   4985] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/21 06:26:33   4985] #setNanoRouteMode -routeSelectedNetOnly false
[03/21 06:26:33   4985] #setNanoRouteMode -routeWithEco true
[03/21 06:26:33   4985] #setNanoRouteMode -routeWithSiDriven false
[03/21 06:26:33   4985] #setNanoRouteMode -routeWithTimingDriven false
[03/21 06:26:33   4985] #Start globalDetailRoute on Fri Mar 21 06:26:33 2025
[03/21 06:26:33   4985] #
[03/21 06:26:33   4986] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26789 times net's RC data read were performed.
[03/21 06:26:33   4986] ### Net info: total nets: 26945
[03/21 06:26:33   4986] ### Net info: dirty nets: 0
[03/21 06:26:33   4986] ### Net info: marked as disconnected nets: 0
[03/21 06:26:34   4987] ### Net info: fully routed nets: 26789
[03/21 06:26:34   4987] ### Net info: trivial (single pin) nets: 0
[03/21 06:26:34   4987] ### Net info: unrouted nets: 156
[03/21 06:26:34   4987] ### Net info: re-extraction nets: 0
[03/21 06:26:34   4987] ### Net info: ignored nets: 0
[03/21 06:26:34   4987] ### Net info: skip routing nets: 0
[03/21 06:26:34   4987] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/21 06:26:34   4987] #Loading the last recorded routing design signature
[03/21 06:26:35   4987] #No placement changes detected since last routing
[03/21 06:26:35   4987] #Start routing data preparation.
[03/21 06:26:35   4987] #Minimum voltage of a net in the design = 0.000.
[03/21 06:26:35   4987] #Maximum voltage of a net in the design = 1.100.
[03/21 06:26:35   4987] #Voltage range [0.000 - 0.000] has 1 net.
[03/21 06:26:35   4987] #Voltage range [0.900 - 1.100] has 1 net.
[03/21 06:26:35   4987] #Voltage range [0.000 - 1.100] has 26943 nets.
[03/21 06:26:35   4988] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/21 06:26:35   4988] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:26:35   4988] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:26:35   4988] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:26:35   4988] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:26:35   4988] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:26:35   4988] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:26:35   4988] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:26:36   4989] #801/26789 = 2% of signal nets have been set as priority nets
[03/21 06:26:36   4989] #Regenerating Ggrids automatically.
[03/21 06:26:36   4989] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/21 06:26:36   4989] #Using automatically generated G-grids.
[03/21 06:26:36   4989] #Done routing data preparation.
[03/21 06:26:36   4989] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1393.22 (MB), peak = 1520.21 (MB)
[03/21 06:26:36   4989] #Merging special wires...
[03/21 06:26:36   4989] #Found 0 nets for post-route si or timing fixing.
[03/21 06:26:36   4989] #WARNING (NRGR-22) Design is already detail routed.
[03/21 06:26:36   4989] #Cpu time = 00:00:02
[03/21 06:26:36   4989] #Elapsed time = 00:00:02
[03/21 06:26:36   4989] #Increased memory = 1.12 (MB)
[03/21 06:26:36   4989] #Total memory = 1393.22 (MB)
[03/21 06:26:36   4989] #Peak memory = 1520.21 (MB)
[03/21 06:26:37   4990] #
[03/21 06:26:37   4990] #Start Detail Routing..
[03/21 06:26:37   4990] #start initial detail routing ...
[03/21 06:26:37   4990] #    completing 10% with 0 violations
[03/21 06:26:37   4990] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #    completing 20% with 0 violations
[03/21 06:26:37   4990] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #    completing 30% with 0 violations
[03/21 06:26:37   4990] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #    completing 40% with 0 violations
[03/21 06:26:37   4990] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #    completing 50% with 0 violations
[03/21 06:26:37   4990] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #    completing 60% with 0 violations
[03/21 06:26:37   4990] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #    completing 70% with 0 violations
[03/21 06:26:37   4990] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #    completing 80% with 0 violations
[03/21 06:26:37   4990] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #    completing 90% with 0 violations
[03/21 06:26:37   4990] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #    completing 100% with 0 violations
[03/21 06:26:37   4990] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #    number of violations = 0
[03/21 06:26:37   4990] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.71 (MB), peak = 1520.21 (MB)
[03/21 06:26:37   4990] #start 1st optimization iteration ...
[03/21 06:26:38   4990] #    number of violations = 0
[03/21 06:26:38   4990] #    number of process antenna violations = 28
[03/21 06:26:38   4990] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.06 (MB), peak = 1520.21 (MB)
[03/21 06:26:38   4990] #start 2nd optimization iteration ...
[03/21 06:26:38   4990] #    number of violations = 0
[03/21 06:26:38   4990] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1397.21 (MB), peak = 1520.21 (MB)
[03/21 06:26:38   4990] #Complete Detail Routing.
[03/21 06:26:38   4990] #Total number of nets with non-default rule or having extra spacing = 390
[03/21 06:26:38   4990] #Total wire length = 674030 um.
[03/21 06:26:38   4990] #Total half perimeter of net bounding box = 650612 um.
[03/21 06:26:38   4990] #Total wire length on LAYER M1 = 14162 um.
[03/21 06:26:38   4990] #Total wire length on LAYER M2 = 155726 um.
[03/21 06:26:38   4990] #Total wire length on LAYER M3 = 226659 um.
[03/21 06:26:38   4990] #Total wire length on LAYER M4 = 95589 um.
[03/21 06:26:38   4990] #Total wire length on LAYER M5 = 77026 um.
[03/21 06:26:38   4990] #Total wire length on LAYER M6 = 47466 um.
[03/21 06:26:38   4990] #Total wire length on LAYER M7 = 34350 um.
[03/21 06:26:38   4990] #Total wire length on LAYER M8 = 23052 um.
[03/21 06:26:38   4990] #Total number of vias = 165386
[03/21 06:26:38   4990] #Total number of multi-cut vias = 116923 ( 70.7%)
[03/21 06:26:38   4990] #Total number of single cut vias = 48463 ( 29.3%)
[03/21 06:26:38   4990] #Up-Via Summary (total 165386):
[03/21 06:26:38   4990] #                   single-cut          multi-cut      Total
[03/21 06:26:38   4990] #-----------------------------------------------------------
[03/21 06:26:38   4990] #  Metal 1       47504 ( 57.3%)     35421 ( 42.7%)      82925
[03/21 06:26:38   4990] #  Metal 2         778 (  1.3%)     61037 ( 98.7%)      61815
[03/21 06:26:38   4990] #  Metal 3          52 (  0.4%)     13708 ( 99.6%)      13760
[03/21 06:26:38   4990] #  Metal 4          23 (  0.9%)      2633 ( 99.1%)       2656
[03/21 06:26:38   4990] #  Metal 5           1 (  0.1%)      1841 ( 99.9%)       1842
[03/21 06:26:38   4990] #  Metal 6          39 (  2.9%)      1284 ( 97.1%)       1323
[03/21 06:26:38   4990] #  Metal 7          66 (  6.2%)       999 ( 93.8%)       1065
[03/21 06:26:38   4990] #-----------------------------------------------------------
[03/21 06:26:38   4990] #                48463 ( 29.3%)    116923 ( 70.7%)     165386 
[03/21 06:26:38   4990] #
[03/21 06:26:38   4990] #Total number of DRC violations = 0
[03/21 06:26:38   4990] #Cpu time = 00:00:02
[03/21 06:26:38   4990] #Elapsed time = 00:00:02
[03/21 06:26:38   4990] #Increased memory = 0.75 (MB)
[03/21 06:26:38   4990] #Total memory = 1393.97 (MB)
[03/21 06:26:38   4990] #Peak memory = 1520.21 (MB)
[03/21 06:26:38   4991] #
[03/21 06:26:38   4991] #start routing for process antenna violation fix ...
[03/21 06:26:39   4992] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1395.02 (MB), peak = 1520.21 (MB)
[03/21 06:26:39   4992] #
[03/21 06:26:39   4992] #Total number of nets with non-default rule or having extra spacing = 390
[03/21 06:26:39   4992] #Total wire length = 674030 um.
[03/21 06:26:39   4992] #Total half perimeter of net bounding box = 650612 um.
[03/21 06:26:39   4992] #Total wire length on LAYER M1 = 14162 um.
[03/21 06:26:39   4992] #Total wire length on LAYER M2 = 155726 um.
[03/21 06:26:39   4992] #Total wire length on LAYER M3 = 226659 um.
[03/21 06:26:39   4992] #Total wire length on LAYER M4 = 95589 um.
[03/21 06:26:39   4992] #Total wire length on LAYER M5 = 77026 um.
[03/21 06:26:39   4992] #Total wire length on LAYER M6 = 47466 um.
[03/21 06:26:39   4992] #Total wire length on LAYER M7 = 34350 um.
[03/21 06:26:39   4992] #Total wire length on LAYER M8 = 23052 um.
[03/21 06:26:39   4992] #Total number of vias = 165386
[03/21 06:26:39   4992] #Total number of multi-cut vias = 116923 ( 70.7%)
[03/21 06:26:39   4992] #Total number of single cut vias = 48463 ( 29.3%)
[03/21 06:26:39   4992] #Up-Via Summary (total 165386):
[03/21 06:26:39   4992] #                   single-cut          multi-cut      Total
[03/21 06:26:39   4992] #-----------------------------------------------------------
[03/21 06:26:39   4992] #  Metal 1       47504 ( 57.3%)     35421 ( 42.7%)      82925
[03/21 06:26:39   4992] #  Metal 2         778 (  1.3%)     61037 ( 98.7%)      61815
[03/21 06:26:39   4992] #  Metal 3          52 (  0.4%)     13708 ( 99.6%)      13760
[03/21 06:26:39   4992] #  Metal 4          23 (  0.9%)      2633 ( 99.1%)       2656
[03/21 06:26:39   4992] #  Metal 5           1 (  0.1%)      1841 ( 99.9%)       1842
[03/21 06:26:39   4992] #  Metal 6          39 (  2.9%)      1284 ( 97.1%)       1323
[03/21 06:26:39   4992] #  Metal 7          66 (  6.2%)       999 ( 93.8%)       1065
[03/21 06:26:39   4992] #-----------------------------------------------------------
[03/21 06:26:39   4992] #                48463 ( 29.3%)    116923 ( 70.7%)     165386 
[03/21 06:26:39   4992] #
[03/21 06:26:39   4992] #Total number of DRC violations = 0
[03/21 06:26:39   4992] #Total number of net violated process antenna rule = 3
[03/21 06:26:39   4992] #
[03/21 06:26:41   4994] #
[03/21 06:26:41   4994] #Start Post Route via swapping..
[03/21 06:26:41   4994] #0.00% of area are rerouted by ECO routing.
[03/21 06:26:41   4994] #    number of violations = 0
[03/21 06:26:41   4994] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.07 (MB), peak = 1520.21 (MB)
[03/21 06:26:41   4994] #    number of violations = 0
[03/21 06:26:41   4994] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.07 (MB), peak = 1520.21 (MB)
[03/21 06:26:41   4994] #CELL_VIEW core,init has 0 DRC violations
[03/21 06:26:41   4994] #Total number of DRC violations = 0
[03/21 06:26:41   4994] #Total number of process antenna violations = 4
[03/21 06:26:41   4994] #No via is swapped.
[03/21 06:26:41   4994] #Post Route via swapping is done.
[03/21 06:26:41   4994] #Total number of nets with non-default rule or having extra spacing = 390
[03/21 06:26:41   4994] #Total wire length = 674030 um.
[03/21 06:26:41   4994] #Total half perimeter of net bounding box = 650612 um.
[03/21 06:26:41   4994] #Total wire length on LAYER M1 = 14162 um.
[03/21 06:26:41   4994] #Total wire length on LAYER M2 = 155726 um.
[03/21 06:26:41   4994] #Total wire length on LAYER M3 = 226659 um.
[03/21 06:26:41   4994] #Total wire length on LAYER M4 = 95589 um.
[03/21 06:26:41   4994] #Total wire length on LAYER M5 = 77026 um.
[03/21 06:26:41   4994] #Total wire length on LAYER M6 = 47466 um.
[03/21 06:26:41   4994] #Total wire length on LAYER M7 = 34350 um.
[03/21 06:26:41   4994] #Total wire length on LAYER M8 = 23052 um.
[03/21 06:26:41   4994] #Total number of vias = 165386
[03/21 06:26:41   4994] #Total number of multi-cut vias = 116923 ( 70.7%)
[03/21 06:26:41   4994] #Total number of single cut vias = 48463 ( 29.3%)
[03/21 06:26:41   4994] #Up-Via Summary (total 165386):
[03/21 06:26:41   4994] #                   single-cut          multi-cut      Total
[03/21 06:26:41   4994] #-----------------------------------------------------------
[03/21 06:26:41   4994] #  Metal 1       47504 ( 57.3%)     35421 ( 42.7%)      82925
[03/21 06:26:41   4994] #  Metal 2         778 (  1.3%)     61037 ( 98.7%)      61815
[03/21 06:26:41   4994] #  Metal 3          52 (  0.4%)     13708 ( 99.6%)      13760
[03/21 06:26:41   4994] #  Metal 4          23 (  0.9%)      2633 ( 99.1%)       2656
[03/21 06:26:41   4994] #  Metal 5           1 (  0.1%)      1841 ( 99.9%)       1842
[03/21 06:26:41   4994] #  Metal 6          39 (  2.9%)      1284 ( 97.1%)       1323
[03/21 06:26:41   4994] #  Metal 7          66 (  6.2%)       999 ( 93.8%)       1065
[03/21 06:26:41   4994] #-----------------------------------------------------------
[03/21 06:26:41   4994] #                48463 ( 29.3%)    116923 ( 70.7%)     165386 
[03/21 06:26:41   4994] #
[03/21 06:26:41   4994] #detailRoute Statistics:
[03/21 06:26:41   4994] #Cpu time = 00:00:05
[03/21 06:26:41   4994] #Elapsed time = 00:00:05
[03/21 06:26:41   4994] #Increased memory = 0.11 (MB)
[03/21 06:26:41   4994] #Total memory = 1393.33 (MB)
[03/21 06:26:41   4994] #Peak memory = 1520.21 (MB)
[03/21 06:26:41   4994] #Updating routing design signature
[03/21 06:26:41   4994] #Created 849 library cell signatures
[03/21 06:26:41   4994] #Created 26945 NETS and 0 SPECIALNETS signatures
[03/21 06:26:41   4994] #Created 24597 instance signatures
[03/21 06:26:41   4994] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.59 (MB), peak = 1520.21 (MB)
[03/21 06:26:41   4994] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1393.75 (MB), peak = 1520.21 (MB)
[03/21 06:26:42   4995] #
[03/21 06:26:42   4995] #globalDetailRoute statistics:
[03/21 06:26:42   4995] #Cpu time = 00:00:09
[03/21 06:26:42   4995] #Elapsed time = 00:00:09
[03/21 06:26:42   4995] #Increased memory = -43.87 (MB)
[03/21 06:26:42   4995] #Total memory = 1378.25 (MB)
[03/21 06:26:42   4995] #Peak memory = 1520.21 (MB)
[03/21 06:26:42   4995] #Number of warnings = 1
[03/21 06:26:42   4995] #Total number of warnings = 179
[03/21 06:26:42   4995] #Number of fails = 0
[03/21 06:26:42   4995] #Total number of fails = 0
[03/21 06:26:42   4995] #Complete globalDetailRoute on Fri Mar 21 06:26:42 2025
[03/21 06:26:42   4995] #
[03/21 06:26:42   4995] **optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 1717.6M, totSessionCpu=1:23:15 **
[03/21 06:26:42   4995] -routeWithEco false                      # bool, default=false
[03/21 06:26:42   4995] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/21 06:26:42   4995] -routeWithTimingDriven true              # bool, default=false, user setting
[03/21 06:26:42   4995] -routeWithSiDriven true                  # bool, default=false, user setting
[03/21 06:26:42   4995] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 06:26:42   4995] Extraction called for design 'core' of instances=24596 and nets=26945 using extraction engine 'postRoute' at effort level 'low' .
[03/21 06:26:42   4995] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 06:26:42   4995] RC Extraction called in multi-corner(2) mode.
[03/21 06:26:42   4995] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:26:42   4995] Process corner(s) are loaded.
[03/21 06:26:42   4995]  Corner: Cmax
[03/21 06:26:42   4995]  Corner: Cmin
[03/21 06:26:42   4995] extractDetailRC Option : -outfile /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d -maxResLength 200  -extended
[03/21 06:26:42   4995] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/21 06:26:42   4995]       RC Corner Indexes            0       1   
[03/21 06:26:42   4995] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:26:42   4995] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/21 06:26:42   4995] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:26:42   4995] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:26:42   4995] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:26:42   4995] Shrink Factor                : 1.00000
[03/21 06:26:43   4995] Initializing multi-corner capacitance tables ... 
[03/21 06:26:43   4995] Initializing multi-corner resistance tables ...
[03/21 06:26:43   4996] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1717.6M)
[03/21 06:26:43   4996] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for storing RC.
[03/21 06:26:44   4997] Extracted 10.0008% (CPU Time= 0:00:01.6  MEM= 1798.9M)
[03/21 06:26:44   4997] Extracted 20.0008% (CPU Time= 0:00:01.8  MEM= 1798.9M)
[03/21 06:26:45   4998] Extracted 30.0007% (CPU Time= 0:00:02.4  MEM= 1802.9M)
[03/21 06:26:45   4998] Extracted 40.0007% (CPU Time= 0:00:02.8  MEM= 1802.9M)
[03/21 06:26:45   4998] Extracted 50.0006% (CPU Time= 0:00:02.9  MEM= 1802.9M)
[03/21 06:26:46   4998] Extracted 60.0006% (CPU Time= 0:00:03.1  MEM= 1802.9M)
[03/21 06:26:46   4998] Extracted 70.0006% (CPU Time= 0:00:03.3  MEM= 1802.9M)
[03/21 06:26:46   4999] Extracted 80.0005% (CPU Time= 0:00:03.6  MEM= 1802.9M)
[03/21 06:26:46   4999] Extracted 90.0005% (CPU Time= 0:00:04.0  MEM= 1802.9M)
[03/21 06:26:48   5000] Extracted 100% (CPU Time= 0:00:05.2  MEM= 1802.9M)
[03/21 06:26:48   5001] Number of Extracted Resistors     : 429025
[03/21 06:26:48   5001] Number of Extracted Ground Cap.   : 426566
[03/21 06:26:48   5001] Number of Extracted Coupling Cap. : 666720
[03/21 06:26:48   5001] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:26:48   5001] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/21 06:26:48   5001]  Corner: Cmax
[03/21 06:26:48   5001]  Corner: Cmin
[03/21 06:26:48   5001] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1790.8M)
[03/21 06:26:48   5001] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb_Filter.rcdb.d' for storing RC.
[03/21 06:26:48   5001] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26789 times net's RC data read were performed.
[03/21 06:26:49   5001] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1790.848M)
[03/21 06:26:49   5001] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:26:49   5002] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1790.848M)
[03/21 06:26:49   5002] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1790.848M)
[03/21 06:26:49   5002] **optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1685.4M, totSessionCpu=1:23:22 **
[03/21 06:26:49   5002] Starting SI iteration 1 using Infinite Timing Windows
[03/21 06:26:49   5002] Begin IPO call back ...
[03/21 06:26:49   5002] End IPO call back ...
[03/21 06:26:49   5002] #################################################################################
[03/21 06:26:49   5002] # Design Stage: PostRoute
[03/21 06:26:49   5002] # Design Name: core
[03/21 06:26:49   5002] # Design Mode: 65nm
[03/21 06:26:49   5002] # Analysis Mode: MMMC OCV 
[03/21 06:26:49   5002] # Parasitics Mode: SPEF/RCDB
[03/21 06:26:49   5002] # Signoff Settings: SI On 
[03/21 06:26:49   5002] #################################################################################
[03/21 06:26:50   5003] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:26:50   5003] Setting infinite Tws ...
[03/21 06:26:50   5003] First Iteration Infinite Tw... 
[03/21 06:26:50   5003] Calculate early delays in OCV mode...
[03/21 06:26:50   5003] Calculate late delays in OCV mode...
[03/21 06:26:50   5003] Topological Sorting (CPU = 0:00:00.1, MEM = 1696.7M, InitMEM = 1692.9M)
[03/21 06:26:50   5003] Initializing multi-corner capacitance tables ... 
[03/21 06:26:50   5003] Initializing multi-corner resistance tables ...
[03/21 06:26:51   5003] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:26:51   5003] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1713.2M)
[03/21 06:26:51   5003] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:26:57   5010] AAE_INFO-618: Total number of nets in the design is 26945,  100.0 percent of the nets selected for SI analysis
[03/21 06:26:57   5010] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:26:57   5010] End delay calculation. (MEM=1780.01 CPU=0:00:06.0 REAL=0:00:06.0)
[03/21 06:26:57   5010] Save waveform /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/.AAE_L81BEr/.AAE_8748/waveform.data...
[03/21 06:26:57   5010] *** CDM Built up (cpu=0:00:07.8  real=0:00:08.0  mem= 1780.0M) ***
[03/21 06:26:58   5010] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1780.0M)
[03/21 06:26:58   5010] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 06:26:58   5011] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1780.0M)
[03/21 06:26:58   5011] Starting SI iteration 2
[03/21 06:26:58   5011] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:26:58   5011] Calculate early delays in OCV mode...
[03/21 06:26:58   5011] Calculate late delays in OCV mode...
[03/21 06:27:00   5013] AAE_INFO-618: Total number of nets in the design is 26945,  8.0 percent of the nets selected for SI analysis
[03/21 06:27:00   5013] End delay calculation. (MEM=1756.05 CPU=0:00:02.1 REAL=0:00:02.0)
[03/21 06:27:00   5013] *** CDM Built up (cpu=0:00:02.2  real=0:00:02.0  mem= 1756.1M) ***
[03/21 06:27:01   5014] *** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:12.0 totSessionCpu=1:23:35 mem=1756.1M)
[03/21 06:27:01   5014] **optDesign ... cpu = 0:01:00, real = 0:00:59, mem = 1689.3M, totSessionCpu=1:23:35 **
[03/21 06:27:01   5014] Latch borrow mode reset to max_borrow
[03/21 06:27:02   5015] <optDesign CMD> Restore Using all VT Cells
[03/21 06:27:02   5015] Reported timing to dir ./timingReports
[03/21 06:27:02   5015] **optDesign ... cpu = 0:01:01, real = 0:01:00, mem = 1689.3M, totSessionCpu=1:23:36 **
[03/21 06:27:02   5015] Begin: glitch net info
[03/21 06:27:02   5015] glitch slack range: number of glitch nets
[03/21 06:27:02   5015] glitch slack < -0.32 : 0
[03/21 06:27:02   5015] -0.32 < glitch slack < -0.28 : 0
[03/21 06:27:02   5015] -0.28 < glitch slack < -0.24 : 0
[03/21 06:27:02   5015] -0.24 < glitch slack < -0.2 : 0
[03/21 06:27:02   5015] -0.2 < glitch slack < -0.16 : 0
[03/21 06:27:02   5015] -0.16 < glitch slack < -0.12 : 0
[03/21 06:27:02   5015] -0.12 < glitch slack < -0.08 : 0
[03/21 06:27:02   5015] -0.08 < glitch slack < -0.04 : 0
[03/21 06:27:02   5015] -0.04 < glitch slack : 0
[03/21 06:27:02   5015] End: glitch net info
[03/21 06:27:02   5015] ** Profile ** Start :  cpu=0:00:00.0, mem=1746.5M
[03/21 06:27:02   5015] ** Profile ** Other data :  cpu=0:00:00.2, mem=1746.5M
[03/21 06:27:03   5016] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1746.5M
[03/21 06:27:04   5017] ** Profile ** Total reports :  cpu=0:00:01.1, mem=1691.3M
[03/21 06:27:05   5017] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1691.3M
[03/21 06:27:05   5017] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.747  | -0.132  | -0.747  |
|           TNS (ns):|-144.810 | -31.336 |-113.474 |
|    Violating Paths:|   826   |   666   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     61 (61)      |    -417    |     61 (61)      |
+----------------+------------------+------------+------------------+

Density: 7.558%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1691.3M
[03/21 06:27:05   5017] **optDesign ... cpu = 0:01:03, real = 0:01:03, mem = 1689.3M, totSessionCpu=1:23:38 **
[03/21 06:27:05   5017]  ReSet Options after AAE Based Opt flow 
[03/21 06:27:05   5017] *** Finished optDesign ***
[03/21 06:27:05   5017] 
[03/21 06:27:05   5017] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:08 real=  0:01:07)
[03/21 06:27:05   5017] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/21 06:27:05   5017] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:14.5 real=0:00:14.4)
[03/21 06:27:05   5017] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/21 06:27:05   5017] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:14.4 real=0:00:14.4)
[03/21 06:27:05   5017] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:06.9 real=0:00:06.8)
[03/21 06:27:05   5017] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[03/21 06:27:05   5017] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:09.2 real=0:00:09.0)
[03/21 06:27:05   5017] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.4 real=0:00:12.4)
[03/21 06:27:05   5017] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/21 06:27:05   5017] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:00.9 real=0:00:00.9)
[03/21 06:27:05   5017] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/21 06:27:05   5017] Info: pop threads available for lower-level modules during optimization.
[03/21 06:27:05   5018] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/21 06:27:05   5018] <CMD> optDesign -postRoute -inc
[03/21 06:27:05   5018] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/21 06:27:05   5018] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/21 06:27:05   5018] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/21 06:27:05   5018] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/21 06:27:05   5018] -setupDynamicPowerViewAsDefaultView false
[03/21 06:27:05   5018]                                            # bool, default=false, private
[03/21 06:27:05   5018] #spOpts: N=65 mergeVia=F 
[03/21 06:27:05   5018] Core basic site is core
[03/21 06:27:05   5018] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/21 06:27:05   5018] #spOpts: N=65 mergeVia=F 
[03/21 06:27:05   5018] GigaOpt running with 1 threads.
[03/21 06:27:05   5018] Info: 1 threads available for lower-level modules during optimization.
[03/21 06:27:05   5018] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[03/21 06:27:05   5018] 	Cell FILL1_LL, site bcore.
[03/21 06:27:05   5018] 	Cell FILL_NW_HH, site bcore.
[03/21 06:27:05   5018] 	Cell FILL_NW_LL, site bcore.
[03/21 06:27:05   5018] 	Cell GFILL, site gacore.
[03/21 06:27:05   5018] 	Cell GFILL10, site gacore.
[03/21 06:27:05   5018] 	Cell GFILL2, site gacore.
[03/21 06:27:05   5018] 	Cell GFILL3, site gacore.
[03/21 06:27:05   5018] 	Cell GFILL4, site gacore.
[03/21 06:27:05   5018] 	Cell LVLLHCD1, site bcore.
[03/21 06:27:05   5018] 	Cell LVLLHCD2, site bcore.
[03/21 06:27:05   5018] 	Cell LVLLHCD4, site bcore.
[03/21 06:27:05   5018] 	Cell LVLLHCD8, site bcore.
[03/21 06:27:05   5018] 	Cell LVLLHD1, site bcore.
[03/21 06:27:05   5018] 	Cell LVLLHD2, site bcore.
[03/21 06:27:05   5018] 	Cell LVLLHD4, site bcore.
[03/21 06:27:05   5018] 	Cell LVLLHD8, site bcore.
[03/21 06:27:05   5018] .
[03/21 06:27:07   5019] Effort level <high> specified for reg2reg path_group
[03/21 06:27:08   5021] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1647.5M, totSessionCpu=1:23:41 **
[03/21 06:27:08   5021] **INFO: DRVs not fixed with -incr option
[03/21 06:27:08   5021] #Created 849 library cell signatures
[03/21 06:27:08   5021] #Created 26945 NETS and 0 SPECIALNETS signatures
[03/21 06:27:08   5021] #Created 24597 instance signatures
[03/21 06:27:08   5021] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.55 (MB), peak = 1520.21 (MB)
[03/21 06:27:08   5021] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1342.71 (MB), peak = 1520.21 (MB)
[03/21 06:27:08   5021] #spOpts: N=65 
[03/21 06:27:08   5021] Begin checking placement ... (start mem=1647.5M, init mem=1647.5M)
[03/21 06:27:08   5021] *info: Placed = 24596          (Fixed = 48)
[03/21 06:27:08   5021] *info: Unplaced = 0           
[03/21 06:27:08   5021] Placement Density:7.56%(109815/1452893)
[03/21 06:27:08   5021] Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1647.5M)
[03/21 06:27:08   5021]  Initial DC engine is -> aae
[03/21 06:27:08   5021]  
[03/21 06:27:08   5021]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/21 06:27:08   5021]  
[03/21 06:27:08   5021]  
[03/21 06:27:08   5021]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/21 06:27:08   5021]  
[03/21 06:27:08   5021] Reset EOS DB
[03/21 06:27:08   5021] Ignoring AAE DB Resetting ...
[03/21 06:27:08   5021]  Set Options for AAE Based Opt flow 
[03/21 06:27:08   5021] *** optDesign -postRoute ***
[03/21 06:27:08   5021] DRC Margin: user margin 0.0; extra margin 0
[03/21 06:27:08   5021] Setup Target Slack: user slack 0
[03/21 06:27:08   5021] Hold Target Slack: user slack 0
[03/21 06:27:08   5021] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/21 06:27:08   5021] **INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
[03/21 06:27:08   5021] -powerEffort high                          # enums={none low high}, default=none, user setting
[03/21 06:27:08   5021] -leakageToDynamicRatio 0.5                 # float, default=1, user setting
[03/21 06:27:08   5021] -setupDynamicPowerViewAsDefaultView false
[03/21 06:27:08   5021]                                            # bool, default=false, private
[03/21 06:27:09   5021] Include MVT Delays for Hold Opt
[03/21 06:27:09   5022] ** INFO : this run is activating 'postRoute' automaton
[03/21 06:27:09   5022] 
[03/21 06:27:09   5022] **WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".
[03/21 06:27:09   5022] 
[03/21 06:27:09   5022] Type 'man IMPOPT-3663' for more detail.
[03/21 06:27:09   5022] 
[03/21 06:27:09   5022] Power view               = WC_VIEW
[03/21 06:27:09   5022] Number of VT partitions  = 2
[03/21 06:27:09   5022] Standard cells in design = 811
[03/21 06:27:09   5022] Instances in design      = 24596
[03/21 06:27:09   5022] 
[03/21 06:27:09   5022] Instance distribution across the VT partitions:
[03/21 06:27:09   5022] 
[03/21 06:27:09   5022]  LVT : inst = 13566 (55.2%), cells = 335 (41%)
[03/21 06:27:09   5022]    Lib tcbn65gpluswc        : inst = 13566 (55.2%)
[03/21 06:27:09   5022] 
[03/21 06:27:09   5022]  HVT : inst = 11027 (44.8%), cells = 457 (56%)
[03/21 06:27:09   5022]    Lib tcbn65gpluswc        : inst = 11027 (44.8%)
[03/21 06:27:09   5022] 
[03/21 06:27:09   5022] Reporting took 0 sec
[03/21 06:27:09   5022] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26789 times net's RC data read were performed.
[03/21 06:27:09   5022] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 06:27:09   5022] Extraction called for design 'core' of instances=24596 and nets=26945 using extraction engine 'postRoute' at effort level 'low' .
[03/21 06:27:09   5022] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 06:27:09   5022] RC Extraction called in multi-corner(2) mode.
[03/21 06:27:09   5022] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:27:09   5022] Process corner(s) are loaded.
[03/21 06:27:09   5022]  Corner: Cmax
[03/21 06:27:09   5022]  Corner: Cmin
[03/21 06:27:09   5022] extractDetailRC Option : -outfile /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d -maxResLength 200  -extended
[03/21 06:27:09   5022] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/21 06:27:09   5022]       RC Corner Indexes            0       1   
[03/21 06:27:09   5022] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:27:09   5022] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/21 06:27:09   5022] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:27:09   5022] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:27:09   5022] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:27:09   5022] Shrink Factor                : 1.00000
[03/21 06:27:10   5022] Initializing multi-corner capacitance tables ... 
[03/21 06:27:10   5022] Initializing multi-corner resistance tables ...
[03/21 06:27:10   5023] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1637.4M)
[03/21 06:27:10   5023] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for storing RC.
[03/21 06:27:11   5024] Extracted 10.0008% (CPU Time= 0:00:01.7  MEM= 1742.6M)
[03/21 06:27:11   5024] Extracted 20.0008% (CPU Time= 0:00:01.9  MEM= 1742.6M)
[03/21 06:27:12   5025] Extracted 30.0007% (CPU Time= 0:00:02.5  MEM= 1746.7M)
[03/21 06:27:12   5025] Extracted 40.0007% (CPU Time= 0:00:02.9  MEM= 1746.7M)
[03/21 06:27:12   5025] Extracted 50.0006% (CPU Time= 0:00:03.0  MEM= 1746.7M)
[03/21 06:27:13   5025] Extracted 60.0006% (CPU Time= 0:00:03.2  MEM= 1746.7M)
[03/21 06:27:13   5026] Extracted 70.0006% (CPU Time= 0:00:03.4  MEM= 1746.7M)
[03/21 06:27:13   5026] Extracted 80.0005% (CPU Time= 0:00:03.7  MEM= 1746.7M)
[03/21 06:27:13   5026] Extracted 90.0005% (CPU Time= 0:00:04.1  MEM= 1746.7M)
[03/21 06:27:15   5028] Extracted 100% (CPU Time= 0:00:05.3  MEM= 1746.7M)
[03/21 06:27:15   5028] Number of Extracted Resistors     : 429025
[03/21 06:27:15   5028] Number of Extracted Ground Cap.   : 426566
[03/21 06:27:15   5028] Number of Extracted Coupling Cap. : 666720
[03/21 06:27:15   5028] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:27:15   5028] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/21 06:27:15   5028]  Corner: Cmax
[03/21 06:27:15   5028]  Corner: Cmin
[03/21 06:27:15   5028] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1722.6M)
[03/21 06:27:15   5028] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb_Filter.rcdb.d' for storing RC.
[03/21 06:27:16   5029] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26789 times net's RC data read were performed.
[03/21 06:27:16   5029] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1722.637M)
[03/21 06:27:16   5029] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:27:16   5029] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1722.637M)
[03/21 06:27:16   5029] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 1722.637M)
[03/21 06:27:16   5029] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:27:16   5029] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1700.0M)
[03/21 06:27:16   5029] Initializing multi-corner capacitance tables ... 
[03/21 06:27:16   5029] Initializing multi-corner resistance tables ...
[03/21 06:27:17   5030] Starting SI iteration 1 using Infinite Timing Windows
[03/21 06:27:17   5030] Begin IPO call back ...
[03/21 06:27:18   5030] End IPO call back ...
[03/21 06:27:18   5030] #################################################################################
[03/21 06:27:18   5030] # Design Stage: PostRoute
[03/21 06:27:18   5030] # Design Name: core
[03/21 06:27:18   5030] # Design Mode: 65nm
[03/21 06:27:18   5030] # Analysis Mode: MMMC OCV 
[03/21 06:27:18   5030] # Parasitics Mode: SPEF/RCDB
[03/21 06:27:18   5030] # Signoff Settings: SI On 
[03/21 06:27:18   5030] #################################################################################
[03/21 06:27:18   5031] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:27:18   5031] Setting infinite Tws ...
[03/21 06:27:18   5031] First Iteration Infinite Tw... 
[03/21 06:27:18   5031] Calculate early delays in OCV mode...
[03/21 06:27:18   5031] Calculate late delays in OCV mode...
[03/21 06:27:18   5031] Topological Sorting (CPU = 0:00:00.1, MEM = 1698.0M, InitMEM = 1698.0M)
[03/21 06:27:24   5037] AAE_INFO-618: Total number of nets in the design is 26945,  100.0 percent of the nets selected for SI analysis
[03/21 06:27:25   5037] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/21 06:27:25   5037] End delay calculation. (MEM=1771.81 CPU=0:00:06.2 REAL=0:00:07.0)
[03/21 06:27:25   5037] Save waveform /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/.AAE_L81BEr/.AAE_8748/waveform.data...
[03/21 06:27:25   5037] *** CDM Built up (cpu=0:00:07.0  real=0:00:07.0  mem= 1771.8M) ***
[03/21 06:27:25   5038] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1771.8M)
[03/21 06:27:25   5038] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 06:27:25   5038] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1771.8M)
[03/21 06:27:25   5038] 
[03/21 06:27:25   5038] Executing IPO callback for view pruning ..
[03/21 06:27:25   5038] Starting SI iteration 2
[03/21 06:27:26   5039] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:27:26   5039] Calculate early delays in OCV mode...
[03/21 06:27:26   5039] Calculate late delays in OCV mode...
[03/21 06:27:28   5041] AAE_INFO-618: Total number of nets in the design is 26945,  8.0 percent of the nets selected for SI analysis
[03/21 06:27:28   5041] End delay calculation. (MEM=1747.86 CPU=0:00:02.2 REAL=0:00:02.0)
[03/21 06:27:28   5041] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 1747.9M) ***
[03/21 06:27:29   5042] *** Done Building Timing Graph (cpu=0:00:11.5 real=0:00:12.0 totSessionCpu=1:24:02 mem=1747.9M)
[03/21 06:27:29   5042] ** Profile ** Start :  cpu=0:00:00.0, mem=1747.9M
[03/21 06:27:29   5042] ** Profile ** Other data :  cpu=0:00:00.2, mem=1747.9M
[03/21 06:27:29   5042] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1747.9M
[03/21 06:27:30   5043] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1747.9M
[03/21 06:27:30   5043] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.747  | -0.132  | -0.747  |
|           TNS (ns):|-144.810 | -31.336 |-113.474 |
|    Violating Paths:|   826   |   666   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     61 (61)      |    -417    |     61 (61)      |
+----------------+------------------+------------+------------------+

Density: 7.558%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1747.9M
[03/21 06:27:30   5043] **optDesign ... cpu = 0:00:23, real = 0:00:22, mem = 1619.1M, totSessionCpu=1:24:04 **
[03/21 06:27:30   5043] Setting latch borrow mode to budget during optimization.
[03/21 06:27:31   5044] *** Timing NOT met, worst failing slack is -0.747
[03/21 06:27:31   5044] *** Check timing (0:00:00.0)
[03/21 06:27:31   5044] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:27:31   5044] optDesignOneStep: Leakage Power Flow
[03/21 06:27:31   5044] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:27:31   5044] Begin: GigaOpt Optimization in WNS mode
[03/21 06:27:31   5044] Info: 225 clock nets excluded from IPO operation.
[03/21 06:27:32   5044] PhyDesignGrid: maxLocalDensity 0.96
[03/21 06:27:32   5044] #spOpts: N=65 mergeVia=F 
[03/21 06:27:37   5050] *info: 225 clock nets excluded
[03/21 06:27:37   5050] *info: 2 special nets excluded.
[03/21 06:27:37   5050] *info: 154 no-driver nets excluded.
[03/21 06:27:38   5051] ** GigaOpt Optimizer WNS Slack -0.747 TNS Slack -144.808 Density 7.56
[03/21 06:27:38   5051] Optimizer WNS Pass 0
[03/21 06:27:38   5051] Active Path Group: reg2reg  
[03/21 06:27:38   5051] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:38   5051] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:27:38   5051] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:38   5051] |  -0.132|   -0.747| -31.334| -144.808|     7.56%|   0:00:00.0| 1867.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:27:43   5056] |  -0.130|   -0.747| -31.636| -145.110|     7.56%|   0:00:05.0| 1858.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:27:43   5056] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:45   5058] skewClock has sized FE_USKC4271_CTS_58 (CKBD2)
[03/21 06:27:45   5058] skewClock sized 1 and inserted 0 insts
[03/21 06:27:45   5058] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:45   5058] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:27:45   5058] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:46   5059] |  -0.122|   -0.747| -32.182| -145.655|     7.56%|   0:00:03.0| 1884.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:27:46   5059] |  -0.122|   -0.747| -32.136| -145.609|     7.56%|   0:00:00.0| 1884.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:27:47   5060] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:47   5060] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:47   5060] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:27:47   5060] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:48   5060] |  -0.122|   -0.747| -32.136| -145.609|     7.57%|   0:00:02.0| 1884.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:27:48   5060] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:48   5060] 
[03/21 06:27:48   5060] *** Finish Core Optimize Step (cpu=0:00:09.4 real=0:00:10.0 mem=1884.9M) ***
[03/21 06:27:48   5061] 
[03/21 06:27:48   5061] *** Finished Optimize Step Cumulative (cpu=0:00:09.5 real=0:00:10.0 mem=1884.9M) ***
[03/21 06:27:48   5061] ** GigaOpt Optimizer WNS Slack -0.747 TNS Slack -145.609 Density 7.57
[03/21 06:27:48   5061] Update Timing Windows (Threshold 0.014) ...
[03/21 06:27:48   5061] Re Calculate Delays on 9 Nets
[03/21 06:27:48   5061] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:27:48   5061] Layer 3 has 225 constrained nets 
[03/21 06:27:48   5061] Layer 7 has 371 constrained nets 
[03/21 06:27:48   5061] **** End NDR-Layer Usage Statistics ****
[03/21 06:27:48   5061] 
[03/21 06:27:48   5061] *** Finish Post Route Setup Fixing (cpu=0:00:09.9 real=0:00:10.0 mem=1884.9M) ***
[03/21 06:27:48   5061] #spOpts: N=65 
[03/21 06:27:48   5061] *** Starting refinePlace (1:24:21 mem=1873.8M) ***
[03/21 06:27:48   5061] Total net bbox length = 6.140e+05 (3.325e+05 2.815e+05) (ext = 1.408e+05)
[03/21 06:27:48   5061] Starting refinePlace ...
[03/21 06:27:48   5061] default core: bins with density >  0.75 = 6.26 % ( 313 / 5000 )
[03/21 06:27:48   5061] Density distribution unevenness ratio = 88.920%
[03/21 06:27:48   5061]   Spread Effort: high, post-route mode, useDDP on.
[03/21 06:27:48   5061] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=1873.8MB) @(1:24:21 - 1:24:22).
[03/21 06:27:48   5061] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:27:48   5061] wireLenOptFixPriorityInst 2449 inst fixed
[03/21 06:27:48   5061] Move report: legalization moves 39 insts, mean move: 1.78 um, max move: 5.60 um
[03/21 06:27:48   5061] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11272_0): (938.00, 428.20) --> (934.20, 426.40)
[03/21 06:27:48   5061] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1873.8MB) @(1:24:22 - 1:24:22).
[03/21 06:27:48   5061] Move report: Detail placement moves 39 insts, mean move: 1.78 um, max move: 5.60 um
[03/21 06:27:48   5061] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11272_0): (938.00, 428.20) --> (934.20, 426.40)
[03/21 06:27:48   5061] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1873.8MB
[03/21 06:27:48   5061] Statistics of distance of Instance movement in refine placement:
[03/21 06:27:48   5061]   maximum (X+Y) =         5.60 um
[03/21 06:27:48   5061]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11272_0) with max move: (938, 428.2) -> (934.2, 426.4)
[03/21 06:27:48   5061]   mean    (X+Y) =         1.78 um
[03/21 06:27:48   5061] Summary Report:
[03/21 06:27:48   5061] Instances move: 39 (out of 24580 movable)
[03/21 06:27:48   5061] Mean displacement: 1.78 um
[03/21 06:27:48   5061] Max displacement: 5.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11272_0) (938, 428.2) -> (934.2, 426.4)
[03/21 06:27:48   5061] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/21 06:27:48   5061] Total instances moved : 39
[03/21 06:27:48   5061] Total net bbox length = 6.141e+05 (3.325e+05 2.815e+05) (ext = 1.408e+05)
[03/21 06:27:48   5061] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1873.8MB
[03/21 06:27:48   5061] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=1873.8MB) @(1:24:21 - 1:24:22).
[03/21 06:27:48   5061] *** Finished refinePlace (1:24:22 mem=1873.8M) ***
[03/21 06:27:48   5062] #spOpts: N=65 
[03/21 06:27:49   5062] default core: bins with density >  0.75 = 15.9 % ( 795 / 5000 )
[03/21 06:27:49   5062] Density distribution unevenness ratio = 79.217%
[03/21 06:27:49   5062] End: GigaOpt Optimization in WNS mode
[03/21 06:27:49   5062] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:27:49   5062] optDesignOneStep: Leakage Power Flow
[03/21 06:27:49   5062] **INFO: Num dontuse cells 99, Num usable cells 840
[03/21 06:27:49   5062] Begin: GigaOpt Optimization in TNS mode
[03/21 06:27:49   5062] Info: 225 clock nets excluded from IPO operation.
[03/21 06:27:49   5062] PhyDesignGrid: maxLocalDensity 0.96
[03/21 06:27:49   5062] #spOpts: N=65 
[03/21 06:27:53   5066] *info: 225 clock nets excluded
[03/21 06:27:53   5066] *info: 2 special nets excluded.
[03/21 06:27:53   5066] *info: 155 no-driver nets excluded.
[03/21 06:27:54   5067] ** GigaOpt Optimizer WNS Slack -0.747 TNS Slack -145.609 Density 7.57
[03/21 06:27:54   5067] Optimizer TNS Opt
[03/21 06:27:54   5068] Active Path Group: reg2reg  
[03/21 06:27:54   5068] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:54   5068] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:27:54   5068] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:27:54   5068] |  -0.122|   -0.747| -32.136| -145.609|     7.57%|   0:00:00.0| 1888.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:27:57   5070] |  -0.122|   -0.747| -32.960| -146.434|     7.57%|   0:00:03.0| 1888.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_5__mac_col_inst/key_q_r |
[03/21 06:27:57   5070] |        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
[03/21 06:27:57   5070] |  -0.122|   -0.747| -32.736| -146.210|     7.57%|   0:00:00.0| 1888.8M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/21 06:27:57   5070] |        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
[03/21 06:27:57   5070] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:28:04   5077] skewClock has sized CTS_cdb_BUF_clk_G0_L3_4 (BUFFD4)
[03/21 06:28:04   5077] skewClock has sized ofifo_inst/FE_USKC3796_CTS_47 (BUFFD16)
[03/21 06:28:04   5077] skewClock has sized mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_10 (BUFFD16)
[03/21 06:28:04   5077] skewClock has inserted FE_USKC4458_CTS_48 (BUFFD4)
[03/21 06:28:04   5077] skewClock has inserted ofifo_inst/FE_USKC4459_CTS_50 (BUFFD4)
[03/21 06:28:04   5077] skewClock has inserted ofifo_inst/FE_USKC4460_CTS_50 (BUFFD4)
[03/21 06:28:04   5077] skewClock has inserted ofifo_inst/FE_USKC4461_CTS_50 (CKND12)
[03/21 06:28:04   5077] skewClock has inserted ofifo_inst/FE_USKC4462_CTS_50 (CKND12)
[03/21 06:28:04   5077] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4463_CTS_7 (BUFFD4)
[03/21 06:28:04   5077] skewClock has inserted ofifo_inst/col_idx_4__fifo_instance/FE_USKC4464_CTS_7 (BUFFD8)
[03/21 06:28:04   5077] skewClock has inserted ofifo_inst/FE_USKC4465_CTS_48 (BUFFD4)
[03/21 06:28:04   5077] skewClock has inserted ofifo_inst/FE_USKC4466_CTS_47 (BUFFD4)
[03/21 06:28:04   5077] skewClock has inserted ofifo_inst/FE_USKC4467_CTS_49 (BUFFD8)
[03/21 06:28:04   5077] skewClock sized 3 and inserted 10 insts
[03/21 06:28:05   5079] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:28:05   5079] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:28:05   5079] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:28:05   5079] |  -0.122|   -0.779| -30.180| -148.757|     7.57%|   0:00:08.0| 1910.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/key_q_r |
[03/21 06:28:05   5079] |        |         |        |         |          |            |        |          |         | eg_4_/D                                            |
[03/21 06:28:06   5079] |  -0.122|   -0.779| -30.104| -148.681|     7.57%|   0:00:01.0| 1910.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/21 06:28:06   5079] |        |         |        |         |          |            |        |          |         | _reg_9_/D                                          |
[03/21 06:28:06   5080] |  -0.122|   -0.779| -29.285| -147.863|     7.57%|   0:00:00.0| 1910.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_1__mac_col_inst/query_q |
[03/21 06:28:06   5080] |        |         |        |         |          |            |        |          |         | _reg_6_/D                                          |
[03/21 06:28:07   5080] |  -0.122|   -0.779| -29.228| -147.805|     7.57%|   0:00:01.0| 1910.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/21 06:28:07   5080] |        |         |        |         |          |            |        |          |         | _reg_63_/E                                         |
[03/21 06:28:07   5080] |  -0.122|   -0.779| -29.225| -147.803|     7.57%|   0:00:00.0| 1910.6M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/21 06:28:07   5080] |        |         |        |         |          |            |        |          |         | _reg_63_/E                                         |
[03/21 06:28:07   5080] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:28:10   5083] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:28:10   5083] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:28:10   5083] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:28:10   5083] |  -0.122|   -0.779| -29.200| -147.778|     7.57%|   0:00:03.0| 1916.7M|   WC_VIEW|  reg2reg| mac_array_instance/col_idx_7__mac_col_inst/query_q |
[03/21 06:28:10   5083] |        |         |        |         |          |            |        |          |         | _reg_52_/E                                         |
[03/21 06:28:10   5083] |  -0.122|   -0.779| -29.200| -147.778|     7.57%|   0:00:00.0| 1916.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:28:10   5083] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:28:10   5083] 
[03/21 06:28:10   5083] *** Finish Core Optimize Step (cpu=0:00:15.7 real=0:00:16.0 mem=1916.7M) ***
[03/21 06:28:10   5083] 
[03/21 06:28:10   5083] *** Finished Optimize Step Cumulative (cpu=0:00:15.8 real=0:00:16.0 mem=1916.7M) ***
[03/21 06:28:10   5083] ** GigaOpt Optimizer WNS Slack -0.779 TNS Slack -147.778 Density 7.57
[03/21 06:28:10   5083] Update Timing Windows (Threshold 0.014) ...
[03/21 06:28:10   5083] Re Calculate Delays on 13 Nets
[03/21 06:28:10   5084] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:28:10   5084] Layer 3 has 235 constrained nets 
[03/21 06:28:10   5084] Layer 7 has 371 constrained nets 
[03/21 06:28:10   5084] **** End NDR-Layer Usage Statistics ****
[03/21 06:28:10   5084] 
[03/21 06:28:10   5084] *** Finish Post Route Setup Fixing (cpu=0:00:16.2 real=0:00:16.0 mem=1916.7M) ***
[03/21 06:28:10   5084] #spOpts: N=65 
[03/21 06:28:10   5084] *** Starting refinePlace (1:24:44 mem=1897.6M) ***
[03/21 06:28:10   5084] Total net bbox length = 6.143e+05 (3.326e+05 2.817e+05) (ext = 1.408e+05)
[03/21 06:28:10   5084] Starting refinePlace ...
[03/21 06:28:11   5084] default core: bins with density >  0.75 = 6.26 % ( 313 / 5000 )
[03/21 06:28:11   5084] Density distribution unevenness ratio = 88.917%
[03/21 06:28:11   5084]   Spread Effort: high, post-route mode, useDDP on.
[03/21 06:28:11   5084] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=1897.6MB) @(1:24:44 - 1:24:45).
[03/21 06:28:11   5084] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/21 06:28:11   5084] wireLenOptFixPriorityInst 2450 inst fixed
[03/21 06:28:11   5084] Move report: legalization moves 3 insts, mean move: 1.20 um, max move: 1.80 um
[03/21 06:28:11   5084] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_10): (1070.00, 435.40) --> (1070.00, 437.20)
[03/21 06:28:11   5084] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=1897.6MB) @(1:24:45 - 1:24:45).
[03/21 06:28:11   5084] Move report: Detail placement moves 3 insts, mean move: 1.20 um, max move: 1.80 um
[03/21 06:28:11   5084] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_10): (1070.00, 435.40) --> (1070.00, 437.20)
[03/21 06:28:11   5084] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1897.6MB
[03/21 06:28:11   5084] Statistics of distance of Instance movement in refine placement:
[03/21 06:28:11   5084]   maximum (X+Y) =         1.80 um
[03/21 06:28:11   5084]   inst (mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_10) with max move: (1070, 435.4) -> (1070, 437.2)
[03/21 06:28:11   5084]   mean    (X+Y) =         1.20 um
[03/21 06:28:11   5084] Summary Report:
[03/21 06:28:11   5084] Instances move: 3 (out of 24595 movable)
[03/21 06:28:11   5084] Mean displacement: 1.20 um
[03/21 06:28:11   5084] Max displacement: 1.80 um (Instance: mac_array_instance/col_idx_3__mac_col_inst/CTS_ccl_BUF_clk_G0_L2_10) (1070, 435.4) -> (1070, 437.2)
[03/21 06:28:11   5084] 	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
[03/21 06:28:11   5084] Total instances moved : 3
[03/21 06:28:11   5084] Total net bbox length = 6.143e+05 (3.326e+05 2.817e+05) (ext = 1.408e+05)
[03/21 06:28:11   5084] Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1897.6MB
[03/21 06:28:11   5084] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:01.0, mem=1897.6MB) @(1:24:44 - 1:24:45).
[03/21 06:28:11   5084] *** Finished refinePlace (1:24:45 mem=1897.6M) ***
[03/21 06:28:11   5084] #spOpts: N=65 
[03/21 06:28:11   5085] default core: bins with density >  0.75 = 15.9 % ( 795 / 5000 )
[03/21 06:28:11   5085] Density distribution unevenness ratio = 79.216%
[03/21 06:28:11   5085] End: GigaOpt Optimization in TNS mode
[03/21 06:28:12   5085]   Timing Snapshot: (REF)
[03/21 06:28:12   5085]      Weighted WNS: -0.188
[03/21 06:28:12   5085]       All  PG WNS: -0.779
[03/21 06:28:12   5085]       High PG WNS: -0.122
[03/21 06:28:12   5085]       All  PG TNS: -147.787
[03/21 06:28:12   5085]       High PG TNS: -29.209
[03/21 06:28:12   5085]          Tran DRV: 0
[03/21 06:28:12   5085]           Cap DRV: 0
[03/21 06:28:12   5085]        Fanout DRV: 0
[03/21 06:28:12   5085]            Glitch: 0
[03/21 06:28:12   5085]    Category Slack: { [L, -0.779] [H, -0.122] }
[03/21 06:28:12   5085] 
[03/21 06:28:12   5086] Default Rule : ""
[03/21 06:28:12   5086] Non Default Rules :
[03/21 06:28:12   5086] Worst Slack : -0.122 ns
[03/21 06:28:12   5086] Total 0 nets layer assigned (0.6).
[03/21 06:28:12   5086] GigaOpt: setting up router preferences
[03/21 06:28:12   5086]         design wns: -0.1223
[03/21 06:28:12   5086]         slack threshold: 1.2977
[03/21 06:28:13   5086] GigaOpt: 14 nets assigned router directives
[03/21 06:28:13   5086] 
[03/21 06:28:13   5086] Start Assign Priority Nets ...
[03/21 06:28:13   5086] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/21 06:28:13   5086] Existing Priority Nets 0 (0.0%)
[03/21 06:28:13   5086] Total Assign Priority Nets 802 (3.0%)
[03/21 06:28:13   5087] Default Rule : ""
[03/21 06:28:13   5087] Non Default Rules :
[03/21 06:28:13   5087] Worst Slack : -0.779 ns
[03/21 06:28:13   5087] Total 1 nets layer assigned (0.6).
[03/21 06:28:13   5087] GigaOpt: setting up router preferences
[03/21 06:28:13   5087]         design wns: -0.7790
[03/21 06:28:13   5087]         slack threshold: 0.6410
[03/21 06:28:13   5087] GigaOpt: 0 nets assigned router directives
[03/21 06:28:13   5087] 
[03/21 06:28:13   5087] Start Assign Priority Nets ...
[03/21 06:28:13   5087] TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
[03/21 06:28:13   5087] Existing Priority Nets 0 (0.0%)
[03/21 06:28:13   5087] Total Assign Priority Nets 802 (3.0%)
[03/21 06:28:14   5087] ** Profile ** Start :  cpu=0:00:00.0, mem=1847.8M
[03/21 06:28:14   5087] ** Profile ** Other data :  cpu=0:00:00.2, mem=1847.8M
[03/21 06:28:14   5087] ** Profile ** Overall slacks :  cpu=0:00:00.2, mem=1847.8M
[03/21 06:28:15   5088] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1847.8M
[03/21 06:28:15   5088] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.779  | -0.122  | -0.779  |
|           TNS (ns):|-147.787 | -29.209 |-118.578 |
|    Violating Paths:|   645   |   485   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     61 (61)      |    -417    |     61 (61)      |
+----------------+------------------+------------+------------------+

Density: 7.571%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1847.8M
[03/21 06:28:15   5088] **optDesign ... cpu = 0:01:08, real = 0:01:07, mem = 1718.3M, totSessionCpu=1:24:49 **
[03/21 06:28:15   5088] -routeWithEco false                      # bool, default=false
[03/21 06:28:15   5088] -routeWithEco true                       # bool, default=false, user setting
[03/21 06:28:15   5088] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/21 06:28:15   5088] -routeWithTimingDriven true              # bool, default=false, user setting
[03/21 06:28:15   5088] -routeWithTimingDriven false             # bool, default=false, user setting
[03/21 06:28:15   5088] -routeWithSiDriven true                  # bool, default=false, user setting
[03/21 06:28:15   5088] -routeWithSiDriven false                 # bool, default=false, user setting
[03/21 06:28:15   5088] 
[03/21 06:28:15   5088] globalDetailRoute
[03/21 06:28:15   5088] 
[03/21 06:28:15   5088] #setNanoRouteMode -drouteAutoStop true
[03/21 06:28:15   5088] #setNanoRouteMode -drouteFixAntenna true
[03/21 06:28:15   5088] #setNanoRouteMode -droutePostRouteSpreadWire "false"
[03/21 06:28:15   5088] #setNanoRouteMode -routeSelectedNetOnly false
[03/21 06:28:15   5088] #setNanoRouteMode -routeWithEco true
[03/21 06:28:15   5088] #setNanoRouteMode -routeWithSiDriven false
[03/21 06:28:15   5088] #setNanoRouteMode -routeWithTimingDriven false
[03/21 06:28:15   5088] #Start globalDetailRoute on Fri Mar 21 06:28:15 2025
[03/21 06:28:15   5088] #
[03/21 06:28:15   5088] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 33616 times net's RC data read were performed.
[03/21 06:28:15   5089] ### Net info: total nets: 26993
[03/21 06:28:15   5089] ### Net info: dirty nets: 104
[03/21 06:28:15   5089] ### Net info: marked as disconnected nets: 0
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_USKC4271_CTS_58 connects to NET FE_USKN4271_CTS_58 at location ( 984.100 357.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET FE_USKN4271_CTS_58 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_1412_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN4255_FE_RN_971_0 at location ( 928.300 541.090 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN4255_FE_RN_971_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U662 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN4254_n477 at location ( 951.900 528.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN4254_n477 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSC4253_n435 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN4253_n435 at location ( 937.500 478.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN4253_n435 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11725_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN4252_n1397 at location ( 916.100 555.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PSN4252_n1397 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC1778_key_q_5_ connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4091_key_q_5_ at location ( 996.700 506.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN4091_key_q_5_ has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/FE_RC_12209_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_RN_6616_0 at location ( 940.100 393.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/FE_RN_6616_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_5__mac_col_inst/FE_RC_12210_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_RN_6615_0 at location ( 930.300 394.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/FE_RN_6615_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_5__mac_col_inst/FE_RC_12079_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_RN_6516_0 at location ( 921.900 438.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/FE_RN_6516_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN A2 of INST mac_array_instance/col_idx_5__mac_col_inst/FE_RC_12015_0 connects to NET mac_array_instance/col_idx_5__mac_col_inst/FE_RN_6468_0 at location ( 934.100 427.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_5__mac_col_inst/FE_RN_6468_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_6__mac_col_inst/FE_OCPC4073_n13 connects to NET mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN4073_n13 at location ( 822.700 495.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN4073_n13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_6__mac_col_inst/FE_OCPC4073_n13 connects to NET mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN4071_n13 at location ( 822.300 495.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_6__mac_col_inst/FE_OCPN4071_n13 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN B of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11726_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6265_0 at location ( 917.700 555.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6265_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11725_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6262_0 at location ( 916.900 555.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6262_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11725_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6261_0 at location ( 916.700 555.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN ZN of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_11726_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6261_0 at location ( 917.500 555.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6261_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN I of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RC_12304_0 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6252_0 at location ( 925.700 513.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_RN_6252_0 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC3991_n1528 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3991_n1528 at location ( 1014.100 516.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3991_n1528 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC3950_n438 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3950_n438 at location ( 895.900 525.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3950_n438 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (NRDB-682) Connectivity is broken at PIN Z of INST mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC3933_n442 connects to NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3933_n442 at location ( 983.500 524.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3933_n442 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
[03/21 06:28:15   5089] #To increase the message display limit, refer to the product command reference manual.
[03/21 06:28:15   5089] #WARNING (NRIG-44) Imported NET mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPN3902_n1640 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
[03/21 06:28:15   5089] #WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
[03/21 06:28:15   5089] #To increase the message display limit, refer to the product command reference manual.
[03/21 06:28:16   5089] ### Net info: fully routed nets: 26369
[03/21 06:28:16   5089] ### Net info: trivial (single pin) nets: 0
[03/21 06:28:16   5089] ### Net info: unrouted nets: 168
[03/21 06:28:16   5089] ### Net info: re-extraction nets: 456
[03/21 06:28:16   5089] ### Net info: ignored nets: 0
[03/21 06:28:16   5089] ### Net info: skip routing nets: 0
[03/21 06:28:16   5090] #NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
[03/21 06:28:16   5090] #Loading the last recorded routing design signature
[03/21 06:28:16   5090] #Created 51 NETS and 0 SPECIALNETS new signatures
[03/21 06:28:16   5090] #Summary of the placement changes since last routing:
[03/21 06:28:16   5090] #  Number of instances added (including moved) = 108
[03/21 06:28:16   5090] #  Number of instances deleted (including moved) = 62
[03/21 06:28:16   5090] #  Number of instances resized = 86
[03/21 06:28:16   5090] #  Number of instances with same cell size swap = 1
[03/21 06:28:16   5090] #  Number of instances with different orientation = 1
[03/21 06:28:16   5090] #  Number of instances with pin swaps = 17
[03/21 06:28:16   5090] #  Total number of placement changes (moved instances are counted twice) = 257
[03/21 06:28:17   5090] #Start routing data preparation.
[03/21 06:28:17   5090] #Minimum voltage of a net in the design = 0.000.
[03/21 06:28:17   5090] #Maximum voltage of a net in the design = 1.100.
[03/21 06:28:17   5090] #Voltage range [0.000 - 0.000] has 1 net.
[03/21 06:28:17   5090] #Voltage range [0.900 - 1.100] has 1 net.
[03/21 06:28:17   5090] #Voltage range [0.000 - 1.100] has 26991 nets.
[03/21 06:28:17   5091] # M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
[03/21 06:28:17   5091] # M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:28:17   5091] # M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:28:17   5091] # M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:28:17   5091] # M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:28:17   5091] # M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
[03/21 06:28:17   5091] # M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:28:17   5091] # M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
[03/21 06:28:18   5092] #802/26835 = 2% of signal nets have been set as priority nets
[03/21 06:28:18   5092] #Regenerating Ggrids automatically.
[03/21 06:28:18   5092] #Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
[03/21 06:28:18   5092] #Using automatically generated G-grids.
[03/21 06:28:18   5092] #Done routing data preparation.
[03/21 06:28:18   5092] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1347.73 (MB), peak = 1544.00 (MB)
[03/21 06:28:18   5092] #Merging special wires...
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 1053.345 492.070 ) on M1 for NET CTS_53. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1071.055 438.000 ) on M1 for NET CTS_60. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 922.755 342.700 ) on M1 for NET FE_OCPN3645_array_out_78_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 1197.500 619.845 ) on M1 for NET FE_OFN279_kmem_out_42_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 464.155 616.300 ) on M1 for NET FE_PSN4469_kmem_out_57_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 984.950 357.100 ) on M1 for NET FE_USKN3650_CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 1089.545 362.470 ) on M1 for NET FE_USKN3802_CTS_48. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 984.205 357.200 ) on M1 for NET FE_USKN4271_CTS_58. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 937.115 342.700 ) on M1 for NET array_out[71]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 921.800 342.785 ) on M1 for NET array_out[78]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN S at ( 1197.915 619.845 ) on M1 for NET inst[6]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 463.200 616.385 ) on M1 for NET kmem_out[57]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 915.095 437.915 ) on M1 for NET mac_array_instance/FE_OCPN1707_q_temp_306_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 911.095 473.915 ) on M1 for NET mac_array_instance/FE_OCPN2022_q_temp_274_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN D at ( 996.105 452.315 ) on M1 for NET mac_array_instance/FE_OCPN2479_q_temp_228_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 940.115 391.120 ) on M1 for NET mac_array_instance/FE_OCPN2924_q_temp_290_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN I1 at ( 1214.455 535.300 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/key_q[47]. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 1214.880 535.300 ) on M1 for NET mac_array_instance/col_idx_1__mac_col_inst/n37. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 1054.445 492.080 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/FE_OCPN2514_q_temp_215_. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 1054.115 491.920 ) on M1 for NET mac_array_instance/col_idx_3__mac_col_inst/FE_RN_108. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/21 06:28:18   5092] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/21 06:28:18   5092] #To increase the message display limit, refer to the product command reference manual.
[03/21 06:28:18   5092] #WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_RN_2600_0. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
[03/21 06:28:18   5092] #
[03/21 06:28:18   5092] #Connectivity extraction summary:
[03/21 06:28:18   5092] #478 routed nets are extracted.
[03/21 06:28:18   5092] #    353 (1.31%) extracted nets are partially routed.
[03/21 06:28:18   5092] #26347 routed nets are imported.
[03/21 06:28:18   5092] #10 (0.04%) nets are without wires.
[03/21 06:28:18   5092] #158 nets are fixed|skipped|trivial (not extracted).
[03/21 06:28:18   5092] #Total number of nets = 26993.
[03/21 06:28:18   5092] #
[03/21 06:28:18   5092] #Found 0 nets for post-route si or timing fixing.
[03/21 06:28:18   5092] #Number of eco nets is 353
[03/21 06:28:18   5092] #
[03/21 06:28:18   5092] #Start data preparation...
[03/21 06:28:18   5092] #
[03/21 06:28:18   5092] #Data preparation is done on Fri Mar 21 06:28:18 2025
[03/21 06:28:18   5092] #
[03/21 06:28:18   5092] #Analyzing routing resource...
[03/21 06:28:20   5093] #Routing resource analysis is done on Fri Mar 21 06:28:20 2025
[03/21 06:28:20   5093] #
[03/21 06:28:20   5093] #  Resource Analysis:
[03/21 06:28:20   5093] #
[03/21 06:28:20   5093] #               Routing  #Avail      #Track     #Total     %Gcell
[03/21 06:28:20   5093] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/21 06:28:20   5093] #  --------------------------------------------------------------
[03/21 06:28:20   5093] #  Metal 1        H        4190         559      195589    16.69%
[03/21 06:28:20   5093] #  Metal 2        V        8456         794      195589     8.14%
[03/21 06:28:20   5093] #  Metal 3        H        4431         318      195589     6.69%
[03/21 06:28:20   5093] #  Metal 4        V        8634         616      195589     6.73%
[03/21 06:28:20   5093] #  Metal 5        H        4392         357      195589     0.00%
[03/21 06:28:20   5093] #  Metal 6        V        9249           1      195589     0.00%
[03/21 06:28:20   5093] #  Metal 7        H        1186           0      195589     0.00%
[03/21 06:28:20   5093] #  Metal 8        V        2312           0      195589     0.00%
[03/21 06:28:20   5093] #  --------------------------------------------------------------
[03/21 06:28:20   5093] #  Total                  42851       5.15%  1564712     4.78%
[03/21 06:28:20   5093] #
[03/21 06:28:20   5093] #  414 nets (1.53%) with 1 preferred extra spacing.
[03/21 06:28:20   5093] #
[03/21 06:28:20   5093] #
[03/21 06:28:20   5094] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1363.49 (MB), peak = 1544.00 (MB)
[03/21 06:28:20   5094] #
[03/21 06:28:20   5094] #start global routing iteration 1...
[03/21 06:28:22   5095] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1543.59 (MB), peak = 1544.00 (MB)
[03/21 06:28:22   5095] #
[03/21 06:28:22   5095] #start global routing iteration 2...
[03/21 06:28:23   5097] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1388.89 (MB), peak = 1544.00 (MB)
[03/21 06:28:23   5097] #
[03/21 06:28:23   5097] #
[03/21 06:28:23   5097] #Total number of trivial nets (e.g. < 2 pins) = 158 (skipped).
[03/21 06:28:23   5097] #Total number of routable nets = 26835.
[03/21 06:28:23   5097] #Total number of nets in the design = 26993.
[03/21 06:28:23   5097] #
[03/21 06:28:23   5097] #363 routable nets have only global wires.
[03/21 06:28:23   5097] #26472 routable nets have only detail routed wires.
[03/21 06:28:23   5097] #45 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/21 06:28:23   5097] #830 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/21 06:28:23   5097] #
[03/21 06:28:23   5097] #Routed nets constraints summary:
[03/21 06:28:23   5097] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/21 06:28:23   5097] #-------------------------------------------------------------------
[03/21 06:28:23   5097] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/21 06:28:23   5097] #-------------------------------------------------------------------
[03/21 06:28:23   5097] #      Default                 31                 14             318  
[03/21 06:28:23   5097] #-------------------------------------------------------------------
[03/21 06:28:23   5097] #        Total                 31                 14             318  
[03/21 06:28:23   5097] #-------------------------------------------------------------------
[03/21 06:28:23   5097] #
[03/21 06:28:23   5097] #Routing constraints summary of the whole design:
[03/21 06:28:23   5097] #Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
[03/21 06:28:23   5097] #-------------------------------------------------------------------
[03/21 06:28:23   5097] #        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
[03/21 06:28:23   5097] #-------------------------------------------------------------------
[03/21 06:28:23   5097] #      Default                414                461           25960  
[03/21 06:28:23   5097] #-------------------------------------------------------------------
[03/21 06:28:23   5097] #        Total                414                461           25960  
[03/21 06:28:23   5097] #-------------------------------------------------------------------
[03/21 06:28:23   5097] #
[03/21 06:28:24   5097] #
[03/21 06:28:24   5097] #  Congestion Analysis: (blocked Gcells are excluded)
[03/21 06:28:24   5097] #
[03/21 06:28:24   5097] #                 OverCon       OverCon          
[03/21 06:28:24   5097] #                  #Gcell        #Gcell    %Gcell
[03/21 06:28:24   5097] #     Layer           (1)           (2)   OverCon
[03/21 06:28:24   5097] #  ----------------------------------------------
[03/21 06:28:24   5097] #   Metal 1      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:28:24   5097] #   Metal 2      2(0.00%)      1(0.00%)   (0.00%)
[03/21 06:28:24   5097] #   Metal 3      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:28:24   5097] #   Metal 4      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:28:24   5097] #   Metal 5      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:28:24   5097] #   Metal 6      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:28:24   5097] #   Metal 7      2(0.00%)      0(0.00%)   (0.00%)
[03/21 06:28:24   5097] #   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
[03/21 06:28:24   5097] #  ----------------------------------------------
[03/21 06:28:24   5097] #     Total      4(0.00%)      1(0.00%)   (0.00%)
[03/21 06:28:24   5097] #
[03/21 06:28:24   5097] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
[03/21 06:28:24   5097] #  Overflow after GR: 0.00% H + 0.00% V
[03/21 06:28:24   5097] #
[03/21 06:28:24   5097] #Complete Global Routing.
[03/21 06:28:24   5097] #Total number of nets with non-default rule or having extra spacing = 414
[03/21 06:28:24   5097] #Total wire length = 674662 um.
[03/21 06:28:24   5097] #Total half perimeter of net bounding box = 651279 um.
[03/21 06:28:24   5097] #Total wire length on LAYER M1 = 14153 um.
[03/21 06:28:24   5097] #Total wire length on LAYER M2 = 155834 um.
[03/21 06:28:24   5097] #Total wire length on LAYER M3 = 226947 um.
[03/21 06:28:24   5097] #Total wire length on LAYER M4 = 95782 um.
[03/21 06:28:24   5097] #Total wire length on LAYER M5 = 76876 um.
[03/21 06:28:24   5097] #Total wire length on LAYER M6 = 47466 um.
[03/21 06:28:24   5097] #Total wire length on LAYER M7 = 34548 um.
[03/21 06:28:24   5097] #Total wire length on LAYER M8 = 23055 um.
[03/21 06:28:24   5097] #Total number of vias = 165552
[03/21 06:28:24   5097] #Total number of multi-cut vias = 116716 ( 70.5%)
[03/21 06:28:24   5097] #Total number of single cut vias = 48836 ( 29.5%)
[03/21 06:28:24   5097] #Up-Via Summary (total 165552):
[03/21 06:28:24   5097] #                   single-cut          multi-cut      Total
[03/21 06:28:24   5097] #-----------------------------------------------------------
[03/21 06:28:24   5097] #  Metal 1       47625 ( 57.4%)     35324 ( 42.6%)      82949
[03/21 06:28:24   5097] #  Metal 2         960 (  1.6%)     60946 ( 98.4%)      61906
[03/21 06:28:24   5097] #  Metal 3         112 (  0.8%)     13693 ( 99.2%)      13805
[03/21 06:28:24   5097] #  Metal 4          26 (  1.0%)      2631 ( 99.0%)       2657
[03/21 06:28:24   5097] #  Metal 5           4 (  0.2%)      1839 ( 99.8%)       1843
[03/21 06:28:24   5097] #  Metal 6          42 (  3.2%)      1284 ( 96.8%)       1326
[03/21 06:28:24   5097] #  Metal 7          67 (  6.3%)       999 ( 93.7%)       1066
[03/21 06:28:24   5097] #-----------------------------------------------------------
[03/21 06:28:24   5097] #                48836 ( 29.5%)    116716 ( 70.5%)     165552 
[03/21 06:28:24   5097] #
[03/21 06:28:24   5097] #Total number of involved priority nets 28
[03/21 06:28:24   5097] #Maximum src to sink distance for priority net 351.5
[03/21 06:28:24   5097] #Average of max src_to_sink distance for priority net 46.7
[03/21 06:28:24   5097] #Average of ave src_to_sink distance for priority net 33.5
[03/21 06:28:24   5097] #Max overcon = 2 tracks.
[03/21 06:28:24   5097] #Total overcon = 0.00%.
[03/21 06:28:24   5097] #Worst layer Gcell overcon rate = 0.00%.
[03/21 06:28:24   5097] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1389.27 (MB), peak = 1544.00 (MB)
[03/21 06:28:24   5097] #
[03/21 06:28:24   5097] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1349.16 (MB), peak = 1544.00 (MB)
[03/21 06:28:24   5097] #Start Track Assignment.
[03/21 06:28:25   5099] #Done with 108 horizontal wires in 3 hboxes and 106 vertical wires in 5 hboxes.
[03/21 06:28:26   5100] #Done with 8 horizontal wires in 3 hboxes and 6 vertical wires in 5 hboxes.
[03/21 06:28:26   5100] #Complete Track Assignment.
[03/21 06:28:26   5100] #Total number of nets with non-default rule or having extra spacing = 414
[03/21 06:28:26   5100] #Total wire length = 674775 um.
[03/21 06:28:26   5100] #Total half perimeter of net bounding box = 651279 um.
[03/21 06:28:26   5100] #Total wire length on LAYER M1 = 14206 um.
[03/21 06:28:26   5100] #Total wire length on LAYER M2 = 155848 um.
[03/21 06:28:26   5100] #Total wire length on LAYER M3 = 226986 um.
[03/21 06:28:26   5100] #Total wire length on LAYER M4 = 95788 um.
[03/21 06:28:26   5100] #Total wire length on LAYER M5 = 76876 um.
[03/21 06:28:26   5100] #Total wire length on LAYER M6 = 47467 um.
[03/21 06:28:26   5100] #Total wire length on LAYER M7 = 34548 um.
[03/21 06:28:26   5100] #Total wire length on LAYER M8 = 23056 um.
[03/21 06:28:26   5100] #Total number of vias = 165545
[03/21 06:28:26   5100] #Total number of multi-cut vias = 116716 ( 70.5%)
[03/21 06:28:26   5100] #Total number of single cut vias = 48829 ( 29.5%)
[03/21 06:28:26   5100] #Up-Via Summary (total 165545):
[03/21 06:28:26   5100] #                   single-cut          multi-cut      Total
[03/21 06:28:26   5100] #-----------------------------------------------------------
[03/21 06:28:26   5100] #  Metal 1       47621 ( 57.4%)     35324 ( 42.6%)      82945
[03/21 06:28:26   5100] #  Metal 2         957 (  1.5%)     60946 ( 98.5%)      61903
[03/21 06:28:26   5100] #  Metal 3         112 (  0.8%)     13693 ( 99.2%)      13805
[03/21 06:28:26   5100] #  Metal 4          26 (  1.0%)      2631 ( 99.0%)       2657
[03/21 06:28:26   5100] #  Metal 5           4 (  0.2%)      1839 ( 99.8%)       1843
[03/21 06:28:26   5100] #  Metal 6          42 (  3.2%)      1284 ( 96.8%)       1326
[03/21 06:28:26   5100] #  Metal 7          67 (  6.3%)       999 ( 93.7%)       1066
[03/21 06:28:26   5100] #-----------------------------------------------------------
[03/21 06:28:26   5100] #                48829 ( 29.5%)    116716 ( 70.5%)     165545 
[03/21 06:28:26   5100] #
[03/21 06:28:26   5100] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1373.34 (MB), peak = 1544.00 (MB)
[03/21 06:28:26   5100] #
[03/21 06:28:26   5100] #Cpu time = 00:00:10
[03/21 06:28:26   5100] #Elapsed time = 00:00:10
[03/21 06:28:26   5100] #Increased memory = 26.80 (MB)
[03/21 06:28:26   5100] #Total memory = 1373.34 (MB)
[03/21 06:28:26   5100] #Peak memory = 1544.00 (MB)
[03/21 06:28:27   5101] #
[03/21 06:28:27   5101] #Start Detail Routing..
[03/21 06:28:27   5101] #start initial detail routing ...
[03/21 06:28:27   5101] #    completing 10% with 0 violations
[03/21 06:28:27   5101] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.69 (MB), peak = 1544.00 (MB)
[03/21 06:28:27   5101] #    completing 20% with 0 violations
[03/21 06:28:27   5101] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.76 (MB), peak = 1544.00 (MB)
[03/21 06:28:28   5101] #    completing 30% with 2 violations
[03/21 06:28:28   5101] #    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1395.47 (MB), peak = 1544.00 (MB)
[03/21 06:28:31   5105] #    completing 40% with 11 violations
[03/21 06:28:31   5105] #    cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1403.18 (MB), peak = 1544.00 (MB)
[03/21 06:28:37   5110] #    completing 50% with 24 violations
[03/21 06:28:37   5110] #    cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1409.72 (MB), peak = 1544.00 (MB)
[03/21 06:28:41   5115] #    completing 60% with 50 violations
[03/21 06:28:41   5115] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1412.75 (MB), peak = 1544.00 (MB)
[03/21 06:28:41   5115] #    completing 70% with 50 violations
[03/21 06:28:41   5115] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1412.86 (MB), peak = 1544.00 (MB)
[03/21 06:28:41   5115] #    completing 80% with 50 violations
[03/21 06:28:41   5115] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1412.86 (MB), peak = 1544.00 (MB)
[03/21 06:28:41   5115] #    completing 90% with 50 violations
[03/21 06:28:41   5115] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1412.86 (MB), peak = 1544.00 (MB)
[03/21 06:28:41   5115] #    completing 100% with 50 violations
[03/21 06:28:41   5115] #    cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1412.86 (MB), peak = 1544.00 (MB)
[03/21 06:28:41   5115] # ECO: 1.1% of the total area was rechecked for DRC, and 1.8% required routing.
[03/21 06:28:41   5115] #    number of violations = 50
[03/21 06:28:41   5115] #
[03/21 06:28:41   5115] #    By Layer and Type :
[03/21 06:28:41   5115] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   Totals
[03/21 06:28:41   5115] #	M1            9        3        5        1        9       27
[03/21 06:28:41   5115] #	M2           10        6        5        0        0       21
[03/21 06:28:41   5115] #	M3            0        0        0        0        0        0
[03/21 06:28:41   5115] #	M4            0        0        0        0        0        0
[03/21 06:28:41   5115] #	M5            0        0        0        0        0        0
[03/21 06:28:41   5115] #	M6            0        0        0        0        0        0
[03/21 06:28:41   5115] #	M7            0        0        2        0        0        2
[03/21 06:28:41   5115] #	Totals       19        9       12        1        9       50
[03/21 06:28:41   5115] #195 out of 24642 instances need to be verified(marked ipoed).
[03/21 06:28:41   5115] #1.0% of the total area is being checked for drcs
[03/21 06:28:45   5118] #1.0% of the total area was checked
[03/21 06:28:45   5118] #    number of violations = 240
[03/21 06:28:45   5118] #
[03/21 06:28:45   5118] #    By Layer and Type :
[03/21 06:28:45   5118] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc   MinCut   Totals
[03/21 06:28:45   5118] #	M1           78        9      100       13       10        1      211
[03/21 06:28:45   5118] #	M2           11        7        9        0        0        0       27
[03/21 06:28:45   5118] #	M3            0        0        0        0        0        0        0
[03/21 06:28:45   5118] #	M4            0        0        0        0        0        0        0
[03/21 06:28:45   5118] #	M5            0        0        0        0        0        0        0
[03/21 06:28:45   5118] #	M6            0        0        0        0        0        0        0
[03/21 06:28:45   5118] #	M7            0        0        2        0        0        0        2
[03/21 06:28:45   5118] #	Totals       89       16      111       13       10        1      240
[03/21 06:28:45   5118] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1417.23 (MB), peak = 1544.00 (MB)
[03/21 06:28:45   5118] #start 1st optimization iteration ...
[03/21 06:28:48   5122] #    number of violations = 12
[03/21 06:28:48   5122] #
[03/21 06:28:48   5122] #    By Layer and Type :
[03/21 06:28:48   5122] #	         EOLSpc    Short   MinStp   CutSpc   Totals
[03/21 06:28:48   5122] #	M1            0        4        1        1        6
[03/21 06:28:48   5122] #	M2            1        5        0        0        6
[03/21 06:28:48   5122] #	Totals        1        9        1        1       12
[03/21 06:28:48   5122] #    number of process antenna violations = 28
[03/21 06:28:48   5122] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1390.97 (MB), peak = 1544.00 (MB)
[03/21 06:28:48   5122] #start 2nd optimization iteration ...
[03/21 06:28:49   5122] #    number of violations = 7
[03/21 06:28:49   5122] #
[03/21 06:28:49   5122] #    By Layer and Type :
[03/21 06:28:49   5122] #	         MetSpc    Short   MinStp   CutSpc   Totals
[03/21 06:28:49   5122] #	M1            0        4        1        0        5
[03/21 06:28:49   5122] #	M2            1        0        0        1        2
[03/21 06:28:49   5122] #	Totals        1        4        1        1        7
[03/21 06:28:49   5122] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1399.53 (MB), peak = 1544.00 (MB)
[03/21 06:28:49   5122] #start 3rd optimization iteration ...
[03/21 06:28:49   5123] #    number of violations = 0
[03/21 06:28:49   5123] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1400.56 (MB), peak = 1544.00 (MB)
[03/21 06:28:49   5123] #Complete Detail Routing.
[03/21 06:28:49   5123] #Total number of nets with non-default rule or having extra spacing = 414
[03/21 06:28:49   5123] #Total wire length = 674545 um.
[03/21 06:28:49   5123] #Total half perimeter of net bounding box = 651279 um.
[03/21 06:28:49   5123] #Total wire length on LAYER M1 = 14112 um.
[03/21 06:28:49   5123] #Total wire length on LAYER M2 = 155543 um.
[03/21 06:28:49   5123] #Total wire length on LAYER M3 = 227067 um.
[03/21 06:28:49   5123] #Total wire length on LAYER M4 = 95877 um.
[03/21 06:28:49   5123] #Total wire length on LAYER M5 = 76878 um.
[03/21 06:28:49   5123] #Total wire length on LAYER M6 = 47468 um.
[03/21 06:28:49   5123] #Total wire length on LAYER M7 = 34544 um.
[03/21 06:28:49   5123] #Total wire length on LAYER M8 = 23054 um.
[03/21 06:28:49   5123] #Total number of vias = 166051
[03/21 06:28:49   5123] #Total number of multi-cut vias = 115496 ( 69.6%)
[03/21 06:28:49   5123] #Total number of single cut vias = 50555 ( 30.4%)
[03/21 06:28:49   5123] #Up-Via Summary (total 166051):
[03/21 06:28:49   5123] #                   single-cut          multi-cut      Total
[03/21 06:28:49   5123] #-----------------------------------------------------------
[03/21 06:28:49   5123] #  Metal 1       48018 ( 57.8%)     35026 ( 42.2%)      83044
[03/21 06:28:49   5123] #  Metal 2        1996 (  3.2%)     60201 ( 96.8%)      62197
[03/21 06:28:49   5123] #  Metal 3         385 (  2.8%)     13528 ( 97.2%)      13913
[03/21 06:28:49   5123] #  Metal 4          34 (  1.3%)      2625 ( 98.7%)       2659
[03/21 06:28:49   5123] #  Metal 5           1 (  0.1%)      1841 ( 99.9%)       1842
[03/21 06:28:49   5123] #  Metal 6          47 (  3.5%)      1280 ( 96.5%)       1327
[03/21 06:28:49   5123] #  Metal 7          74 (  6.9%)       995 ( 93.1%)       1069
[03/21 06:28:49   5123] #-----------------------------------------------------------
[03/21 06:28:49   5123] #                50555 ( 30.4%)    115496 ( 69.6%)     166051 
[03/21 06:28:49   5123] #
[03/21 06:28:49   5123] #Total number of DRC violations = 0
[03/21 06:28:49   5123] #Cpu time = 00:00:23
[03/21 06:28:49   5123] #Elapsed time = 00:00:23
[03/21 06:28:49   5123] #Increased memory = -13.72 (MB)
[03/21 06:28:49   5123] #Total memory = 1359.62 (MB)
[03/21 06:28:49   5123] #Peak memory = 1544.00 (MB)
[03/21 06:28:49   5123] #
[03/21 06:28:49   5123] #start routing for process antenna violation fix ...
[03/21 06:28:50   5124] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1361.27 (MB), peak = 1544.00 (MB)
[03/21 06:28:50   5124] #
[03/21 06:28:51   5124] #Total number of nets with non-default rule or having extra spacing = 414
[03/21 06:28:51   5124] #Total wire length = 674545 um.
[03/21 06:28:51   5124] #Total half perimeter of net bounding box = 651279 um.
[03/21 06:28:51   5124] #Total wire length on LAYER M1 = 14112 um.
[03/21 06:28:51   5124] #Total wire length on LAYER M2 = 155543 um.
[03/21 06:28:51   5124] #Total wire length on LAYER M3 = 227067 um.
[03/21 06:28:51   5124] #Total wire length on LAYER M4 = 95877 um.
[03/21 06:28:51   5124] #Total wire length on LAYER M5 = 76878 um.
[03/21 06:28:51   5124] #Total wire length on LAYER M6 = 47468 um.
[03/21 06:28:51   5124] #Total wire length on LAYER M7 = 34544 um.
[03/21 06:28:51   5124] #Total wire length on LAYER M8 = 23054 um.
[03/21 06:28:51   5124] #Total number of vias = 166051
[03/21 06:28:51   5124] #Total number of multi-cut vias = 115496 ( 69.6%)
[03/21 06:28:51   5124] #Total number of single cut vias = 50555 ( 30.4%)
[03/21 06:28:51   5124] #Up-Via Summary (total 166051):
[03/21 06:28:51   5124] #                   single-cut          multi-cut      Total
[03/21 06:28:51   5124] #-----------------------------------------------------------
[03/21 06:28:51   5124] #  Metal 1       48018 ( 57.8%)     35026 ( 42.2%)      83044
[03/21 06:28:51   5124] #  Metal 2        1996 (  3.2%)     60201 ( 96.8%)      62197
[03/21 06:28:51   5124] #  Metal 3         385 (  2.8%)     13528 ( 97.2%)      13913
[03/21 06:28:51   5124] #  Metal 4          34 (  1.3%)      2625 ( 98.7%)       2659
[03/21 06:28:51   5124] #  Metal 5           1 (  0.1%)      1841 ( 99.9%)       1842
[03/21 06:28:51   5124] #  Metal 6          47 (  3.5%)      1280 ( 96.5%)       1327
[03/21 06:28:51   5124] #  Metal 7          74 (  6.9%)       995 ( 93.1%)       1069
[03/21 06:28:51   5124] #-----------------------------------------------------------
[03/21 06:28:51   5124] #                50555 ( 30.4%)    115496 ( 69.6%)     166051 
[03/21 06:28:51   5124] #
[03/21 06:28:51   5124] #Total number of DRC violations = 0
[03/21 06:28:51   5124] #Total number of net violated process antenna rule = 3
[03/21 06:28:51   5124] #
[03/21 06:28:52   5126] #
[03/21 06:28:52   5126] #Start Post Route via swapping..
[03/21 06:28:52   5126] #2.11% of area are rerouted by ECO routing.
[03/21 06:28:58   5132] #    number of violations = 0
[03/21 06:28:58   5132] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1363.59 (MB), peak = 1544.00 (MB)
[03/21 06:28:59   5133] #    number of violations = 0
[03/21 06:28:59   5133] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1363.71 (MB), peak = 1544.00 (MB)
[03/21 06:28:59   5133] #CELL_VIEW core,init has 0 DRC violations
[03/21 06:28:59   5133] #Total number of DRC violations = 0
[03/21 06:28:59   5133] #Total number of process antenna violations = 4
[03/21 06:28:59   5133] #Post Route via swapping is done.
[03/21 06:28:59   5133] #Total number of nets with non-default rule or having extra spacing = 414
[03/21 06:28:59   5133] #Total wire length = 674545 um.
[03/21 06:28:59   5133] #Total half perimeter of net bounding box = 651279 um.
[03/21 06:28:59   5133] #Total wire length on LAYER M1 = 14112 um.
[03/21 06:28:59   5133] #Total wire length on LAYER M2 = 155543 um.
[03/21 06:28:59   5133] #Total wire length on LAYER M3 = 227067 um.
[03/21 06:28:59   5133] #Total wire length on LAYER M4 = 95877 um.
[03/21 06:28:59   5133] #Total wire length on LAYER M5 = 76878 um.
[03/21 06:28:59   5133] #Total wire length on LAYER M6 = 47468 um.
[03/21 06:28:59   5133] #Total wire length on LAYER M7 = 34544 um.
[03/21 06:28:59   5133] #Total wire length on LAYER M8 = 23054 um.
[03/21 06:28:59   5133] #Total number of vias = 166051
[03/21 06:28:59   5133] #Total number of multi-cut vias = 117515 ( 70.8%)
[03/21 06:28:59   5133] #Total number of single cut vias = 48536 ( 29.2%)
[03/21 06:28:59   5133] #Up-Via Summary (total 166051):
[03/21 06:28:59   5133] #                   single-cut          multi-cut      Total
[03/21 06:28:59   5133] #-----------------------------------------------------------
[03/21 06:28:59   5133] #  Metal 1       47551 ( 57.3%)     35493 ( 42.7%)      83044
[03/21 06:28:59   5133] #  Metal 2         803 (  1.3%)     61394 ( 98.7%)      62197
[03/21 06:28:59   5133] #  Metal 3          53 (  0.4%)     13860 ( 99.6%)      13913
[03/21 06:28:59   5133] #  Metal 4          23 (  0.9%)      2636 ( 99.1%)       2659
[03/21 06:28:59   5133] #  Metal 5           1 (  0.1%)      1841 ( 99.9%)       1842
[03/21 06:28:59   5133] #  Metal 6          39 (  2.9%)      1288 ( 97.1%)       1327
[03/21 06:28:59   5133] #  Metal 7          66 (  6.2%)      1003 ( 93.8%)       1069
[03/21 06:28:59   5133] #-----------------------------------------------------------
[03/21 06:28:59   5133] #                48536 ( 29.2%)    117515 ( 70.8%)     166051 
[03/21 06:28:59   5133] #
[03/21 06:28:59   5133] #detailRoute Statistics:
[03/21 06:28:59   5133] #Cpu time = 00:00:33
[03/21 06:28:59   5133] #Elapsed time = 00:00:33
[03/21 06:28:59   5133] #Increased memory = -11.36 (MB)
[03/21 06:28:59   5133] #Total memory = 1361.98 (MB)
[03/21 06:28:59   5133] #Peak memory = 1544.00 (MB)
[03/21 06:28:59   5133] #Updating routing design signature
[03/21 06:28:59   5133] #Created 849 library cell signatures
[03/21 06:28:59   5133] #Created 26993 NETS and 0 SPECIALNETS signatures
[03/21 06:28:59   5133] #Created 24643 instance signatures
[03/21 06:28:59   5133] #Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.24 (MB), peak = 1544.00 (MB)
[03/21 06:28:59   5133] #Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1362.41 (MB), peak = 1544.00 (MB)
[03/21 06:29:00   5134] #
[03/21 06:29:00   5134] #globalDetailRoute statistics:
[03/21 06:29:00   5134] #Cpu time = 00:00:46
[03/21 06:29:00   5134] #Elapsed time = 00:00:46
[03/21 06:29:00   5134] #Increased memory = -70.17 (MB)
[03/21 06:29:00   5134] #Total memory = 1315.85 (MB)
[03/21 06:29:00   5134] #Peak memory = 1544.00 (MB)
[03/21 06:29:00   5134] #Number of warnings = 64
[03/21 06:29:00   5134] #Total number of warnings = 243
[03/21 06:29:00   5134] #Number of fails = 0
[03/21 06:29:00   5134] #Total number of fails = 0
[03/21 06:29:00   5134] #Complete globalDetailRoute on Fri Mar 21 06:29:00 2025
[03/21 06:29:00   5134] #
[03/21 06:29:00   5134] **optDesign ... cpu = 0:01:53, real = 0:01:52, mem = 1681.5M, totSessionCpu=1:25:34 **
[03/21 06:29:00   5134] -routeWithEco false                      # bool, default=false
[03/21 06:29:00   5134] -routeSelectedNetOnly false              # bool, default=false, user setting
[03/21 06:29:00   5134] -routeWithTimingDriven true              # bool, default=false, user setting
[03/21 06:29:00   5134] -routeWithSiDriven true                  # bool, default=false, user setting
[03/21 06:29:00   5134] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 06:29:00   5134] Extraction called for design 'core' of instances=24642 and nets=26993 using extraction engine 'postRoute' at effort level 'low' .
[03/21 06:29:00   5134] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 06:29:00   5134] RC Extraction called in multi-corner(2) mode.
[03/21 06:29:00   5134] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/21 06:29:00   5134] Process corner(s) are loaded.
[03/21 06:29:00   5134]  Corner: Cmax
[03/21 06:29:00   5134]  Corner: Cmin
[03/21 06:29:00   5134] extractDetailRC Option : -outfile /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d -maxResLength 200  -extended
[03/21 06:29:00   5134] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/21 06:29:00   5134]       RC Corner Indexes            0       1   
[03/21 06:29:00   5134] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/21 06:29:00   5134] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/21 06:29:00   5134] Resistance Scaling Factor    : 1.00000 1.00000 
[03/21 06:29:00   5134] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/21 06:29:00   5134] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/21 06:29:00   5134] Shrink Factor                : 1.00000
[03/21 06:29:01   5135] Initializing multi-corner capacitance tables ... 
[03/21 06:29:01   5135] Initializing multi-corner resistance tables ...
[03/21 06:29:01   5135] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1681.5M)
[03/21 06:29:02   5135] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for storing RC.
[03/21 06:29:02   5136] Extracted 10.0006% (CPU Time= 0:00:01.7  MEM= 1762.8M)
[03/21 06:29:03   5136] Extracted 20.0009% (CPU Time= 0:00:01.9  MEM= 1762.8M)
[03/21 06:29:03   5137] Extracted 30.0006% (CPU Time= 0:00:02.5  MEM= 1766.8M)
[03/21 06:29:04   5137] Extracted 40.0009% (CPU Time= 0:00:02.9  MEM= 1766.8M)
[03/21 06:29:04   5138] Extracted 50.0006% (CPU Time= 0:00:03.1  MEM= 1766.8M)
[03/21 06:29:04   5138] Extracted 60.0009% (CPU Time= 0:00:03.2  MEM= 1766.8M)
[03/21 06:29:04   5138] Extracted 70.0006% (CPU Time= 0:00:03.4  MEM= 1766.8M)
[03/21 06:29:05   5138] Extracted 80.0009% (CPU Time= 0:00:03.8  MEM= 1766.8M)
[03/21 06:29:05   5139] Extracted 90.0006% (CPU Time= 0:00:04.2  MEM= 1766.8M)
[03/21 06:29:06   5140] Extracted 100% (CPU Time= 0:00:05.4  MEM= 1766.8M)
[03/21 06:29:07   5141] Number of Extracted Resistors     : 429624
[03/21 06:29:07   5141] Number of Extracted Ground Cap.   : 427002
[03/21 06:29:07   5141] Number of Extracted Coupling Cap. : 668116
[03/21 06:29:07   5141] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:29:07   5141] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/21 06:29:07   5141]  Corner: Cmax
[03/21 06:29:07   5141]  Corner: Cmin
[03/21 06:29:07   5141] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1754.8M)
[03/21 06:29:07   5141] Creating parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb_Filter.rcdb.d' for storing RC.
[03/21 06:29:07   5141] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26835 times net's RC data read were performed.
[03/21 06:29:07   5141] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1754.785M)
[03/21 06:29:07   5141] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:29:07   5141] Lumped Parasitic Loading Completed (total cpu=0:00:00.0, real=0:00:00.0, current mem=1754.785M)
[03/21 06:29:07   5141] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.2  Real Time: 0:00:07.0  MEM: 1754.785M)
[03/21 06:29:07   5141] **optDesign ... cpu = 0:02:01, real = 0:01:59, mem = 1681.5M, totSessionCpu=1:25:42 **
[03/21 06:29:08   5141] Starting SI iteration 1 using Infinite Timing Windows
[03/21 06:29:08   5141] Begin IPO call back ...
[03/21 06:29:08   5141] End IPO call back ...
[03/21 06:29:08   5141] #################################################################################
[03/21 06:29:08   5141] # Design Stage: PostRoute
[03/21 06:29:08   5141] # Design Name: core
[03/21 06:29:08   5141] # Design Mode: 65nm
[03/21 06:29:08   5141] # Analysis Mode: MMMC OCV 
[03/21 06:29:08   5141] # Parasitics Mode: SPEF/RCDB
[03/21 06:29:08   5141] # Signoff Settings: SI On 
[03/21 06:29:08   5141] #################################################################################
[03/21 06:29:09   5142] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:29:09   5142] Setting infinite Tws ...
[03/21 06:29:09   5142] First Iteration Infinite Tw... 
[03/21 06:29:09   5142] Calculate early delays in OCV mode...
[03/21 06:29:09   5142] Calculate late delays in OCV mode...
[03/21 06:29:09   5142] Topological Sorting (CPU = 0:00:00.1, MEM = 1692.8M, InitMEM = 1689.0M)
[03/21 06:29:09   5143] Initializing multi-corner capacitance tables ... 
[03/21 06:29:09   5143] Initializing multi-corner resistance tables ...
[03/21 06:29:09   5143] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 06:29:09   5143] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1709.4M)
[03/21 06:29:09   5143] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:29:16   5149] AAE_INFO-618: Total number of nets in the design is 26993,  100.0 percent of the nets selected for SI analysis
[03/21 06:29:16   5149] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/21 06:29:16   5149] End delay calculation. (MEM=1776.13 CPU=0:00:06.1 REAL=0:00:06.0)
[03/21 06:29:16   5149] Save waveform /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/.AAE_L81BEr/.AAE_8748/waveform.data...
[03/21 06:29:16   5150] *** CDM Built up (cpu=0:00:08.1  real=0:00:08.0  mem= 1776.1M) ***
[03/21 06:29:16   5150] Loading CTE timing window...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1776.1M)
[03/21 06:29:16   5150] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/21 06:29:17   5150] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1776.1M)
[03/21 06:29:17   5150] Starting SI iteration 2
[03/21 06:29:17   5151] AAE_INFO: 1 threads acquired from CTE.
[03/21 06:29:17   5151] Calculate early delays in OCV mode...
[03/21 06:29:17   5151] Calculate late delays in OCV mode...
[03/21 06:29:19   5153] AAE_INFO-618: Total number of nets in the design is 26993,  6.7 percent of the nets selected for SI analysis
[03/21 06:29:19   5153] End delay calculation. (MEM=1752.18 CPU=0:00:02.0 REAL=0:00:02.0)
[03/21 06:29:19   5153] *** CDM Built up (cpu=0:00:02.1  real=0:00:02.0  mem= 1752.2M) ***
[03/21 06:29:20   5154] *** Done Building Timing Graph (cpu=0:00:12.9 real=0:00:13.0 totSessionCpu=1:25:55 mem=1752.2M)
[03/21 06:29:20   5154] **optDesign ... cpu = 0:02:14, real = 0:02:12, mem = 1685.4M, totSessionCpu=1:25:55 **
[03/21 06:29:20   5154] *** Timing NOT met, worst failing slack is -0.783
[03/21 06:29:20   5154] *** Check timing (0:00:00.0)
[03/21 06:29:20   5154] Begin: GigaOpt Optimization in post-eco TNS mode
[03/21 06:29:20   5154] Info: 235 clock nets excluded from IPO operation.
[03/21 06:29:20   5154] PhyDesignGrid: maxLocalDensity 1.00
[03/21 06:29:20   5154] #spOpts: N=65 mergeVia=F 
[03/21 06:29:23   5157] *info: 235 clock nets excluded
[03/21 06:29:23   5157] *info: 2 special nets excluded.
[03/21 06:29:23   5157] *info: 156 no-driver nets excluded.
[03/21 06:29:24   5158] ** GigaOpt Optimizer WNS Slack -0.783 TNS Slack -148.500 Density 7.57
[03/21 06:29:24   5158] Optimizer TNS Opt
[03/21 06:29:25   5158] Active Path Group: reg2reg  
[03/21 06:29:25   5158] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:29:25   5158] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/21 06:29:25   5158] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:29:25   5158] |  -0.124|   -0.783| -29.708| -148.500|     7.57%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:29:25   5159] |  -0.124|   -0.783| -29.708| -148.500|     7.57%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_12_/D   |
[03/21 06:29:25   5159] |  -0.124|   -0.783| -29.708| -148.500|     7.57%|   0:00:00.0| 1922.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_16_/D   |
[03/21 06:29:25   5159] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/21 06:29:25   5159] 
[03/21 06:29:25   5159] *** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=1922.6M) ***
[03/21 06:29:25   5159] Checking setup slack degradation ...
[03/21 06:29:25   5159] 
[03/21 06:29:25   5159] Recovery Manager:
[03/21 06:29:25   5159]   Low  Effort WNS Jump: 0.004 (REF: -0.779, TGT: -0.783, Threshold: 0.150) - Skip
[03/21 06:29:25   5159]   High Effort WNS Jump: 0.002 (REF: -0.122, TGT: -0.124, Threshold: 0.075) - Skip
[03/21 06:29:25   5159]   Low  Effort TNS Jump: 0.713 (REF: -147.787, TGT: -148.500, Threshold: 25.000) - Skip
[03/21 06:29:25   5159]   High Effort TNS Jump: 0.499 (REF: -29.209, TGT: -29.708, Threshold: 25.000) - Skip
[03/21 06:29:25   5159] 
[03/21 06:29:25   5159] 
[03/21 06:29:25   5159] *** Finished Optimize Step Cumulative (cpu=0:00:00.8 real=0:00:00.0 mem=1922.6M) ***
[03/21 06:29:25   5159] **** Begin NDR-Layer Usage Statistics ****
[03/21 06:29:25   5159] Layer 3 has 235 constrained nets 
[03/21 06:29:25   5159] Layer 7 has 372 constrained nets 
[03/21 06:29:25   5159] **** End NDR-Layer Usage Statistics ****
[03/21 06:29:25   5159] 
[03/21 06:29:25   5159] *** Finish Post Route Setup Fixing (cpu=0:00:01.2 real=0:00:01.0 mem=1922.6M) ***
[03/21 06:29:25   5159] End: GigaOpt Optimization in post-eco TNS mode
[03/21 06:29:26   5160] Running setup recovery post routing.
[03/21 06:29:26   5160] **optDesign ... cpu = 0:02:19, real = 0:02:18, mem = 1773.7M, totSessionCpu=1:26:00 **
[03/21 06:29:26   5160]   Timing Snapshot: (TGT)
[03/21 06:29:26   5160]      Weighted WNS: -0.190
[03/21 06:29:26   5160]       All  PG WNS: -0.783
[03/21 06:29:26   5160]       High PG WNS: -0.124
[03/21 06:29:26   5160]       All  PG TNS: -148.500
[03/21 06:29:26   5160]       High PG TNS: -29.708
[03/21 06:29:26   5160]          Tran DRV: 0
[03/21 06:29:26   5160]           Cap DRV: 0
[03/21 06:29:26   5160]        Fanout DRV: 0
[03/21 06:29:26   5160]            Glitch: 0
[03/21 06:29:26   5160]    Category Slack: { [L, -0.783] [H, -0.124] }
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Checking setup slack degradation ...
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Recovery Manager:
[03/21 06:29:26   5160]   Low  Effort WNS Jump: 0.004 (REF: -0.779, TGT: -0.783, Threshold: 0.150) - Skip
[03/21 06:29:26   5160]   High Effort WNS Jump: 0.002 (REF: -0.122, TGT: -0.124, Threshold: 0.075) - Skip
[03/21 06:29:26   5160]   Low  Effort TNS Jump: 0.713 (REF: -147.787, TGT: -148.500, Threshold: 25.000) - Skip
[03/21 06:29:26   5160]   High Effort TNS Jump: 0.499 (REF: -29.209, TGT: -29.708, Threshold: 25.000) - Skip
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Checking DRV degradation...
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Recovery Manager:
[03/21 06:29:26   5160]     Tran DRV degradation : 0 (0 -> 0)
[03/21 06:29:26   5160]      Cap DRV degradation : 0 (0 -> 0)
[03/21 06:29:26   5160]   Fanout DRV degradation : 0 (0 -> 0)
[03/21 06:29:26   5160]       Glitch degradation : 0 (0 -> 0)
[03/21 06:29:26   5160]   DRV Recovery (Margin: 100) - Skip
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] **INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
[03/21 06:29:26   5160] *** Finish setup-recovery (cpu=0:00:01, real=0:00:00, mem=1773.67M, totSessionCpu=1:26:01 .
[03/21 06:29:26   5160] **optDesign ... cpu = 0:02:20, real = 0:02:18, mem = 1773.7M, totSessionCpu=1:26:01 **
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] **INFO: Starting Blocking QThread with 1 CPU
[03/21 06:29:26   5160]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Begin Power Analysis
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160]     0.00V	    VSS
[03/21 06:29:26   5160]     0.90V	    VDD
[03/21 06:29:26   5160] Begin Processing Timing Library for Power Calculation
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Begin Processing Timing Library for Power Calculation
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Begin Processing Power Net/Grid for Power Calculation
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1254.97MB/1254.97MB)
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Begin Processing Timing Window Data for Power Calculation
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1255.31MB/1255.31MB)
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Begin Processing User Attributes
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1255.36MB/1255.36MB)
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Begin Processing Signal Activity
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1256.57MB/1256.57MB)
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Begin Power Computation
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160]       ----------------------------------------------------------
[03/21 06:29:26   5160]       # of cell(s) missing both power/leakage table: 0
[03/21 06:29:26   5160]       # of cell(s) missing power table: 2
[03/21 06:29:26   5160]       # of cell(s) missing leakage table: 2
[03/21 06:29:26   5160]       # of MSMV cell(s) missing power_level: 0
[03/21 06:29:26   5160]       ----------------------------------------------------------
[03/21 06:29:26   5160] CellName                                  Missing Table(s)
[03/21 06:29:26   5160] sram_w16                                  internal power, leakge power, 
[03/21 06:29:26   5160] sram_w16_2                                internal power, leakge power, 
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Ended Power Computation: (cpu=0:00:01, real=0:00:02, mem(process/total)=1257.71MB/1257.71MB)
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Begin Processing User Attributes
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1257.71MB/1257.71MB)
[03/21 06:29:26   5160] 
[03/21 06:29:26   5160] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1257.74MB/1257.74MB)
[03/21 06:29:26   5160] 
[03/21 06:29:31   5164]  
_______________________________________________________________________
[03/21 06:29:31   5164] **optDesign ... cpu = 0:02:24, real = 0:02:23, mem = 1773.7M, totSessionCpu=1:26:05 **
[03/21 06:29:31   5164] Latch borrow mode reset to max_borrow
[03/21 06:29:32   5165] <optDesign CMD> Restore Using all VT Cells
[03/21 06:29:32   5165] Reported timing to dir ./timingReports
[03/21 06:29:32   5165] **optDesign ... cpu = 0:02:25, real = 0:02:24, mem = 1773.7M, totSessionCpu=1:26:06 **
[03/21 06:29:32   5165] Begin: glitch net info
[03/21 06:29:32   5165] glitch slack range: number of glitch nets
[03/21 06:29:32   5165] glitch slack < -0.32 : 0
[03/21 06:29:32   5165] -0.32 < glitch slack < -0.28 : 0
[03/21 06:29:32   5165] -0.28 < glitch slack < -0.24 : 0
[03/21 06:29:32   5165] -0.24 < glitch slack < -0.2 : 0
[03/21 06:29:32   5165] -0.2 < glitch slack < -0.16 : 0
[03/21 06:29:32   5165] -0.16 < glitch slack < -0.12 : 0
[03/21 06:29:32   5165] -0.12 < glitch slack < -0.08 : 0
[03/21 06:29:32   5165] -0.08 < glitch slack < -0.04 : 0
[03/21 06:29:32   5165] -0.04 < glitch slack : 0
[03/21 06:29:32   5165] End: glitch net info
[03/21 06:29:32   5165] ** Profile ** Start :  cpu=0:00:00.0, mem=1830.9M
[03/21 06:29:32   5165] ** Profile ** Other data :  cpu=0:00:00.2, mem=1830.9M
[03/21 06:29:33   5166] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1830.9M
[03/21 06:29:34   5167] ** Profile ** Total reports :  cpu=0:00:01.1, mem=1775.7M
[03/21 06:29:35   5168] ** Profile ** DRVs :  cpu=0:00:00.8, mem=1775.7M
[03/21 06:29:35   5168] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.783  | -0.124  | -0.783  |
|           TNS (ns):|-148.500 | -29.708 |-118.791 |
|    Violating Paths:|   666   |   506   |   160   |
|          All Paths:|  5735   |  4278   |  2897   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |     61 (61)      |    -417    |     61 (61)      |
+----------------+------------------+------------+------------------+

Density: 7.571%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1775.7M
[03/21 06:29:35   5168] **optDesign ... cpu = 0:02:27, real = 0:02:27, mem = 1773.7M, totSessionCpu=1:26:08 **
[03/21 06:29:35   5168]  ReSet Options after AAE Based Opt flow 
[03/21 06:29:35   5168] *** Finished optDesign ***
[03/21 06:29:35   5168] 
[03/21 06:29:35   5168] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:02:32 real=  0:02:32)
[03/21 06:29:35   5168] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[03/21 06:29:35   5168] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:15.0 real=0:00:14.8)
[03/21 06:29:35   5168] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:21.4 real=0:00:21.4)
[03/21 06:29:35   5168] 	OPT_RUNTIME:             wnsOpt (count =  1): (cpu=0:00:09.6 real=0:00:09.6)
[03/21 06:29:35   5168] 	OPT_RUNTIME:             tnsOpt (count =  2): (cpu=0:00:16.9 real=0:00:16.9)
[03/21 06:29:35   5168] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:02.8 real=0:00:02.8)
[03/21 06:29:35   5168] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:45.8 real=0:00:45.5)
[03/21 06:29:35   5168] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.9 real=0:00:12.8)
[03/21 06:29:35   5168] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:04.2 real=0:00:04.2)
[03/21 06:29:35   5168] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:05.8 real=0:00:06.7)
[03/21 06:29:35   5168] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/21 06:29:35   5168] Info: pop threads available for lower-level modules during optimization.
[03/21 06:29:35   5168] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/21 06:29:35   5168] <CMD> saveDesign route.enc
[03/21 06:29:35   5168] The in-memory database contained RC information but was not saved. To save 
[03/21 06:29:35   5168] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/21 06:29:35   5168] so it should only be saved when it is really desired.
[03/21 06:29:35   5168] Writing Netlist "route.enc.dat/core.v.gz" ...
[03/21 06:29:35   5168] Saving AAE Data ...
[03/21 06:29:36   5168] Saving scheduling_file.cts.8748 in route.enc.dat/scheduling_file.cts
[03/21 06:29:36   5168] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/21 06:29:36   5168] Saving mode setting ...
[03/21 06:29:36   5168] Saving global file ...
[03/21 06:29:36   5168] Saving floorplan file ...
[03/21 06:29:36   5169] Saving Drc markers ...
[03/21 06:29:36   5169] ... 4 markers are saved ...
[03/21 06:29:36   5169] ... 0 geometry drc markers are saved ...
[03/21 06:29:36   5169] ... 4 antenna drc markers are saved ...
[03/21 06:29:36   5169] Saving placement file ...
[03/21 06:29:36   5169] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1773.7M) ***
[03/21 06:29:36   5169] Saving route file ...
[03/21 06:29:37   5169] *** Completed saveRoute (cpu=0:00:00.7 real=0:00:01.0 mem=1773.7M) ***
[03/21 06:29:37   5169] Saving DEF file ...
[03/21 06:29:37   5169] **ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE
[03/21 06:29:37   5169] 
[03/21 06:29:37   5169] **ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)
[03/21 06:29:37   5169] 
[03/21 06:29:37   5169] **ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
[03/21 06:29:39   5171] Generated self-contained design route.enc.dat
[03/21 06:29:39   5171] 
[03/21 06:29:39   5171] *** Summary of all messages that are not suppressed in this session:
[03/21 06:29:39   5171] Severity  ID               Count  Summary                                  
[03/21 06:29:39   5171] ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
[03/21 06:29:39   5171] ERROR     IMPOAX-142           2  %s                                       
[03/21 06:29:39   5171] *** Message Summary: 0 warning(s), 3 error(s)
[03/21 06:29:39   5171] 
[03/21 07:03:02   5508] <CMD> fit
[03/21 07:03:50   5517] <CMD> verifyGeometry
[03/21 07:03:50   5517]  *** Starting Verify Geometry (MEM: 1807.1) ***
[03/21 07:03:50   5517] 
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... Starting Verification
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... Initializing
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/21 07:03:50   5517]                   ...... bin size: 2880
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... SubArea : 1 of 60
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/21 07:03:50   5517]   VERIFY GEOMETRY ...... SubArea : 2 of 60
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... SubArea : 3 of 60
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... SubArea : 4 of 60
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... SubArea : 5 of 60
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... SubArea : 6 of 60
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/21 07:03:51   5517]   VERIFY GEOMETRY ...... SubArea : 7 of 60
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SubArea : 8 of 60
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SubArea : 9 of 60
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SubArea : 10 of 60
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SubArea : 11 of 60
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SubArea : 12 of 60
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:51   5518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... SubArea : 13 of 60
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... SubArea : 14 of 60
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... SubArea : 15 of 60
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... SubArea : 16 of 60
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:52   5518]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... SubArea : 17 of 60
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... SubArea : 18 of 60
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... SubArea : 19 of 60
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... SubArea : 20 of 60
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... SubArea : 21 of 60
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:52   5519]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... SubArea : 22 of 60
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... SubArea : 23 of 60
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
[03/21 07:03:53   5519]   VERIFY GEOMETRY ...... SubArea : 24 of 60
[03/21 07:03:55   5522]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:55   5522]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:55   5522]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/21 07:03:55   5522]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:55   5522]   VERIFY GEOMETRY ...... Sub-Area : 24 complete 7 Viols. 0 Wrngs.
[03/21 07:03:55   5522]   VERIFY GEOMETRY ...... SubArea : 25 of 60
[03/21 07:03:58   5525]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:03:58   5525]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:03:58   5525]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[03/21 07:03:58   5525]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:03:58   5525]   VERIFY GEOMETRY ...... Sub-Area : 25 complete 8 Viols. 0 Wrngs.
[03/21 07:03:58   5525]   VERIFY GEOMETRY ...... SubArea : 26 of 60
[03/21 07:04:01   5527]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:01   5527]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:01   5527]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 07:04:01   5527]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:01   5527]   VERIFY GEOMETRY ...... Sub-Area : 26 complete 3 Viols. 0 Wrngs.
[03/21 07:04:01   5527]   VERIFY GEOMETRY ...... SubArea : 27 of 60
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Sub-Area : 27 complete 0 Viols. 0 Wrngs.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... SubArea : 28 of 60
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... SubArea : 29 of 60
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
[03/21 07:04:02   5529]   VERIFY GEOMETRY ...... SubArea : 30 of 60
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... SubArea : 31 of 60
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Sub-Area : 31 complete 0 Viols. 0 Wrngs.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... SubArea : 32 of 60
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Sub-Area : 32 complete 0 Viols. 0 Wrngs.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... SubArea : 33 of 60
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:03   5529]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:03   5530]   VERIFY GEOMETRY ...... Sub-Area : 33 complete 0 Viols. 0 Wrngs.
[03/21 07:04:03   5530]   VERIFY GEOMETRY ...... SubArea : 34 of 60
[03/21 07:04:03   5530]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:03   5530]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:03   5530]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:03   5530]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:03   5530]   VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
[03/21 07:04:03   5530]   VERIFY GEOMETRY ...... SubArea : 35 of 60
[03/21 07:04:04   5531]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:04   5531]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:04   5531]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 07:04:04   5531]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:04   5531]   VERIFY GEOMETRY ...... Sub-Area : 35 complete 1 Viols. 0 Wrngs.
[03/21 07:04:04   5531]   VERIFY GEOMETRY ...... SubArea : 36 of 60
[03/21 07:04:05   5532]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:05   5532]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:05   5532]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/21 07:04:05   5532]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:05   5532]   VERIFY GEOMETRY ...... Sub-Area : 36 complete 2 Viols. 0 Wrngs.
[03/21 07:04:05   5532]   VERIFY GEOMETRY ...... SubArea : 37 of 60
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Sub-Area : 37 complete 1 Viols. 0 Wrngs.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... SubArea : 38 of 60
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Sub-Area : 38 complete 0 Viols. 0 Wrngs.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... SubArea : 39 of 60
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Sub-Area : 39 complete 0 Viols. 0 Wrngs.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... SubArea : 40 of 60
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... Sub-Area : 40 complete 0 Viols. 0 Wrngs.
[03/21 07:04:06   5533]   VERIFY GEOMETRY ...... SubArea : 41 of 60
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Sub-Area : 41 complete 0 Viols. 0 Wrngs.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... SubArea : 42 of 60
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Sub-Area : 42 complete 0 Viols. 0 Wrngs.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... SubArea : 43 of 60
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... SubArea : 44 of 60
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Sub-Area : 44 complete 0 Viols. 0 Wrngs.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... SubArea : 45 of 60
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:07   5533]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Sub-Area : 45 complete 0 Viols. 0 Wrngs.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SubArea : 46 of 60
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Sub-Area : 46 complete 0 Viols. 0 Wrngs.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SubArea : 47 of 60
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Sub-Area : 47 complete 0 Viols. 0 Wrngs.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SubArea : 48 of 60
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Sub-Area : 48 complete 0 Viols. 0 Wrngs.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SubArea : 49 of 60
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SubArea : 50 of 60
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
[03/21 07:04:07   5534]   VERIFY GEOMETRY ...... SubArea : 51 of 60
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Sub-Area : 51 complete 0 Viols. 0 Wrngs.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... SubArea : 52 of 60
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Sub-Area : 52 complete 0 Viols. 0 Wrngs.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... SubArea : 53 of 60
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Sub-Area : 53 complete 0 Viols. 0 Wrngs.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... SubArea : 54 of 60
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Sub-Area : 54 complete 0 Viols. 0 Wrngs.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... SubArea : 55 of 60
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
[03/21 07:04:08   5534]   VERIFY GEOMETRY ...... SubArea : 56 of 60
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... SubArea : 57 of 60
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... SubArea : 58 of 60
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... SubArea : 59 of 60
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Sub-Area : 59 complete 0 Viols. 0 Wrngs.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... SubArea : 60 of 60
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:04:08   5535]   VERIFY GEOMETRY ...... Sub-Area : 60 complete 0 Viols. 0 Wrngs.
[03/21 07:04:08   5535] VG: elapsed time: 18.00
[03/21 07:04:08   5535] Begin Summary ...
[03/21 07:04:08   5535]   Cells       : 0
[03/21 07:04:08   5535]   SameNet     : 0
[03/21 07:04:08   5535]   Wiring      : 0
[03/21 07:04:08   5535]   Antenna     : 0
[03/21 07:04:08   5535]   Short       : 22
[03/21 07:04:08   5535]   Overlap     : 0
[03/21 07:04:08   5535] End Summary
[03/21 07:04:08   5535] 
[03/21 07:04:08   5535]   Verification Complete : 22 Viols.  0 Wrngs.
[03/21 07:04:08   5535] 
[03/21 07:04:08   5535] **********End: VERIFY GEOMETRY**********
[03/21 07:04:08   5535]  *** verify geometry (CPU: 0:00:18.1  MEM: 142.4M)
[03/21 07:04:08   5535] 
[03/21 07:06:42   5562] <CMD> verifyGeometry
[03/21 07:06:42   5562]  *** Starting Verify Geometry (MEM: 1949.4) ***
[03/21 07:06:42   5562] 
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Starting Verification
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Initializing
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Deleting Existing Violations
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Creating Sub-Areas
[03/21 07:06:42   5562]                   ...... bin size: 2880
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SubArea : 1 of 60
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SubArea : 2 of 60
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Sub-Area : 2 complete 0 Viols. 0 Wrngs.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SubArea : 3 of 60
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Sub-Area : 3 complete 0 Viols. 0 Wrngs.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SubArea : 4 of 60
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SubArea : 5 of 60
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SubArea : 6 of 60
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:42   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... SubArea : 7 of 60
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Sub-Area : 7 complete 0 Viols. 0 Wrngs.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... SubArea : 8 of 60
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Sub-Area : 8 complete 0 Viols. 0 Wrngs.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... SubArea : 9 of 60
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Sub-Area : 9 complete 0 Viols. 0 Wrngs.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... SubArea : 10 of 60
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:43   5562]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Sub-Area : 10 complete 0 Viols. 0 Wrngs.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SubArea : 11 of 60
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Sub-Area : 11 complete 0 Viols. 0 Wrngs.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SubArea : 12 of 60
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Sub-Area : 12 complete 0 Viols. 0 Wrngs.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SubArea : 13 of 60
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Sub-Area : 13 complete 0 Viols. 0 Wrngs.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SubArea : 14 of 60
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Sub-Area : 14 complete 0 Viols. 0 Wrngs.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SubArea : 15 of 60
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... Sub-Area : 15 complete 0 Viols. 0 Wrngs.
[03/21 07:06:43   5563]   VERIFY GEOMETRY ...... SubArea : 16 of 60
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Sub-Area : 16 complete 0 Viols. 0 Wrngs.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... SubArea : 17 of 60
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Sub-Area : 17 complete 0 Viols. 0 Wrngs.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... SubArea : 18 of 60
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Sub-Area : 18 complete 0 Viols. 0 Wrngs.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... SubArea : 19 of 60
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... Sub-Area : 19 complete 0 Viols. 0 Wrngs.
[03/21 07:06:44   5563]   VERIFY GEOMETRY ...... SubArea : 20 of 60
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Sub-Area : 20 complete 0 Viols. 0 Wrngs.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... SubArea : 21 of 60
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Sub-Area : 21 complete 0 Viols. 0 Wrngs.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... SubArea : 22 of 60
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Sub-Area : 22 complete 0 Viols. 0 Wrngs.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... SubArea : 23 of 60
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... Sub-Area : 23 complete 0 Viols. 0 Wrngs.
[03/21 07:06:44   5564]   VERIFY GEOMETRY ...... SubArea : 24 of 60
[03/21 07:06:47   5566]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:47   5566]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:47   5566]   VERIFY GEOMETRY ...... Wiring         :  7 Viols.
[03/21 07:06:47   5566]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:47   5566]   VERIFY GEOMETRY ...... Sub-Area : 24 complete 7 Viols. 0 Wrngs.
[03/21 07:06:47   5566]   VERIFY GEOMETRY ...... SubArea : 25 of 60
[03/21 07:06:50   5569]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:50   5569]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:50   5569]   VERIFY GEOMETRY ...... Wiring         :  8 Viols.
[03/21 07:06:50   5569]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:50   5569]   VERIFY GEOMETRY ...... Sub-Area : 25 complete 8 Viols. 0 Wrngs.
[03/21 07:06:50   5569]   VERIFY GEOMETRY ...... SubArea : 26 of 60
[03/21 07:06:52   5572]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:52   5572]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:52   5572]   VERIFY GEOMETRY ...... Wiring         :  3 Viols.
[03/21 07:06:52   5572]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:52   5572]   VERIFY GEOMETRY ...... Sub-Area : 26 complete 3 Viols. 0 Wrngs.
[03/21 07:06:52   5572]   VERIFY GEOMETRY ...... SubArea : 27 of 60
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Sub-Area : 27 complete 0 Viols. 0 Wrngs.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... SubArea : 28 of 60
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Sub-Area : 28 complete 0 Viols. 0 Wrngs.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... SubArea : 29 of 60
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Sub-Area : 29 complete 0 Viols. 0 Wrngs.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... SubArea : 30 of 60
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Sub-Area : 30 complete 0 Viols. 0 Wrngs.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... SubArea : 31 of 60
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... Sub-Area : 31 complete 0 Viols. 0 Wrngs.
[03/21 07:06:54   5574]   VERIFY GEOMETRY ...... SubArea : 32 of 60
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... Sub-Area : 32 complete 0 Viols. 0 Wrngs.
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... SubArea : 33 of 60
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... Sub-Area : 33 complete 0 Viols. 0 Wrngs.
[03/21 07:06:55   5574]   VERIFY GEOMETRY ...... SubArea : 34 of 60
[03/21 07:06:55   5575]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:55   5575]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:55   5575]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:55   5575]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:55   5575]   VERIFY GEOMETRY ...... Sub-Area : 34 complete 0 Viols. 0 Wrngs.
[03/21 07:06:55   5575]   VERIFY GEOMETRY ...... SubArea : 35 of 60
[03/21 07:06:56   5575]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:56   5575]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:56   5575]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 07:06:56   5575]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:56   5575]   VERIFY GEOMETRY ...... Sub-Area : 35 complete 1 Viols. 0 Wrngs.
[03/21 07:06:56   5575]   VERIFY GEOMETRY ...... SubArea : 36 of 60
[03/21 07:06:57   5577]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:57   5577]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:57   5577]   VERIFY GEOMETRY ...... Wiring         :  2 Viols.
[03/21 07:06:57   5577]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:57   5577]   VERIFY GEOMETRY ...... Sub-Area : 36 complete 2 Viols. 0 Wrngs.
[03/21 07:06:57   5577]   VERIFY GEOMETRY ...... SubArea : 37 of 60
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Wiring         :  1 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Sub-Area : 37 complete 1 Viols. 0 Wrngs.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SubArea : 38 of 60
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Sub-Area : 38 complete 0 Viols. 0 Wrngs.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SubArea : 39 of 60
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Sub-Area : 39 complete 0 Viols. 0 Wrngs.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SubArea : 40 of 60
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Sub-Area : 40 complete 0 Viols. 0 Wrngs.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SubArea : 41 of 60
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Sub-Area : 41 complete 0 Viols. 0 Wrngs.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SubArea : 42 of 60
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:58   5578]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Sub-Area : 42 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... SubArea : 43 of 60
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Sub-Area : 43 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... SubArea : 44 of 60
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Sub-Area : 44 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... SubArea : 45 of 60
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... Sub-Area : 45 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5578]   VERIFY GEOMETRY ...... SubArea : 46 of 60
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Sub-Area : 46 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SubArea : 47 of 60
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Sub-Area : 47 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SubArea : 48 of 60
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Sub-Area : 48 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SubArea : 49 of 60
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Sub-Area : 49 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SubArea : 50 of 60
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Sub-Area : 50 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SubArea : 51 of 60
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Sub-Area : 51 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SubArea : 52 of 60
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... Sub-Area : 52 complete 0 Viols. 0 Wrngs.
[03/21 07:06:59   5579]   VERIFY GEOMETRY ...... SubArea : 53 of 60
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Sub-Area : 53 complete 0 Viols. 0 Wrngs.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... SubArea : 54 of 60
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Sub-Area : 54 complete 0 Viols. 0 Wrngs.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... SubArea : 55 of 60
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Sub-Area : 55 complete 0 Viols. 0 Wrngs.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... SubArea : 56 of 60
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:07:00   5579]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Sub-Area : 56 complete 0 Viols. 0 Wrngs.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... SubArea : 57 of 60
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Sub-Area : 57 complete 0 Viols. 0 Wrngs.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... SubArea : 58 of 60
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Sub-Area : 58 complete 0 Viols. 0 Wrngs.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... SubArea : 59 of 60
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Sub-Area : 59 complete 0 Viols. 0 Wrngs.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... SubArea : 60 of 60
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[03/21 07:07:00   5580]   VERIFY GEOMETRY ...... Sub-Area : 60 complete 0 Viols. 0 Wrngs.
[03/21 07:07:00   5580] VG: elapsed time: 18.00
[03/21 07:07:00   5580] Begin Summary ...
[03/21 07:07:00   5580]   Cells       : 0
[03/21 07:07:00   5580]   SameNet     : 0
[03/21 07:07:00   5580]   Wiring      : 0
[03/21 07:07:00   5580]   Antenna     : 0
[03/21 07:07:00   5580]   Short       : 22
[03/21 07:07:00   5580]   Overlap     : 0
[03/21 07:07:00   5580] End Summary
[03/21 07:07:00   5580] 
[03/21 07:07:00   5580]   Verification Complete : 22 Viols.  0 Wrngs.
[03/21 07:07:00   5580] 
[03/21 07:07:00   5580] **********End: VERIFY GEOMETRY**********
[03/21 07:07:00   5580]  *** verify geometry (CPU: 0:00:18.4  MEM: -16.1M)
[03/21 07:07:00   5580] 
[03/21 07:07:00   5580] <CMD> verifyConnectivity
[03/21 07:07:00   5580] VERIFY_CONNECTIVITY use new engine.
[03/21 07:07:00   5580] 
[03/21 07:07:00   5580] ******** Start: VERIFY CONNECTIVITY ********
[03/21 07:07:00   5580] Start Time: Fri Mar 21 07:07:00 2025
[03/21 07:07:00   5580] 
[03/21 07:07:00   5580] Design Name: core
[03/21 07:07:00   5580] Database Units: 2000
[03/21 07:07:00   5580] Design Boundary: (0.0000, 0.0000) (1850.0000, 950.0000)
[03/21 07:07:00   5580] Error Limit = 1000; Warning Limit = 50
[03/21 07:07:00   5580] Check all nets
[03/21 07:07:00   5580] **** 07:07:00 **** Processed 5000 nets.
[03/21 07:07:01   5580] **** 07:07:01 **** Processed 10000 nets.
[03/21 07:07:01   5581] **** 07:07:01 **** Processed 15000 nets.
[03/21 07:07:01   5581] **** 07:07:01 **** Processed 20000 nets.
[03/21 07:07:01   5581] **** 07:07:01 **** Processed 25000 nets.
[03/21 07:07:02   5581] 
[03/21 07:07:02   5581] Begin Summary 
[03/21 07:07:02   5581]   Found no problems or warnings.
[03/21 07:07:02   5581] End Summary
[03/21 07:07:02   5581] 
[03/21 07:07:02   5581] End Time: Fri Mar 21 07:07:02 2025
[03/21 07:07:02   5581] Time Elapsed: 0:00:02.0
[03/21 07:07:02   5581] 
[03/21 07:07:02   5581] ******** End: VERIFY CONNECTIVITY ********
[03/21 07:07:02   5581]   Verification Complete : 0 Viols.  0 Wrngs.
[03/21 07:07:02   5581]   (CPU Time: 0:00:01.5  MEM: -0.332M)
[03/21 07:07:02   5581] 
[03/21 07:07:02   5581] <CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
[03/21 07:07:02   5582] <CMD> report_power -outfile core.post_route.power.rpt
[03/21 07:07:03   5582] 
[03/21 07:07:03   5582] Begin Power Analysis
[03/21 07:07:03   5582] 
[03/21 07:07:03   5582]     0.00V	    VSS
[03/21 07:07:03   5582]     0.90V	    VDD
[03/21 07:07:03   5582] Begin Processing Timing Library for Power Calculation
[03/21 07:07:03   5582] 
[03/21 07:07:03   5582] Begin Processing Timing Library for Power Calculation
[03/21 07:07:03   5582] 
[03/21 07:07:03   5582] 
[03/21 07:07:03   5582] 
[03/21 07:07:03   5582] Begin Processing Power Net/Grid for Power Calculation
[03/21 07:07:03   5582] 
[03/21 07:07:03   5582] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1680.20MB/1680.20MB)
[03/21 07:07:03   5582] 
[03/21 07:07:03   5582] Begin Processing Timing Window Data for Power Calculation
[03/21 07:07:03   5582] 
[03/21 07:07:03   5583] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1680.20MB/1680.20MB)
[03/21 07:07:03   5583] 
[03/21 07:07:03   5583] Begin Processing User Attributes
[03/21 07:07:03   5583] 
[03/21 07:07:03   5583] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1680.20MB/1680.20MB)
[03/21 07:07:03   5583] 
[03/21 07:07:03   5583] Begin Processing Signal Activity
[03/21 07:07:03   5583] 
[03/21 07:07:04   5584] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total)=1680.20MB/1680.20MB)
[03/21 07:07:04   5584] 
[03/21 07:07:04   5584] Begin Power Computation
[03/21 07:07:04   5584] 
[03/21 07:07:04   5584]       ----------------------------------------------------------
[03/21 07:07:04   5584]       # of cell(s) missing both power/leakage table: 0
[03/21 07:07:04   5584]       # of cell(s) missing power table: 2
[03/21 07:07:04   5584]       # of cell(s) missing leakage table: 2
[03/21 07:07:04   5584]       # of MSMV cell(s) missing power_level: 0
[03/21 07:07:04   5584]       ----------------------------------------------------------
[03/21 07:07:04   5584] CellName                                  Missing Table(s)
[03/21 07:07:04   5584] sram_w16                                  internal power, leakge power, 
[03/21 07:07:04   5584] sram_w16_2                                internal power, leakge power, 
[03/21 07:07:04   5584] 
[03/21 07:07:04   5584] 
[03/21 07:07:07   5587] Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total)=1680.41MB/1680.41MB)
[03/21 07:07:07   5587] 
[03/21 07:07:07   5587] Begin Processing User Attributes
[03/21 07:07:07   5587] 
[03/21 07:07:07   5587] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1680.41MB/1680.41MB)
[03/21 07:07:07   5587] 
[03/21 07:07:07   5587] Ended Power Analysis: (cpu=0:00:04, real=0:00:04, mem(process/total)=1680.41MB/1680.41MB)
[03/21 07:07:07   5587] 
[03/21 07:07:07   5587] <CMD> summaryReport -nohtml -outfile core.post_route.summary.rpt
[03/21 07:07:07   5587] Creating directory summaryReport.
[03/21 07:07:07   5587] Start to collect the design information.
[03/21 07:07:07   5587] Build netlist information for Cell core.
[03/21 07:07:08   5587] Finished collecting the design information.
[03/21 07:07:08   5587] Generating macro cells used in the design report.
[03/21 07:07:08   5587] Generating standard cells used in the design report.
[03/21 07:07:08   5587] Analyze library ... 
[03/21 07:07:08   5587] Analyze netlist ... 
[03/21 07:07:08   5587] Generate no-driven nets information report.
[03/21 07:07:08   5587] Analyze timing ... 
[03/21 07:07:08   5587] Analyze floorplan/placement ... 
[03/21 07:07:08   5587] Analysis Routing ...
[03/21 07:07:08   5587] Report saved in file core.post_route.summary.rpt.
[03/21 07:08:36   5603] <CMD> streamOut core.gds2 -merge {./Sub_Module/sram_w16.gds2 ./Sub_Module/sram_w16_2.gds2}
[03/21 07:08:36   5603] Finding the highest version number among the merge files
[03/21 07:08:36   5603] Merge file: ./Sub_Module/sram_w16.gds2 has version number: 3
[03/21 07:08:36   5603] Merge file: ./Sub_Module/sram_w16_2.gds2 has version number: 3
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Parse map file...
[03/21 07:08:36   5603] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): PO or remove VIA construct(s) from the map file for the following layer(s): CO M1.
[03/21 07:08:36   5603] Type 'man IMPOGDS-399' for more detail.
[03/21 07:08:36   5603] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): PO or remove VIAFILL construct(s) from the map file for the following layer(s): CO M1.
[03/21 07:08:36   5603] Type 'man IMPOGDS-399' for more detail.
[03/21 07:08:36   5603] **WARN: (IMPOGDS-399):	 Only 2 layer(s) (CO M1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (PO CO M1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): PO or remove VIAFILLOPC construct(s) from the map file for the following layer(s): CO M1.
[03/21 07:08:36   5603] Type 'man IMPOGDS-399' for more detail.
[03/21 07:08:36   5603] Writing GDSII file ...
[03/21 07:08:36   5603] 	****** db unit per micron = 2000 ******
[03/21 07:08:36   5603] 	****** output gds2 file unit per micron = 2000 ******
[03/21 07:08:36   5603] 	****** unit scaling factor = 1 ******
[03/21 07:08:36   5603] Output for instance
[03/21 07:08:36   5603] Output for bump
[03/21 07:08:36   5603] Output for physical terminals
[03/21 07:08:36   5603] Output for logical terminals
[03/21 07:08:36   5603] Output for regular nets
[03/21 07:08:36   5603] Output for special nets and metal fills
[03/21 07:08:36   5603] Output for via structure generation
[03/21 07:08:36   5603] Statistics for GDS generated (version 3)
[03/21 07:08:36   5603] ----------------------------------------
[03/21 07:08:36   5603] Stream Out Layer Mapping Information:
[03/21 07:08:36   5603] GDS Layer Number          GDS Layer Name
[03/21 07:08:36   5603] ----------------------------------------
[03/21 07:08:36   5603]     170                             COMP
[03/21 07:08:36   5603]     171                          DIEAREA
[03/21 07:08:36   5603]     1                                 CO
[03/21 07:08:36   5603]     2                                 CO
[03/21 07:08:36   5603]     5                                 CO
[03/21 07:08:36   5603]     3                                 CO
[03/21 07:08:36   5603]     4                                 CO
[03/21 07:08:36   5603]     6                                 CO
[03/21 07:08:36   5603]     7                                 CO
[03/21 07:08:36   5603]     8                                 M1
[03/21 07:08:36   5603]     9                                 M1
[03/21 07:08:36   5603]     10                                M1
[03/21 07:08:36   5603]     11                                M1
[03/21 07:08:36   5603]     14                                M1
[03/21 07:08:36   5603]     12                                M1
[03/21 07:08:36   5603]     13                                M1
[03/21 07:08:36   5603]     15                                M1
[03/21 07:08:36   5603]     16                                M1
[03/21 07:08:36   5603]     17                                M1
[03/21 07:08:36   5603]     22                              VIA1
[03/21 07:08:36   5603]     23                              VIA1
[03/21 07:08:36   5603]     26                              VIA1
[03/21 07:08:36   5603]     24                              VIA1
[03/21 07:08:36   5603]     25                              VIA1
[03/21 07:08:36   5603]     27                              VIA1
[03/21 07:08:36   5603]     28                              VIA1
[03/21 07:08:36   5603]     29                                M2
[03/21 07:08:36   5603]     30                                M2
[03/21 07:08:36   5603]     31                                M2
[03/21 07:08:36   5603]     32                                M2
[03/21 07:08:36   5603]     35                                M2
[03/21 07:08:36   5603]     33                                M2
[03/21 07:08:36   5603]     34                                M2
[03/21 07:08:36   5603]     36                                M2
[03/21 07:08:36   5603]     37                                M2
[03/21 07:08:36   5603]     38                                M2
[03/21 07:08:36   5603]     43                              VIA2
[03/21 07:08:36   5603]     44                              VIA2
[03/21 07:08:36   5603]     47                              VIA2
[03/21 07:08:36   5603]     45                              VIA2
[03/21 07:08:36   5603]     46                              VIA2
[03/21 07:08:36   5603]     48                              VIA2
[03/21 07:08:36   5603]     49                              VIA2
[03/21 07:08:36   5603]     50                                M3
[03/21 07:08:36   5603]     51                                M3
[03/21 07:08:36   5603]     52                                M3
[03/21 07:08:36   5603]     53                                M3
[03/21 07:08:36   5603]     56                                M3
[03/21 07:08:36   5603]     54                                M3
[03/21 07:08:36   5603]     55                                M3
[03/21 07:08:36   5603]     57                                M3
[03/21 07:08:36   5603]     58                                M3
[03/21 07:08:36   5603]     59                                M3
[03/21 07:08:36   5603]     64                              VIA3
[03/21 07:08:36   5603]     65                              VIA3
[03/21 07:08:36   5603]     68                              VIA3
[03/21 07:08:36   5603]     66                              VIA3
[03/21 07:08:36   5603]     67                              VIA3
[03/21 07:08:36   5603]     69                              VIA3
[03/21 07:08:36   5603]     70                              VIA3
[03/21 07:08:36   5603]     71                                M4
[03/21 07:08:36   5603]     72                                M4
[03/21 07:08:36   5603]     73                                M4
[03/21 07:08:36   5603]     74                                M4
[03/21 07:08:36   5603]     77                                M4
[03/21 07:08:36   5603]     75                                M4
[03/21 07:08:36   5603]     76                                M4
[03/21 07:08:36   5603]     78                                M4
[03/21 07:08:36   5603]     79                                M4
[03/21 07:08:36   5603]     80                                M4
[03/21 07:08:36   5603]     85                              VIA4
[03/21 07:08:36   5603]     86                              VIA4
[03/21 07:08:36   5603]     89                              VIA4
[03/21 07:08:36   5603]     87                              VIA4
[03/21 07:08:36   5603]     88                              VIA4
[03/21 07:08:36   5603]     90                              VIA4
[03/21 07:08:36   5603]     91                              VIA4
[03/21 07:08:36   5603]     92                                M5
[03/21 07:08:36   5603]     93                                M5
[03/21 07:08:36   5603]     94                                M5
[03/21 07:08:36   5603]     95                                M5
[03/21 07:08:36   5603]     98                                M5
[03/21 07:08:36   5603]     96                                M5
[03/21 07:08:36   5603]     97                                M5
[03/21 07:08:36   5603]     99                                M5
[03/21 07:08:36   5603]     100                               M5
[03/21 07:08:36   5603]     101                               M5
[03/21 07:08:36   5603]     106                             VIA5
[03/21 07:08:36   5603]     107                             VIA5
[03/21 07:08:36   5603]     110                             VIA5
[03/21 07:08:36   5603]     108                             VIA5
[03/21 07:08:36   5603]     109                             VIA5
[03/21 07:08:36   5603]     111                             VIA5
[03/21 07:08:36   5603]     112                             VIA5
[03/21 07:08:36   5603]     113                               M6
[03/21 07:08:36   5603]     114                               M6
[03/21 07:08:36   5603]     115                               M6
[03/21 07:08:36   5603]     116                               M6
[03/21 07:08:36   5603]     119                               M6
[03/21 07:08:36   5603]     117                               M6
[03/21 07:08:36   5603]     118                               M6
[03/21 07:08:36   5603]     120                               M6
[03/21 07:08:36   5603]     121                               M6
[03/21 07:08:36   5603]     122                               M6
[03/21 07:08:36   5603]     127                             VIA6
[03/21 07:08:36   5603]     128                             VIA6
[03/21 07:08:36   5603]     131                             VIA6
[03/21 07:08:36   5603]     129                             VIA6
[03/21 07:08:36   5603]     130                             VIA6
[03/21 07:08:36   5603]     132                             VIA6
[03/21 07:08:36   5603]     133                             VIA6
[03/21 07:08:36   5603]     134                               M7
[03/21 07:08:36   5603]     135                               M7
[03/21 07:08:36   5603]     136                               M7
[03/21 07:08:36   5603]     137                               M7
[03/21 07:08:36   5603]     140                               M7
[03/21 07:08:36   5603]     138                               M7
[03/21 07:08:36   5603]     139                               M7
[03/21 07:08:36   5603]     141                               M7
[03/21 07:08:36   5603]     142                               M7
[03/21 07:08:36   5603]     143                               M7
[03/21 07:08:36   5603]     148                             VIA7
[03/21 07:08:36   5603]     149                             VIA7
[03/21 07:08:36   5603]     152                             VIA7
[03/21 07:08:36   5603]     150                             VIA7
[03/21 07:08:36   5603]     151                             VIA7
[03/21 07:08:36   5603]     153                             VIA7
[03/21 07:08:36   5603]     154                             VIA7
[03/21 07:08:36   5603]     155                               M8
[03/21 07:08:36   5603]     156                               M8
[03/21 07:08:36   5603]     157                               M8
[03/21 07:08:36   5603]     158                               M8
[03/21 07:08:36   5603]     161                               M8
[03/21 07:08:36   5603]     159                               M8
[03/21 07:08:36   5603]     160                               M8
[03/21 07:08:36   5603]     162                               M8
[03/21 07:08:36   5603]     163                               M8
[03/21 07:08:36   5603]     164                               M8
[03/21 07:08:36   5603]     18                                M1
[03/21 07:08:36   5603]     19                                M1
[03/21 07:08:36   5603]     20                                M1
[03/21 07:08:36   5603]     21                                M1
[03/21 07:08:36   5603]     39                                M2
[03/21 07:08:36   5603]     40                                M2
[03/21 07:08:36   5603]     41                                M2
[03/21 07:08:36   5603]     42                                M2
[03/21 07:08:36   5603]     60                                M3
[03/21 07:08:36   5603]     61                                M3
[03/21 07:08:36   5603]     62                                M3
[03/21 07:08:36   5603]     63                                M3
[03/21 07:08:36   5603]     81                                M4
[03/21 07:08:36   5603]     82                                M4
[03/21 07:08:36   5603]     83                                M4
[03/21 07:08:36   5603]     84                                M4
[03/21 07:08:36   5603]     102                               M5
[03/21 07:08:36   5603]     103                               M5
[03/21 07:08:36   5603]     104                               M5
[03/21 07:08:36   5603]     105                               M5
[03/21 07:08:36   5603]     123                               M6
[03/21 07:08:36   5603]     124                               M6
[03/21 07:08:36   5603]     125                               M6
[03/21 07:08:36   5603]     126                               M6
[03/21 07:08:36   5603]     144                               M7
[03/21 07:08:36   5603]     145                               M7
[03/21 07:08:36   5603]     146                               M7
[03/21 07:08:36   5603]     147                               M7
[03/21 07:08:36   5603]     165                               M8
[03/21 07:08:36   5603]     166                               M8
[03/21 07:08:36   5603]     167                               M8
[03/21 07:08:36   5603]     168                               M8
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Stream Out Information Processed for GDS version 3:
[03/21 07:08:36   5603] Units: 2000 DBU
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Object                             Count
[03/21 07:08:36   5603] ----------------------------------------
[03/21 07:08:36   5603] Instances                          24642
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Ports/Pins                           266
[03/21 07:08:36   5603]     metal layer M6                   266
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Nets                              261987
[03/21 07:08:36   5603]     metal layer M1                  6954
[03/21 07:08:36   5603]     metal layer M2                142525
[03/21 07:08:36   5603]     metal layer M3                 82072
[03/21 07:08:36   5603]     metal layer M4                 21017
[03/21 07:08:36   5603]     metal layer M5                  4029
[03/21 07:08:36   5603]     metal layer M6                  1823
[03/21 07:08:36   5603]     metal layer M7                  2335
[03/21 07:08:36   5603]     metal layer M8                  1232
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603]     Via Instances                 166051
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Special Nets                        2015
[03/21 07:08:36   5603]     metal layer M1                  1942
[03/21 07:08:36   5603]     metal layer M2                    40
[03/21 07:08:36   5603]     metal layer M3                     5
[03/21 07:08:36   5603]     metal layer M5                    23
[03/21 07:08:36   5603]     metal layer M6                     5
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603]     Via Instances                   1572
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Metal Fills                            0
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603]     Via Instances                      0
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Metal FillOPCs                         0
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603]     Via Instances                      0
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Text                               27096
[03/21 07:08:36   5603]     metal layer M1                  2483
[03/21 07:08:36   5603]     metal layer M2                 20585
[03/21 07:08:36   5603]     metal layer M3                  3459
[03/21 07:08:36   5603]     metal layer M4                   166
[03/21 07:08:36   5603]     metal layer M5                    47
[03/21 07:08:36   5603]     metal layer M6                   306
[03/21 07:08:36   5603]     metal layer M7                    31
[03/21 07:08:36   5603]     metal layer M8                    19
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Blockages                              0
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Custom Text                            0
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Custom Box                             0
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Trim Metal                             0
[03/21 07:08:36   5603] 
[03/21 07:08:36   5603] Merging with GDS libraries
[03/21 07:08:36   5603] Scanning GDS file ./Sub_Module/sram_w16.gds2 to register cell name ......
[03/21 07:08:36   5604] Scanning GDS file ./Sub_Module/sram_w16_2.gds2 to register cell name ......
[03/21 07:08:36   5604] Merging GDS file ./Sub_Module/sram_w16.gds2 ......
[03/21 07:08:36   5604] 	****** Merge file: ./Sub_Module/sram_w16.gds2 has version number: 3.
[03/21 07:08:36   5604] 	****** Merge file: ./Sub_Module/sram_w16.gds2 has units: 2000 per micron.
[03/21 07:08:36   5604] 	****** unit scaling factor = 1 ******
[03/21 07:08:37   5604]     There are 21 structures ignored in file ./Sub_Module/sram_w16.gds2
[03/21 07:08:37   5604] Merging GDS file ./Sub_Module/sram_w16_2.gds2 ......
[03/21 07:08:37   5604] 	****** Merge file: ./Sub_Module/sram_w16_2.gds2 has version number: 3.
[03/21 07:08:37   5604] 	****** Merge file: ./Sub_Module/sram_w16_2.gds2 has units: 2000 per micron.
[03/21 07:08:37   5604] 	****** unit scaling factor = 1 ******
[03/21 07:08:37   5604]     There are 23 structures ignored in file ./Sub_Module/sram_w16_2.gds2
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: AO22D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: INR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: XNR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: XOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: IND2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: CKXOR2D4 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: NR2XD2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: AOI21D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: AOI22D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: IAO21D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: CKND2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: BUFFD0 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: IAO22D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: CKBD12 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: AO211D1 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: IND2D2 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-217):	Master cell: NR2XD3 not found in merged file(s) and will therefore not be included in the resulting streamOut file. Verify the file names specified with the -merge option are correct and that they contain a definition of this cell.
[03/21 07:08:37   5604] **WARN: (EMS-27):	Message (IMPOGDS-217) has exceeded the current message display limit of 20.
[03/21 07:08:37   5604] To increase the message display limit, refer to the product command reference manual.
[03/21 07:08:37   5604] **WARN: (IMPOGDS-218):	Number of master cells not found after merging: 226
[03/21 07:08:37   5604] 
[03/21 07:08:37   5604] ######Streamout is finished!
[03/21 07:08:37   5604] <CMD> write_lef_abstract core.lef
[03/21 07:08:37   5604] <CMD> defOut -netlist -routing core.def
[03/21 07:08:37   5604] Writing DEF file 'core.def', current time is Fri Mar 21 07:08:37 2025 ...
[03/21 07:08:37   5604] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[03/21 07:08:37   5605] DEF file 'core.def' is written, current time is Fri Mar 21 07:08:37 2025 ...
[03/21 07:08:37   5605] <CMD> saveNetlist core.pnr.v
[03/21 07:08:37   5605] Writing Netlist "core.pnr.v" ...
[03/21 07:08:37   5605] <CMD> setAnalysisMode -setup
[03/21 07:08:37   5605] **WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
[03/21 07:08:37   5605] <CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
[03/21 07:08:38   5605] Initializing multi-corner RC extraction with 1 active RC Corners ...
[03/21 07:08:38   5605] Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/21 07:08:38   5605] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:08:38   5605] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/21 07:08:38   5605] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/21 07:08:38   5605] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/21 07:08:38   5605] Importing multi-corner RC tables ... 
[03/21 07:08:38   5605] Summary of Active RC-Corners : 
[03/21 07:08:38   5605]  
[03/21 07:08:38   5605]  Analysis View: WC_VIEW
[03/21 07:08:38   5605]     RC-Corner Name        : Cmax
[03/21 07:08:38   5605]     RC-Corner Index       : 0
[03/21 07:08:38   5605]     RC-Corner Temperature : 125 Celsius
[03/21 07:08:38   5605]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/21 07:08:38   5605]     RC-Corner PreRoute Res Factor         : 1
[03/21 07:08:38   5605]     RC-Corner PreRoute Cap Factor         : 1
[03/21 07:08:38   5605]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/21 07:08:38   5605]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/21 07:08:38   5605]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/21 07:08:38   5605]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/21 07:08:38   5605]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:08:38   5605]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/21 07:08:38   5605]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/21 07:08:38   5606] Closing parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d'. 26835 times net's RC data read were performed.
[03/21 07:08:38   5606] set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
[03/21 07:08:38   5606] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1906.012M)
[03/21 07:08:38   5606] Opening parasitic data file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' for reading.
[03/21 07:08:39   5606] **ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' failed with system error 'No such file or directory'.
[03/21 07:08:39   5606] **ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
[03/21 07:08:39   5606] **ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
[03/21 07:08:39   5606] *Info: initialize multi-corner CTS.
[03/21 07:08:39   5606] Reading timing constraints file '/tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/.mmmcguzK61/modes/CON/CON.sdc' ...
[03/21 07:08:39   5606] Current (total cpu=1:33:26, real=2:05:48, peak res=1319.0M, current mem=1755.6M)
[03/21 07:08:39   5606] INFO (CTE): Constraints read successfully.
[03/21 07:08:39   5606] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=977.1M, current mem=1765.3M)
[03/21 07:08:39   5606] Current (total cpu=1:33:26, real=2:05:48, peak res=1319.0M, current mem=1765.3M)
[03/21 07:08:39   5606] Summary for sequential cells idenfication: 
[03/21 07:08:39   5606] Identified SBFF number: 199
[03/21 07:08:39   5606] Identified MBFF number: 0
[03/21 07:08:39   5606] Not identified SBFF number: 0
[03/21 07:08:39   5606] Not identified MBFF number: 0
[03/21 07:08:39   5606] Number of sequential cells which are not FFs: 104
[03/21 07:08:39   5606] 
[03/21 07:08:39   5606] Total number of combinational cells: 492
[03/21 07:08:39   5606] Total number of sequential cells: 303
[03/21 07:08:39   5606] Total number of tristate cells: 11
[03/21 07:08:39   5606] Total number of level shifter cells: 0
[03/21 07:08:39   5606] Total number of power gating cells: 0
[03/21 07:08:39   5606] Total number of isolation cells: 0
[03/21 07:08:39   5606] Total number of power switch cells: 0
[03/21 07:08:39   5606] Total number of pulse generator cells: 0
[03/21 07:08:39   5606] Total number of always on buffers: 0
[03/21 07:08:39   5606] Total number of retention cells: 0
[03/21 07:08:39   5606] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/21 07:08:39   5606] Total number of usable buffers: 18
[03/21 07:08:39   5606] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/21 07:08:39   5606] Total number of unusable buffers: 9
[03/21 07:08:39   5606] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/21 07:08:39   5606] Total number of usable inverters: 18
[03/21 07:08:39   5606] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/21 07:08:39   5606] Total number of unusable inverters: 9
[03/21 07:08:39   5606] List of identified usable delay cells:
[03/21 07:08:39   5606] Total number of identified usable delay cells: 0
[03/21 07:08:39   5606] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/21 07:08:39   5606] Total number of identified unusable delay cells: 9
[03/21 07:08:39   5606] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/21 07:08:39   5606] <CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
[03/21 07:08:39   5606] Starting SI iteration 1 using Infinite Timing Windows
[03/21 07:08:39   5606] Begin IPO call back ...
[03/21 07:08:39   5606] End IPO call back ...
[03/21 07:08:39   5606] #################################################################################
[03/21 07:08:39   5606] # Design Stage: PostRoute
[03/21 07:08:39   5606] # Design Name: core
[03/21 07:08:39   5606] # Design Mode: 65nm
[03/21 07:08:39   5606] # Analysis Mode: MMMC OCV 
[03/21 07:08:39   5606] # Parasitics Mode: No SPEF/RCDB
[03/21 07:08:39   5606] # Signoff Settings: SI On 
[03/21 07:08:39   5606] #################################################################################
[03/21 07:08:39   5606] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'create_rc_corner' to specify the technology file for TQRC extraction to take place.
[03/21 07:08:39   5606] Extraction called for design 'core' of instances=24642 and nets=26993 using extraction engine 'postRoute' at effort level 'low' .
[03/21 07:08:39   5606] PostRoute (effortLevel low) RC Extraction called for design core.
[03/21 07:08:39   5606] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[03/21 07:08:39   5606] Type 'man IMPEXT-6197' for more detail.
[03/21 07:08:39   5606] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[03/21 07:08:39   5606] * Layer Id             : 1 - M1
[03/21 07:08:39   5606]       Thickness        : 0.18
[03/21 07:08:39   5606]       Min Width        : 0.09
[03/21 07:08:39   5606]       Layer Dielectric : 4.1
[03/21 07:08:39   5606] * Layer Id             : 2 - M2
[03/21 07:08:39   5606]       Thickness        : 0.22
[03/21 07:08:39   5606]       Min Width        : 0.1
[03/21 07:08:39   5606]       Layer Dielectric : 4.1
[03/21 07:08:39   5606] * Layer Id             : 3 - M3
[03/21 07:08:39   5606]       Thickness        : 0.22
[03/21 07:08:39   5606]       Min Width        : 0.1
[03/21 07:08:39   5606]       Layer Dielectric : 4.1
[03/21 07:08:39   5606] * Layer Id             : 4 - M4
[03/21 07:08:39   5606]       Thickness        : 0.22
[03/21 07:08:39   5606]       Min Width        : 0.1
[03/21 07:08:39   5606]       Layer Dielectric : 4.1
[03/21 07:08:39   5606] * Layer Id             : 5 - M5
[03/21 07:08:39   5606]       Thickness        : 0.22
[03/21 07:08:39   5606]       Min Width        : 0.1
[03/21 07:08:39   5606]       Layer Dielectric : 4.1
[03/21 07:08:39   5606] * Layer Id             : 6 - M6
[03/21 07:08:39   5606]       Thickness        : 0.22
[03/21 07:08:39   5606]       Min Width        : 0.1
[03/21 07:08:39   5606]       Layer Dielectric : 4.1
[03/21 07:08:39   5606] * Layer Id             : 7 - M7
[03/21 07:08:39   5606]       Thickness        : 0.9
[03/21 07:08:39   5606]       Min Width        : 0.4
[03/21 07:08:39   5606]       Layer Dielectric : 4.1
[03/21 07:08:39   5606] * Layer Id             : 8 - M8
[03/21 07:08:39   5606]       Thickness        : 0.9
[03/21 07:08:39   5606]       Min Width        : 0.4
[03/21 07:08:39   5606]       Layer Dielectric : 4.1
[03/21 07:08:39   5606] extractDetailRC Option : -outfile /tmp/innovus_temp_8748_ieng6-ece-04.ucsd.edu_nbaimeedi_jXBCMq/core_8748_h8ZQ4k.rcdb.d -maxResLength 200 
[03/21 07:08:39   5606] Innovus terminated by internal (SEGV) error/signal...
[03/21 07:08:42   5607] *** Stack trace:
*** Stack trace:
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc369f8a]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(syStackTrace+0x7c)[0xc36a35c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2f3b5]
/usr/lib64/libpthread.so.0(+0xf630)[0x7f220ab99630]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z6peMainPc+0x707)[0x8185967]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z14dcRCExtractionPc+0x9eb)[0x82a123b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculator4initEP11TADbContext9taboolean+0x2ee)[0x3df57ce]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN19ctesDelayCalculatorC2EP11TADbContext9tabooleanS2_PFvvES2_+0x49)[0x3df59a9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x3df5b90]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0xe7704e9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526f45]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x18e)[0xc531f9e]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x9cf5a92]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xc6d)[0x9d0945d]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x2fb)[0x9d09b7b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0xc526ecb]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0xc7)[0xc52d527]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x349)[0xd400429]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x185)[0xdec9c25]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0x6b8)[0xdeb3448]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x7f)[0x10054edf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1005603b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x100563a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x80)[0x10056430]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x1010b4e7]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10072f7f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x10055307]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0x12c)[0x100f00dc]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x46)[0x100f02f6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x156)[0x2cf81a6]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xb7)[0x9f66a57]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3e)[0xa8e9eae]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0xa8f35d1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0xa90198b]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0xa90057c]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xd5)[0xa8e9605]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x10156ccf]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x7f)[0x10116f3f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x14b)[0x101172ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x7f)[0x7f2210d3ae2f]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop13processEventsE6QFlagsINS_17ProcessEventsFlagEE+0x32)[0x7f220f374382]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0x164)[0x7f220f3746e4]
/acsnfs3/software/cadence-innovus152/tools/Qt/64bit/lib/libQtCore.so.4(_ZN16QCoreApplication4execEv+0xbb)[0x7f220f37a2ab]
/acsnfs3/software/cadence-innovus152/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0xdf)[0x7f2210d3d87f]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x259)[0x2cde0f9]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x181)[0x10111be1]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus(main+0x1d6)[0x29b3d66]
/usr/lib64/libc.so.6(__libc_start_main+0xf5)[0x7f2209cbd555]
/acsnfs3/software/cadence-innovus152/tools/innovus/bin/64bit/innovus[0x2c2bfe9]
========================================
               pstack
========================================
========================================
                gdb
========================================
Using: gdb
gdb: symbol lookup error: gdb: undefined symbol: PyUnicodeUCS4_FromEncodedObject
