

================================================================
== Vivado HLS Report for 'yuv_filter_rgb2yuv'
================================================================
* Date:           Fri May 08 13:11:22 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.53|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40006|  2457606|  40006|  2457606|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y  |  40004|  2457604|         6|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      6|      0|    333|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     82|
|Register         |        -|      -|    287|      9|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      6|    287|    424|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      7|   ~0  |      2|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |bound_fu_247_p2                |     *    |      1|  0|   0|          16|          16|
    |tmp_13_fu_431_p2               |     *    |      1|  0|   0|           8|           7|
    |tmp_14_fu_523_p2               |     *    |      1|  0|   0|           8|           8|
    |tmp_6_fu_404_p2                |     *    |      1|  0|   0|           8|           7|
    |tmp_7_fu_512_p2                |     *    |      1|  0|   0|           8|           8|
    |tmp_8_fu_372_p2                |     *    |      1|  0|   0|           8|           5|
    |indvar_flatten_next_fu_258_p2  |     +    |      0|  0|  32|          32|           1|
    |out_channels_ch1_din           |     +    |      0|  0|   8|           8|           5|
    |p_addr1_fu_328_p2              |     +    |      0|  0|  13|          27|          27|
    |p_addr_fu_322_p2               |     +    |      0|  0|  13|          27|          27|
    |tmp1_fu_378_p2                 |     +    |      0|  0|  10|          10|           8|
    |tmp2_fu_491_p2                 |     +    |      0|  0|  13|          16|          16|
    |tmp5_fu_532_p2                 |     +    |      0|  0|  16|          16|          16|
    |tmp_11_fu_579_p2               |     +    |      0|  0|  13|          16|          16|
    |tmp_1_fu_497_p2                |     +    |      0|  0|  13|          16|          16|
    |tmp_9_fu_388_p2                |     +    |      0|  0|  15|          15|          15|
    |x_s_fu_277_p2                  |     +    |      0|  0|  16|          16|           1|
    |y_1_fu_291_p2                  |     +    |      0|  0|  16|          16|           1|
    |p_neg_fu_437_p2                |     -    |      0|  0|  13|           1|          13|
    |tmp_15_fu_458_p2               |     -    |      0|  0|  14|          14|          14|
    |tmp_s_fu_573_p2                |     -    |      0|  0|  13|          16|          16|
    |x_mid2_fu_283_p3               |  Select  |      0|  0|  16|           1|          16|
    |y_mid2_fu_269_p3               |  Select  |      0|  0|  16|           1|           1|
    |exitcond_flatten_fu_253_p2     |   icmp   |      0|  0|  40|          32|          32|
    |exitcond_fu_264_p2             |   icmp   |      0|  0|  20|          16|          16|
    |ap_sig_bdd_119                 |    or    |      0|  0|   1|           1|           1|
    |ap_sig_bdd_84                  |    or    |      0|  0|   1|           1|           1|
    |out_channels_ch2_din           |    xor   |      0|  0|   9|           8|           9|
    |out_channels_ch3_din           |    xor   |      0|  0|   9|           8|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      6|  0| 333|         370|         328|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it5   |   1|          2|    1|          2|
    |indvar_flatten_reg_205  |  32|          2|   32|         64|
    |x_phi_fu_220_p4         |  16|          2|   16|         32|
    |x_reg_216               |  16|          2|   16|         32|
    |y_reg_227               |  16|          2|   16|         32|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  82|         14|   82|        166|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |B_reg_672                            |   8|   0|    8|          0|
    |G_reg_665                            |   8|   0|    8|          0|
    |R_reg_658                            |   8|   0|    8|          0|
    |ap_CS_fsm                            |   3|   0|    3|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                |   1|   0|    1|          0|
    |ap_reg_ppstg_G_reg_665_pp0_it3       |   8|   0|    8|          0|
    |ap_reg_ppstg_p_shl3_reg_690_pp0_it4  |   8|   0|   12|          4|
    |bound_reg_612                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_617             |   1|   0|    1|          0|
    |indvar_flatten_reg_205               |  32|   0|   32|          0|
    |p_shl3_reg_690                       |   8|   0|   12|          4|
    |tmp3_cast_reg_685                    |  13|   0|   16|          3|
    |tmp4_reg_715                         |  15|   0|   16|          1|
    |tmp_15_cast_reg_695                  |  15|   0|   16|          1|
    |tmp_15_reg_700                       |  13|   0|   14|          1|
    |tmp_18_reg_720                       |   8|   0|    8|          0|
    |tmp_23_cast_reg_705                  |  14|   0|   16|          2|
    |tmp_5_reg_710                        |   8|   0|    8|          0|
    |tmp_9_reg_680                        |  14|   0|   15|          1|
    |x_mid2_reg_631                       |  16|   0|   16|          0|
    |x_reg_216                            |  16|   0|   16|          0|
    |y_mid2_reg_626                       |  16|   0|   16|          0|
    |y_reg_227                            |  16|   0|   16|          0|
    |B_reg_672                            |   0|   8|    8|          0|
    |exitcond_flatten_reg_617             |   0|   1|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 287|   9|  313|         17|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+--------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_done                   | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | yuv_filter_rgb2yuv | return value |
|in_channels_ch1_address0  | out |   22|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_ce0       | out |    1|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_q0        |  in |    8|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch2_address0  | out |   22|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_ce0       | out |    1|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_q0        |  in |    8|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch3_address0  | out |   22|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_ce0       | out |    1|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_q0        |  in |    8|  ap_memory |   in_channels_ch3  |     array    |
|in_width                  |  in |   16|   ap_none  |      in_width      |    pointer   |
|in_height                 |  in |   16|   ap_none  |      in_height     |    pointer   |
|out_channels_ch1_din      | out |    8|   ap_fifo  |  out_channels_ch1  |    pointer   |
|out_channels_ch1_full_n   |  in |    1|   ap_fifo  |  out_channels_ch1  |    pointer   |
|out_channels_ch1_write    | out |    1|   ap_fifo  |  out_channels_ch1  |    pointer   |
|out_channels_ch2_din      | out |    8|   ap_fifo  |  out_channels_ch2  |    pointer   |
|out_channels_ch2_full_n   |  in |    1|   ap_fifo  |  out_channels_ch2  |    pointer   |
|out_channels_ch2_write    | out |    1|   ap_fifo  |  out_channels_ch2  |    pointer   |
|out_channels_ch3_din      | out |    8|   ap_fifo  |  out_channels_ch3  |    pointer   |
|out_channels_ch3_full_n   |  in |    1|   ap_fifo  |  out_channels_ch3  |    pointer   |
|out_channels_ch3_write    | out |    1|   ap_fifo  |  out_channels_ch3  |    pointer   |
|out_width_din             | out |   16|   ap_fifo  |      out_width     |    pointer   |
|out_width_full_n          |  in |    1|   ap_fifo  |      out_width     |    pointer   |
|out_width_write           | out |    1|   ap_fifo  |      out_width     |    pointer   |
|out_height_din            | out |   16|   ap_fifo  |     out_height     |    pointer   |
|out_height_full_n         |  in |    1|   ap_fifo  |     out_height     |    pointer   |
|out_height_write          | out |    1|   ap_fifo  |     out_height     |    pointer   |
+--------------------------+-----+-----+------------+--------------------+--------------+

