{"sha": "fc182093e69eba1fcbd9212f070e66a4fce2ddd0", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZmMxODIwOTNlNjllYmExZmNiZDkyMTJmMDcwZTY2YTRmY2UyZGRkMA==", "commit": {"author": {"name": "Kazu Hirata", "email": "kazu@cs.umass.edu", "date": "2003-01-09T14:59:01Z"}, "committer": {"name": "Kazu Hirata", "email": "kazu@gcc.gnu.org", "date": "2003-01-09T14:59:01Z"}, "message": "h8300.md (*extzv_1_r_h8300): Correct the insn length.\n\n\t* config/h8300/h8300.md (*extzv_1_r_h8300): Correct the insn\n\tlength.\n\t(*extzv_1_r_h8300hs): Likewise.\n\t(*extzv_1_r_inv_h8300): Likewise.\n\t(*extzv_1_r_inv_h8300hs): Likewise.\n\nFrom-SVN: r61115", "tree": {"sha": "883f25ee0bf005a2448c2353537999ccd302fcc7", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/883f25ee0bf005a2448c2353537999ccd302fcc7"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/fc182093e69eba1fcbd9212f070e66a4fce2ddd0", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fc182093e69eba1fcbd9212f070e66a4fce2ddd0", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fc182093e69eba1fcbd9212f070e66a4fce2ddd0", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fc182093e69eba1fcbd9212f070e66a4fce2ddd0/comments", "author": null, "committer": null, "parents": [{"sha": "0f399e5f9b8b238932eeaba618f6baefd7bdd36c", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0f399e5f9b8b238932eeaba618f6baefd7bdd36c", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0f399e5f9b8b238932eeaba618f6baefd7bdd36c"}], "stats": {"total": 24, "additions": 16, "deletions": 8}, "files": [{"sha": "f25bab9c1602992bb5b8dd52d2d505aa19b7825c", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 0, "changes": 8, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fc182093e69eba1fcbd9212f070e66a4fce2ddd0/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fc182093e69eba1fcbd9212f070e66a4fce2ddd0/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=fc182093e69eba1fcbd9212f070e66a4fce2ddd0", "patch": "@@ -1,3 +1,11 @@\n+2003-01-09  Kazu Hirata  <kazu@cs.umass.edu>\n+\n+\t* config/h8300/h8300.md (*extzv_1_r_h8300): Correct the insn\n+\tlength.\n+\t(*extzv_1_r_h8300hs): Likewise.\n+\t(*extzv_1_r_inv_h8300): Likewise.\n+\t(*extzv_1_r_inv_h8300hs): Likewise.\n+\n 2003-01-09  Kazu Hirata  <kazu@cs.umass.edu>\n \n \t* config/h8300/h8300.h (PREDICATE_CODES): New."}, {"sha": "1d1fdacd625e3ff565ae5028e46d5fb0215aba97", "filename": "gcc/config/h8300/h8300.md", "status": "modified", "additions": 8, "deletions": 8, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/fc182093e69eba1fcbd9212f070e66a4fce2ddd0/gcc%2Fconfig%2Fh8300%2Fh8300.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/fc182093e69eba1fcbd9212f070e66a4fce2ddd0/gcc%2Fconfig%2Fh8300%2Fh8300.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fh8300%2Fh8300.md?ref=fc182093e69eba1fcbd9212f070e66a4fce2ddd0", "patch": "@@ -2403,7 +2403,7 @@\n ;; Normal loads with a 32bit destination.\n ;;\n \n-(define_insn \"\"\n+(define_insn \"*extzv_1_r_h8300\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=&r\")\n \t(zero_extract:SI (match_operand:HI 1 \"register_operand\" \"r\")\n \t\t\t (const_int 1)\n@@ -2412,9 +2412,9 @@\n    && INTVAL (operands[2]) < 16\"\n   \"* return output_simode_bld (0, operands);\"\n   [(set_attr \"cc\" \"clobber\")\n-   (set_attr \"length\" \"6\")])\n+   (set_attr \"length\" \"8\")])\n \n-(define_insn \"\"\n+(define_insn \"*extzv_1_r_h8300hs\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(zero_extract:SI (match_operand:SI 1 \"register_operand\" \"r\")\n \t\t\t (const_int 1)\n@@ -2423,13 +2423,13 @@\n    && INTVAL (operands[2]) < 16\"\n   \"* return output_simode_bld (0, operands);\"\n   [(set_attr \"cc\" \"clobber\")\n-   (set_attr \"length\" \"6\")])\n+   (set_attr \"length\" \"8\")])\n \n ;;\n ;; Inverted loads with a 32bit destination.\n ;;\n \n-(define_insn \"\"\n+(define_insn \"*extzv_1_r_inv_h8300\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=&r\")\n \t(zero_extract:SI (xor:HI (match_operand:HI 1 \"register_operand\" \"r\")\n \t\t\t\t (match_operand:HI 3 \"const_int_operand\" \"n\"))\n@@ -2440,9 +2440,9 @@\n    && (1 << INTVAL (operands[2])) == INTVAL (operands[3])\"\n   \"* return output_simode_bld (1, operands);\"\n   [(set_attr \"cc\" \"clobber\")\n-   (set_attr \"length\" \"6\")])\n+   (set_attr \"length\" \"8\")])\n \n-(define_insn \"\"\n+(define_insn \"*extzv_1_r_inv_h8300hs\"\n   [(set (match_operand:SI 0 \"register_operand\" \"=r\")\n \t(zero_extract:SI (xor:SI (match_operand:SI 1 \"register_operand\" \"r\")\n \t\t\t\t (match_operand 3 \"const_int_operand\" \"n\"))\n@@ -2453,7 +2453,7 @@\n    && (1 << INTVAL (operands[2])) == INTVAL (operands[3])\"\n   \"* return output_simode_bld (1, operands);\"\n   [(set_attr \"cc\" \"clobber\")\n-   (set_attr \"length\" \"6\")])\n+   (set_attr \"length\" \"8\")])\n \n (define_expand \"insv\"\n   [(set (zero_extract:HI (match_operand:HI 0 \"general_operand\" \"\")"}]}