strict digraph "" {
	node [label="\N"];
	"1602:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fbdee072510>",
		def_var="['r_MAC']",
		fillcolor=deepskyblue,
		label="1602:AS
r_MAC[47:32] = MAC_ADDR1Out[15:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['MAC_ADDR1Out']"];
}
