{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Boolean Difference\n",
    "## Initializations"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "import re\n",
    "import copy\n",
    "from itertools import product\n",
    "import subprocess"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Full adder circuit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [],
   "source": [
    "stuck_node = 'G1'\n",
    "SA_0_1 = 0\n",
    "verilog_code = \"\"\"\n",
    "module circuit(\n",
    "    A, B, Cin,sum, carry\n",
    ");\n",
    "    input A,B,Cin;\n",
    "    output sum,carry;\n",
    "    wire G1, G2, G3;\n",
    "    xor gate1 (G1, A, B);\n",
    "    and gate2 (G2, A, B);\n",
    "    xor gate3 (sum, G1, Cin);\n",
    "\n",
    "    and gate5 (G3, G1, Cin);\n",
    "    or gate4 (carry, G2, G3);\n",
    "endmodule\n",
    "\"\"\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Pattern given in class"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [],
   "source": [
    "# stuck_node = 'w'\n",
    "# SA_0_1 = 0\n",
    "# verilog_code = \"\"\"\n",
    "# module circuit(x,y,z,f);\n",
    "#     input x,y,z;\n",
    "#     output f;\n",
    "#     wire z,w,y1;\n",
    "#     or call1 (f,u,w);\n",
    "#     and call2 (u,x,y);\n",
    "#     and call3 (w,y1,z);\n",
    "#     not call4 (y1,y);\n",
    "# endmodule\n",
    "# \"\"\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Non - Testable pattern"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "# stuck_node = 'z'\n",
    "# SA_0_1 = 0\n",
    "# verilog_code = \"\"\"\n",
    "# module circuit(x,y,z,f);\n",
    "#     input x,y,z;\n",
    "#     output f;\n",
    "#     wire c,d;\n",
    "#     and call1 (c,x,y);\n",
    "#     and call2 (d,x,y,z);\n",
    "#     or call3 (f,c,d);\n",
    "# endmodule\n",
    "# \"\"\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Partial Credit Circuit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "# stuck_node = 'z'\n",
    "# SA_0_1 = 1\n",
    "# verilog_code = \"\"\"\n",
    "# module circuit(a,b,c,d,e,f,z);\n",
    "#     input a,b,c,d,e,f;\n",
    "#     output z;\n",
    "#     wire r,p,m,h,k,l,g,q,s,w,u;\n",
    "#     xor call1 (z,r,u,w);\n",
    "#     and call2 (r,a,p);\n",
    "#     and call3 (u,a,m);\n",
    "#     and call4 (w,q,s);\n",
    "#     nor call5 (p,a,b,m);\n",
    "#     or call6 (q,m,b);\n",
    "#     or call7 (s,b,l);\n",
    "#     or call8 (m,h,k);\n",
    "#     and call9 (h,c,g);\n",
    "#     and call10 (k,g,d);\n",
    "#     xor call11 (l,e,f);\n",
    "#     or call12 (g,c,d);\n",
    "\n",
    "# endmodule\n",
    "# \"\"\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### C432 circuit"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "# stuck_node = 'N1'\n",
    "# SA_0_1 = 1\n",
    "# output_node = \"N388\"\n",
    "# verilog_code = \"\"\"\"\n",
    "# module c432 (N1,N4,N8,N11,N14,N17,N21,N24,N27,N30,\n",
    "#              N34,N37,N40,N43,N47,N50,N53,N56,N60,N63,\n",
    "#              N66,N69,N73,N76,N79,N82,N86,N89,N92,N95,\n",
    "#              N99,N102,N105,N108,N112,N115,N223,N329,N370,N421,\n",
    "#              N430,N431,N432);\n",
    "\n",
    "# input N1,N4,N8,N11,N14,N17,N21,N24,N27,N30,\n",
    "#       N34,N37,N40,N43,N47,N50,N53,N56,N60,N63,\n",
    "#       N66,N69,N73,N76,N79,N82,N86,N89,N92,N95,\n",
    "#       N99,N102,N105,N108,N112,N115;\n",
    "\n",
    "# output N223,N329,N370,N421,N430,N431,N432;\n",
    "\n",
    "# wire N118,N119,N122,N123,N126,N127,N130,N131,N134,N135,\n",
    "#      N138,N139,N142,N143,N146,N147,N150,N151,N154,N157,\n",
    "#      N158,N159,N162,N165,N168,N171,N174,N177,N180,N183,\n",
    "#      N184,N185,N186,N187,N188,N189,N190,N191,N192,N193,\n",
    "#      N194,N195,N196,N197,N198,N199,N203,N213,N224,N227,\n",
    "#      N230,N233,N236,N239,N242,N243,N246,N247,N250,N251,\n",
    "#      N254,N255,N256,N257,N258,N259,N260,N263,N264,N267,\n",
    "#      N270,N273,N276,N279,N282,N285,N288,N289,N290,N291,\n",
    "#      N292,N293,N294,N295,N296,N300,N301,N302,N303,N304,\n",
    "#      N305,N306,N307,N308,N309,N319,N330,N331,N332,N333,\n",
    "#      N334,N335,N336,N337,N338,N339,N340,N341,N342,N343,\n",
    "#      N344,N345,N346,N347,N348,N349,N350,N351,N352,N353,\n",
    "#      N354,N355,N356,N357,N360,N371,N372,N373,N374,N375,\n",
    "#      N376,N377,N378,N379,N380,N381,N386,N393,N399,N404,\n",
    "#      N407,N411,N414,N415,N416,N417,N418,N419,N420,N422,\n",
    "#      N425,N428,N429;\n",
    "\n",
    "# not NOT1_1 (N118, N1);\n",
    "# not NOT1_2 (N119, N4);\n",
    "# not NOT1_3 (N122, N11);\n",
    "# not NOT1_4 (N123, N17);\n",
    "# not NOT1_5 (N126, N24);\n",
    "# not NOT1_6 (N127, N30);\n",
    "# not NOT1_7 (N130, N37);\n",
    "# not NOT1_8 (N131, N43);\n",
    "# not NOT1_9 (N134, N50);\n",
    "# not NOT1_10 (N135, N56);\n",
    "# not NOT1_11 (N138, N63);\n",
    "# not NOT1_12 (N139, N69);\n",
    "# not NOT1_13 (N142, N76);\n",
    "# not NOT1_14 (N143, N82);\n",
    "# not NOT1_15 (N146, N89);\n",
    "# not NOT1_16 (N147, N95);\n",
    "# not NOT1_17 (N150, N102);\n",
    "# not NOT1_18 (N151, N108);\n",
    "# nand NAND2_19 (N154, N118, N4);\n",
    "# nor NOR2_20 (N157, N8, N119);\n",
    "# nor NOR2_21 (N158, N14, N119);\n",
    "# nand NAND2_22 (N159, N122, N17);\n",
    "# nand NAND2_23 (N162, N126, N30);\n",
    "# nand NAND2_24 (N165, N130, N43);\n",
    "# nand NAND2_25 (N168, N134, N56);\n",
    "# nand NAND2_26 (N171, N138, N69);\n",
    "# nand NAND2_27 (N174, N142, N82);\n",
    "# nand NAND2_28 (N177, N146, N95);\n",
    "# nand NAND2_29 (N180, N150, N108);\n",
    "# nor NOR2_30 (N183, N21, N123);\n",
    "# nor NOR2_31 (N184, N27, N123);\n",
    "# nor NOR2_32 (N185, N34, N127);\n",
    "# nor NOR2_33 (N186, N40, N127);\n",
    "# nor NOR2_34 (N187, N47, N131);\n",
    "# nor NOR2_35 (N188, N53, N131);\n",
    "# nor NOR2_36 (N189, N60, N135);\n",
    "# nor NOR2_37 (N190, N66, N135);\n",
    "# nor NOR2_38 (N191, N73, N139);\n",
    "# nor NOR2_39 (N192, N79, N139);\n",
    "# nor NOR2_40 (N193, N86, N143);\n",
    "# nor NOR2_41 (N194, N92, N143);\n",
    "# nor NOR2_42 (N195, N99, N147);\n",
    "# nor NOR2_43 (N196, N105, N147);\n",
    "# nor NOR2_44 (N197, N112, N151);\n",
    "# nor NOR2_45 (N198, N115, N151);\n",
    "# and AND9_46 (N199, N154, N159, N162, N165, N168, N171, N174, N177, N180);\n",
    "# not NOT1_47 (N203, N199);\n",
    "# not NOT1_48 (N213, N199);\n",
    "# not NOT1_49 (N223, N199);\n",
    "# xor XOR2_50 (N224, N203, N154);\n",
    "# xor XOR2_51 (N227, N203, N159);\n",
    "# xor XOR2_52 (N230, N203, N162);\n",
    "# xor XOR2_53 (N233, N203, N165);\n",
    "# xor XOR2_54 (N236, N203, N168);\n",
    "# xor XOR2_55 (N239, N203, N171);\n",
    "# nand NAND2_56 (N242, N1, N213);\n",
    "# xor XOR2_57 (N243, N203, N174);\n",
    "# nand NAND2_58 (N246, N213, N11);\n",
    "# xor XOR2_59 (N247, N203, N177);\n",
    "# nand NAND2_60 (N250, N213, N24);\n",
    "# xor XOR2_61 (N251, N203, N180);\n",
    "# nand NAND2_62 (N254, N213, N37);\n",
    "# nand NAND2_63 (N255, N213, N50);\n",
    "# nand NAND2_64 (N256, N213, N63);\n",
    "# nand NAND2_65 (N257, N213, N76);\n",
    "# nand NAND2_66 (N258, N213, N89);\n",
    "# nand NAND2_67 (N259, N213, N102);\n",
    "# nand NAND2_68 (N260, N224, N157);\n",
    "# nand NAND2_69 (N263, N224, N158);\n",
    "# nand NAND2_70 (N264, N227, N183);\n",
    "# nand NAND2_71 (N267, N230, N185);\n",
    "# nand NAND2_72 (N270, N233, N187);\n",
    "# nand NAND2_73 (N273, N236, N189);\n",
    "# nand NAND2_74 (N276, N239, N191);\n",
    "# nand NAND2_75 (N279, N243, N193);\n",
    "# nand NAND2_76 (N282, N247, N195);\n",
    "# nand NAND2_77 (N285, N251, N197);\n",
    "# nand NAND2_78 (N288, N227, N184);\n",
    "# nand NAND2_79 (N289, N230, N186);\n",
    "# nand NAND2_80 (N290, N233, N188);\n",
    "# nand NAND2_81 (N291, N236, N190);\n",
    "# nand NAND2_82 (N292, N239, N192);\n",
    "# nand NAND2_83 (N293, N243, N194);\n",
    "# nand NAND2_84 (N294, N247, N196);\n",
    "# nand NAND2_85 (N295, N251, N198);\n",
    "# and AND9_86 (N296, N260, N264, N267, N270, N273, N276, N279, N282, N285);\n",
    "# not NOT1_87 (N300, N263);\n",
    "# not NOT1_88 (N301, N288);\n",
    "# not NOT1_89 (N302, N289);\n",
    "# not NOT1_90 (N303, N290);\n",
    "# not NOT1_91 (N304, N291);\n",
    "# not NOT1_92 (N305, N292);\n",
    "# not NOT1_93 (N306, N293);\n",
    "# not NOT1_94 (N307, N294);\n",
    "# not NOT1_95 (N308, N295);\n",
    "# not NOT1_96 (N309, N296);\n",
    "# not NOT1_97 (N319, N296);\n",
    "# not NOT1_98 (N329, N296);\n",
    "# xor XOR2_99 (N330, N309, N260);\n",
    "# xor XOR2_100 (N331, N309, N264);\n",
    "# xor XOR2_101 (N332, N309, N267);\n",
    "# xor XOR2_102 (N333, N309, N270);\n",
    "# nand NAND2_103 (N334, N8, N319);\n",
    "# xor XOR2_104 (N335, N309, N273);\n",
    "# nand NAND2_105 (N336, N319, N21);\n",
    "# xor XOR2_106 (N337, N309, N276);\n",
    "# nand NAND2_107 (N338, N319, N34);\n",
    "# xor XOR2_108 (N339, N309, N279);\n",
    "# nand NAND2_109 (N340, N319, N47);\n",
    "# xor XOR2_110 (N341, N309, N282);\n",
    "# nand NAND2_111 (N342, N319, N60);\n",
    "# xor XOR2_112 (N343, N309, N285);\n",
    "# nand NAND2_113 (N344, N319, N73);\n",
    "# nand NAND2_114 (N345, N319, N86);\n",
    "# nand NAND2_115 (N346, N319, N99);\n",
    "# nand NAND2_116 (N347, N319, N112);\n",
    "# nand NAND2_117 (N348, N330, N300);\n",
    "# nand NAND2_118 (N349, N331, N301);\n",
    "# nand NAND2_119 (N350, N332, N302);\n",
    "# nand NAND2_120 (N351, N333, N303);\n",
    "# nand NAND2_121 (N352, N335, N304);\n",
    "# nand NAND2_122 (N353, N337, N305);\n",
    "# nand NAND2_123 (N354, N339, N306);\n",
    "# nand NAND2_124 (N355, N341, N307);\n",
    "# nand NAND2_125 (N356, N343, N308);\n",
    "# and AND9_126 (N357, N348, N349, N350, N351, N352, N353, N354, N355, N356);\n",
    "# not NOT1_127 (N360, N357);\n",
    "# not NOT1_128 (N370, N357);\n",
    "# nand NAND2_129 (N371, N14, N360);\n",
    "# nand NAND2_130 (N372, N360, N27);\n",
    "# nand NAND2_131 (N373, N360, N40);\n",
    "# nand NAND2_132 (N374, N360, N53);\n",
    "# nand NAND2_133 (N375, N360, N66);\n",
    "# nand NAND2_134 (N376, N360, N79);\n",
    "# nand NAND2_135 (N377, N360, N92);\n",
    "# nand NAND2_136 (N378, N360, N105);\n",
    "# nand NAND2_137 (N379, N360, N115);\n",
    "# nand NAND4_138 (N380, N4, N242, N334, N371);\n",
    "# nand NAND4_139 (N381, N246, N336, N372, N17);\n",
    "# nand NAND4_140 (N386, N250, N338, N373, N30);\n",
    "# nand NAND4_141 (N393, N254, N340, N374, N43);\n",
    "# nand NAND4_142 (N399, N255, N342, N375, N56);\n",
    "# nand NAND4_143 (N404, N256, N344, N376, N69);\n",
    "# nand NAND4_144 (N407, N257, N345, N377, N82);\n",
    "# nand NAND4_145 (N411, N258, N346, N378, N95);\n",
    "# nand NAND4_146 (N414, N259, N347, N379, N108);\n",
    "# not NOT1_147 (N415, N380);\n",
    "# and AND8_148 (N416, N381, N386, N393, N399, N404, N407, N411, N414);\n",
    "# not NOT1_149 (N417, N393);\n",
    "# not NOT1_150 (N418, N404);\n",
    "# not NOT1_151 (N419, N407);\n",
    "# not NOT1_152 (N420, N411);\n",
    "# nor NOR2_153 (N421, N415, N416);\n",
    "# nand NAND2_154 (N422, N386, N417);\n",
    "# nand NAND4_155 (N425, N386, N393, N418, N399);\n",
    "# nand NAND3_156 (N428, N399, N393, N419);\n",
    "# nand NAND4_157 (N429, N386, N393, N407, N420);\n",
    "# nand NAND4_158 (N430, N381, N386, N422, N399);\n",
    "# nand NAND4_159 (N431, N381, N386, N425, N428);\n",
    "# nand NAND4_160 (N432, N381, N422, N425, N429);\n",
    "\n",
    "# endmodule\n",
    "# \"\"\"\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Parser of Verilog circuit:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "{'name': 'circuit', 'inputs': ['A', 'B', 'Cin'], 'outputs': ['sum', 'carry'], 'wires': ['G1', 'G2', 'G3'], 'gates': [{'type': 'xor', 'output': 'G1', 'inputs': ['A', 'B']}, {'type': 'and', 'output': 'G2', 'inputs': ['A', 'B']}, {'type': 'xor', 'output': 'sum', 'inputs': ['G1', 'Cin']}, {'type': 'and', 'output': 'G3', 'inputs': ['G1', 'Cin']}, {'type': 'or', 'output': 'carry', 'inputs': ['G2', 'G3']}]}\n"
     ]
    }
   ],
   "source": [
    "def parse_verilog(verilog_code):\n",
    "    module_info = {\"name\": \"\", \"inputs\": [], \"outputs\": [], \"wires\": [], \"gates\": []}\n",
    "\n",
    "    # Patterns for parsing the Verilog code\n",
    "    module_pattern = r\"module\\s+(\\w+)\\s*\\(\"\n",
    "    input_pattern = r\"input(?:\\s+wire)?\\s+([\\w\\s,]+);\"\n",
    "    output_pattern = r\"output(?:\\s+wire)?\\s+([\\w\\s,]+);\"\n",
    "    wire_pattern = r\"wire\\s+([\\w\\s,]+);\"\n",
    "    gate_pattern = r\"(\\w+)\\s+\\w+\\s*\\((\\w+),\\s*([\\w,\\s]+)\\);\"\n",
    "\n",
    "\n",
    "    # Parse module name\n",
    "    module_match = re.search(module_pattern, verilog_code)\n",
    "    if module_match:\n",
    "        module_info[\"name\"] = module_match.group(1)\n",
    "\n",
    "    # Parse inputs\n",
    "    input_match = re.search(input_pattern, verilog_code, re.DOTALL)\n",
    "    if input_match:\n",
    "        module_info[\"inputs\"] = [inp.strip() for inp in input_match.group(1).split(\",\") if inp.strip()]\n",
    "\n",
    "    # Parse outputs\n",
    "    output_match = re.search(output_pattern, verilog_code, re.DOTALL)\n",
    "    if output_match:\n",
    "        module_info[\"outputs\"] = [out.strip() for out in output_match.group(1).split(\",\") if out.strip()]\n",
    "\n",
    "    # Parse wires\n",
    "    wire_match = re.search(wire_pattern, verilog_code, re.DOTALL)\n",
    "    if wire_match:\n",
    "        module_info[\"wires\"] = [wire.strip() for wire in wire_match.group(1).split(\",\") if wire.strip()]\n",
    "\n",
    "    # Parse gates\n",
    "    for gate_match in re.finditer(gate_pattern, verilog_code):\n",
    "        gate_type = gate_match.group(1)\n",
    "        gate_output = gate_match.group(2)\n",
    "        gate_inputs = [inp.strip() for inp in gate_match.group(3).split(\",\") if inp.strip()]\n",
    "        module_info[\"gates\"].append({\n",
    "            \"type\": gate_type,\n",
    "            \"output\": gate_output,\n",
    "            \"inputs\": gate_inputs\n",
    "        })\n",
    "\n",
    "    return module_info\n",
    "\n",
    "parsed_circuit = parse_verilog(verilog_code)\n",
    "print(parsed_circuit)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Output expression generator"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Expressions for outputs :\n",
      "sum Expression:  (G1 ^ Cin)\n",
      "carry Expression:  ((A & B) | (G1 & Cin))\n",
      "Stuck Node G1 expression:\n",
      "(A ^ B)\n"
     ]
    }
   ],
   "source": [
    "def backtrack_for_stuck_node(parsed_circuit, stuck_node, select , output_node):\n",
    "    boolean_expressions = {}\n",
    "    \n",
    "\n",
    "    for gate in parsed_circuit['gates']:\n",
    "        gate_type = gate['type'].lower()\n",
    "        gate_output = gate['output']\n",
    "        gate_inputs = gate['inputs']\n",
    "\n",
    "        if gate_type == \"and\":\n",
    "            boolean_expressions[gate_output] = f\"({' & '.join(gate_inputs)})\"\n",
    "        elif gate_type == \"or\":\n",
    "            boolean_expressions[gate_output] = f\"({' | '.join(gate_inputs)})\"\n",
    "        elif gate_type == \"nor\":\n",
    "            boolean_expressions[gate_output] = f\"~({' | '.join(gate_inputs)})\"\n",
    "        elif gate_type == \"nand\":\n",
    "            boolean_expressions[gate_output] = f\"~({' & '.join(gate_inputs)})\"\n",
    "        elif gate_type == \"xor\":\n",
    "            boolean_expressions[gate_output] = f\"({' ^ '.join(gate_inputs)})\"\n",
    "        elif gate_type == \"xnor\":\n",
    "            boolean_expressions[gate_output] = f\"~({' ^ '.join(gate_inputs)})\"\n",
    "        elif gate_type == \"not\" and len(gate_inputs) == 1:\n",
    "            boolean_expressions[gate_output] = f\"(~({gate_inputs[0]}))\"\n",
    "        elif gate_type == \"buf\" and len(gate_inputs) == 1:\n",
    "            boolean_expressions[gate_output] = f\"({gate_inputs[0]})\"\n",
    "        else:\n",
    "            boolean_expressions[gate_output] = \"Unsupported Gate Type\"\n",
    "    \n",
    "\n",
    "    def resolve_expression(node):\n",
    "        if node in parsed_circuit['inputs'] or node == stuck_node:\n",
    "            return node\n",
    "        \n",
    "        if node in boolean_expressions:\n",
    "            expr = boolean_expressions[node]\n",
    "            for intermediate_node in boolean_expressions:\n",
    "                if intermediate_node in expr:\n",
    "                    expr = expr.replace(intermediate_node, resolve_expression(intermediate_node))\n",
    "            return expr\n",
    "        return node\n",
    "\n",
    "    resolved_expressions = []\n",
    "    \n",
    "    if(select):\n",
    "        for output in parsed_circuit['outputs']:\n",
    "            resolved_output = resolve_expression(output)\n",
    "            resolved_expressions.append(f\"{resolved_output}\")\n",
    "    else:\n",
    "        resolved_output = resolve_expression(output_node)\n",
    "        resolved_expressions.append(f\"{resolved_output}\")\n",
    "    \n",
    "    return resolved_expressions\n",
    "output_node = \" \"\n",
    "select = 1\n",
    "resolved_expressions = backtrack_for_stuck_node(parsed_circuit, stuck_node,select,output_node)\n",
    "print(\"Expressions for outputs :\")\n",
    "i = 0\n",
    "for out in parsed_circuit[\"outputs\"]:\n",
    "    print(out ,\"Expression: \", resolved_expressions[i])\n",
    "    i = i+1\n",
    "#here the resolved expression only contains equations that have the stuck_node in the final expression. If there is no expression then the expression is removed from the list.\n",
    "parsed_stuck_node = copy.deepcopy(parsed_circuit)\n",
    "parsed_stuck_node['outputs'] = [stuck_node]\n",
    "primary_input = parsed_stuck_node['inputs'][1]\n",
    "stuck_node_expression = backtrack_for_stuck_node(parsed_stuck_node, primary_input,select,output_node)[0]\n",
    "print(f\"Stuck Node {stuck_node} expression:\")\n",
    "print(stuck_node_expression)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Generate Stuck at fault expressions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[('sum', 'Boolean difference of sum = (A ^ B) & (((1 ^ Cin)) ^ ((0 ^ Cin)))'), ('carry', 'Boolean difference of carry = (A ^ B) & ((((A & B) | (1 & Cin))) ^ (((A & B) | (0 & Cin))))')]\n"
     ]
    }
   ],
   "source": [
    "def generate_stuck_at_fault_expressions(resolved_expressions, stuck_node, parsed_circuit, SA_0_1, stuck_node_expression):\n",
    "    boolean_differences = []\n",
    "\n",
    "    # Use word boundaries to ensure that 'stuck_node' is not part of another identifier\n",
    "    stuck_node_regex = r'(?<!\\w)' + re.escape(stuck_node) + r'(?!\\w)'\n",
    "\n",
    "    for output, expr in zip(parsed_circuit['outputs'], resolved_expressions):\n",
    "        if stuck_node not in expr:\n",
    "        #     print(\"output is not dependent on given input so no need to evaluate this expression\")\n",
    "            continue\n",
    "        \n",
    "        # Replace 'stuck_node' with '0' and '1', ensuring it matches as a whole word only\n",
    "        exp_stuck_at_0 = re.sub(stuck_node_regex, '0', expr)\n",
    "        exp_stuck_at_1 = re.sub(stuck_node_regex, '1', expr)\n",
    "        \n",
    "        if SA_0_1:\n",
    "            boolean_difference = f\"Boolean difference of {output} = ~({stuck_node_expression}) & (({exp_stuck_at_1}) ^ ({exp_stuck_at_0}))\"\n",
    "        else:\n",
    "            boolean_difference = f\"Boolean difference of {output} = {stuck_node_expression} & (({exp_stuck_at_1}) ^ ({exp_stuck_at_0}))\"\n",
    "        \n",
    "        boolean_differences.append((output, boolean_difference))\n",
    "    \n",
    "    return boolean_differences\n",
    "\n",
    "boolean_differences = generate_stuck_at_fault_expressions(resolved_expressions, stuck_node, parsed_circuit, SA_0_1, stuck_node_expression)\n",
    "print(boolean_differences)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Boolean difference of sum = (A ^ B) & (((1 ^ Cin)) ^ ((0 ^ Cin)))\n",
      "output expressions:\n",
      "((A ^ B) ^ Cin)\n",
      "patterns that satisfy the given condition are:\n",
      "['Cin', 'A', 'B'] rest all are x(don't cares)\n",
      "Test case = 001, True Output = 1, Faulty Output = 0\n",
      "Test case = 010, True Output = 1, Faulty Output = 0\n",
      "Test case = 101, True Output = 0, Faulty Output = 1\n",
      "Test case = 110, True Output = 0, Faulty Output = 1\n",
      "Boolean difference of carry = (A ^ B) & ((((A & B) | (1 & Cin))) ^ (((A & B) | (0 & Cin))))\n",
      "output expressions:\n",
      "((A & B) | ((A ^ B) & Cin))\n",
      "patterns that satisfy the given condition are:\n",
      "['Cin', 'A', 'B'] rest all are x(don't cares)\n",
      "Test case = 101, True Output = 1, Faulty Output = 0\n",
      "Test case = 110, True Output = 1, Faulty Output = 0\n"
     ]
    }
   ],
   "source": [
    "def generate_verilog(order, test_cases, true_expression, faulty_expression, stuck_node, sa_0_1):\n",
    "    # Map variables from `order` list into module instantiations\n",
    "    module_mapping = \", \".join([f\".{var}({var})\" for var in order])\n",
    "\n",
    "    # Initialize test cases array\n",
    "    test_cases_init = \"\\n\".join(\n",
    "        [f\"        test_cases[{i}] = {len(order)}'b{tc};\" for i, tc in enumerate(test_cases)]\n",
    "    )\n",
    "\n",
    "    # Assign inputs from test cases to individual signals\n",
    "    input_assignment = \"\\n\".join(\n",
    "        [f\"            {var} = inputs[{len(order) - idx - 1}];\" for idx, var in enumerate(order)]\n",
    "    )\n",
    "\n",
    "    # Generate the Verilog code\n",
    "    verilog_code = f\"\"\"\n",
    "module true_circuit({', '.join(order)}, true_output);\n",
    "    input {', '.join(order)};\n",
    "    output true_output;\n",
    "    assign true_output = {true_expression};\n",
    "endmodule\n",
    "\n",
    "module faulty_circuit({', '.join(order)}, fault_output);\n",
    "    input {', '.join(order)};\n",
    "    output fault_output;\n",
    "    wire {stuck_node};\n",
    "    assign {stuck_node} = {sa_0_1};\n",
    "    assign fault_output = {faulty_expression};\n",
    "endmodule\n",
    "\n",
    "module test_bench();\n",
    "    reg [{len(order)-1}:0] test_cases [0:{len(test_cases)-1}];\n",
    "    reg [{len(order)-1}:0] inputs;\n",
    "    reg {', '.join(order)};\n",
    "    wire true_output, fault_output;\n",
    "\n",
    "    true_circuit true_instance ({module_mapping}, .true_output(true_output));\n",
    "    faulty_circuit faulty_instance ({module_mapping}, .fault_output(fault_output));\n",
    "\n",
    "    integer i;\n",
    "    initial begin\n",
    "\n",
    "\n",
    "        // Initialize test cases\n",
    "{test_cases_init}\n",
    "\n",
    "        // Apply test cases\n",
    "        for (i = 0; i <= {len(test_cases)-1}; i = i + 1) begin\n",
    "            inputs = test_cases[i];\n",
    "{input_assignment}\n",
    "            #1; // Wait for outputs to stabilize\n",
    "            $display(\"Test case = %b, True Output = %b, Faulty Output = %b\", inputs, true_output, fault_output);\n",
    "        end\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "\"\"\"\n",
    "\n",
    "    # Write the Verilog code to a file\n",
    "    file_name = \"generated_verilog.v\"\n",
    "    with open(file_name, \"w\") as f:\n",
    "        f.write(verilog_code)\n",
    "    # print(f\"Verilog code has been written to {file_name}\")\n",
    "\n",
    "\n",
    "def extract_nodes(expression):\n",
    "    # Regular expression to match any alphanumeric sequence (potential node names)\n",
    "    node_pattern = r'\\b\\w+\\b'\n",
    "    \n",
    "    # Find all matches in the expression\n",
    "    potential_nodes = re.findall(node_pattern, expression)\n",
    "    \n",
    "    # Filter out constants and operators (e.g., '0', '1', '&', '~', etc.)\n",
    "    valid_nodes = [node for node in potential_nodes if node not in ['0', '1', '&', '|', '~']]\n",
    "    \n",
    "    # Return unique nodes\n",
    "    return list(set(valid_nodes))\n",
    "\n",
    "for output, boolean_difference in boolean_differences:\n",
    "    print(f\"{boolean_difference}\")\n",
    "    variables = extract_nodes(boolean_difference.split('= ')[1])\n",
    "\n",
    "    if(len(variables)<= 20):\n",
    "        module_code = (\n",
    "            \"module LogicalExpression(\\n\"\n",
    "            + \"    input \" + \", \".join(variables) + \",\\n\"\n",
    "            + \"    output result\\n);\\n\"\n",
    "            + f\"    assign result = {boolean_difference.split('= ')[1]};\\n\"\n",
    "            + \"endmodule\\n\"\n",
    "        )\n",
    "\n",
    "        # Generating Verilog testbench code\n",
    "# Generating Verilog testbench code\n",
    "        testbench_code = (\n",
    "            \"module Testbench();\\n\"\n",
    "            + \"    reg \" + \", \".join(variables) + \";\\n\"\n",
    "            + \"    wire result;\\n\\n\"\n",
    "            + \"    // Instantiate the module\\n\"\n",
    "            + \"    LogicalExpression dut (\\n\"\n",
    "            + \"        .\" + \", .\".join([f\"{name}({name})\" for name in variables]) + \",\\n\"\n",
    "            + \"        .result(result)\\n\"\n",
    "            + \"    );\\n\\n\"\n",
    "            + \"    // Test all possible binary combinations\\n\"\n",
    "            + \"    integer i;\\n\"\n",
    "            + \"    reg found_pattern;\\n\\n\"  # Flag to track if a pattern is found\n",
    "            + \"    initial begin\\n\"\n",
    "            + \"        found_pattern = 0;\\n\"  # Initialize the flag to 0\n",
    "            # + '        $display(\"Checking for test cases where output is 1:\");\\n'\n",
    "            + f\"        for (i = 0; i < {2**len(variables)}; i = i + 1) begin\\n\"\n",
    "            + \"            { \" + \", \".join(variables) + \" } = i;\\n\"\n",
    "            + \"            #1; // Small delay for each evaluation\\n\"\n",
    "            + \"            if (result) begin\\n\"\n",
    "            + \"                found_pattern = 1;\\n\"  # Set the flag if a pattern is found\n",
    "            + '                $display(\"%b,\", { ' + \", \".join(variables) + \" });\\n\"\n",
    "            + \"            end\\n\"\n",
    "            + \"        end\\n\"\n",
    "            + \"        if (!found_pattern) begin\\n\"\n",
    "            + \"        end\\n\"\n",
    "            + \"    end\\n\"\n",
    "            + \"endmodule\\n\"\n",
    "        )\n",
    "\n",
    "        # Writing the Verilog code to files\n",
    "        with open(\"LogicalExpression.v\", \"w\") as module_file:\n",
    "            module_file.write(module_code)\n",
    "\n",
    "        with open(\"LogicalExpression.v\", \"a\") as testbench_file:\n",
    "            testbench_file.write(testbench_code)\n",
    "\n",
    "        # os.system(\"iverilog -o run LogicalExpression.v\")\n",
    "        # os.system(\"vvp run\")\n",
    "        compile_cmd = f\"iverilog -o run LogicalExpression.v\"\n",
    "        subprocess.run(compile_cmd, shell=True, check=True, text=True)\n",
    "\n",
    "        # Run the compiled Verilog file\n",
    "        run_cmd = \"vvp run\"\n",
    "        result = subprocess.run(run_cmd, shell=True, check=True, text=True, stdout=subprocess.PIPE)\n",
    "\n",
    "        # Capture and process the output\n",
    "        output_lines = result.stdout.strip().splitlines()  # Split into lines\n",
    "        processed_output = [line.rstrip(',') for line in output_lines]  # Remove trailing commas\n",
    "        # print(processed_output)\n",
    "        # print()\n",
    "\n",
    "\n",
    "        ##checker\n",
    "        select = 0\n",
    "        output_node = output\n",
    "        parsed_stuck_node = copy.deepcopy(parsed_circuit)\n",
    "        parsed_stuck_node['outputs'] = [stuck_node]\n",
    "        primary_input = parsed_stuck_node['inputs'][0]\n",
    "        base_expressions = backtrack_for_stuck_node(parsed_circuit, primary_input,select,output_node)\n",
    "        # true_expression = base_expressions[0]\n",
    "        # print()\n",
    "        # print()\n",
    "        # print(resolved_expressions)\n",
    "        # print()\n",
    "        # print()\n",
    "        faulty_base_expression= backtrack_for_stuck_node(parsed_circuit,stuck_node,select,output_node)\n",
    "        true_expression = base_expressions[0]\n",
    "        print(\"output expressions:\")\n",
    "        print(true_expression)\n",
    "        print(\"patterns that satisfy the given condition are:\")\n",
    "        print((variables),\"rest all are x(don't cares)\")\n",
    "        if stuck_node in variables:\n",
    "                # Replace occurrences of stuck_node with stuck_node_new\n",
    "                stuck_node_regex = r'(?<!\\w)' + re.escape(stuck_node) + r'(?!\\w)'\n",
    "                faulty_expression = re.sub(stuck_node_regex, f'{stuck_node}_new', faulty_base_expression[0])\n",
    "                stuck_node = f\"{stuck_node}_new\"\n",
    "        else:\n",
    "            faulty_expression = faulty_base_expression[0]\n",
    "\n",
    "        # print(faulty_expression)\n",
    "        # print(len(processed_output))\n",
    "        # Generate Verilog file\n",
    "        if(len(processed_output)):\n",
    "            generate_verilog(variables, processed_output, true_expression, faulty_expression, stuck_node, SA_0_1)\n",
    "            compile_cmd = f\"iverilog -o run generated_verilog.v\"\n",
    "            subprocess.run(compile_cmd, shell=True, check=True, text=True)\n",
    "\n",
    "            # Run the compiled Verilog file\n",
    "            run_cmd = \"vvp run\"\n",
    "            result = subprocess.run(run_cmd, shell=True, check=True, text=True, stdout=subprocess.PIPE)\n",
    "            raw_output = result.stdout.strip()  # Remove leading/trailing whitespace\n",
    "            output_lines = raw_output.split(\"\\n\")  # Split into lines\n",
    "            # print(output_lines)\n",
    "            for i in range(0,len(output_lines)):\n",
    "                print(output_lines[i])\n",
    "        else:\n",
    "            print(\"no pattern detected\")\n",
    "    else:\n",
    "        # print(f\"running this code is computationally expensive since the output is dependent on {len(variables)} input parameters\\n\")\n",
    "        module_code = (\n",
    "            \"module LogicalExpression(\\n\"\n",
    "            + \"    input \" + \", \".join(variables) + \",\\n\"\n",
    "            + \"    output result\\n);\\n\"\n",
    "            + f\"    assign result = {boolean_difference.split('= ')[1]};\\n\"\n",
    "            + \"endmodule\\n\"\n",
    "        )\n",
    "\n",
    "        # Generating Verilog testbench code\n",
    "# Generating Verilog testbench code\n",
    "        testbench_code = (\n",
    "            \"module Testbench();\\n\"\n",
    "            + \"    reg \" + \", \".join(variables) + \";\\n\"\n",
    "            + \"    wire result;\\n\\n\"\n",
    "            + \"    // Instantiate the module\\n\"\n",
    "            + \"    LogicalExpression dut (\\n\"\n",
    "            + \"        .\" + \", .\".join([f\"{name}({name})\" for name in variables]) + \",\\n\"\n",
    "            + \"        .result(result)\\n\"\n",
    "            + \"    );\\n\\n\"\n",
    "            + \"    // Test all possible binary combinations\\n\"\n",
    "            + \"    integer i;\\n\"\n",
    "            + \"    reg found_pattern;\\n\\n\"  # Flag to track if a pattern is found\n",
    "            + \"    initial begin\\n\"\n",
    "            + \"        found_pattern = 0;\\n\"  # Initialize the flag to 0\n",
    "            # + '        $display(\"Checking for test cases where output is 1:\");\\n'\n",
    "            + f\"        for (i = 0; i < 1000; i = i + 1) begin\\n\"\n",
    "            + \"            { \" + \", \".join(variables) + \" } = i;\\n\"\n",
    "            + \"            #1; // Small delay for each evaluation\\n\"\n",
    "            + \"            if (result) begin\\n\"\n",
    "            + \"                found_pattern = 1;\\n\"  # Set the flag if a pattern is found\n",
    "            + '                $display(\"%b,\", { ' + \", \".join(variables) + \" });\\n\"\n",
    "            + \"            end\\n\"\n",
    "            + \"        end\\n\"\n",
    "            + \"        if (!found_pattern) begin\\n\"\n",
    "            + \"        end\\n\"\n",
    "            + \"    end\\n\"\n",
    "            + \"endmodule\\n\"\n",
    "        )\n",
    "\n",
    "        # Writing the Verilog code to files\n",
    "        with open(\"LogicalExpression.v\", \"w\") as module_file:\n",
    "            module_file.write(module_code)\n",
    "\n",
    "        with open(\"LogicalExpression.v\", \"a\") as testbench_file:\n",
    "            testbench_file.write(testbench_code)\n",
    "\n",
    "        # os.system(\"iverilog -o run LogicalExpression.v\")\n",
    "        # os.system(\"vvp run\")\n",
    "        compile_cmd = f\"iverilog -o run LogicalExpression.v\"\n",
    "        subprocess.run(compile_cmd, shell=True, check=True, text=True)\n",
    "\n",
    "        # Run the compiled Verilog file\n",
    "        run_cmd = \"vvp run\"\n",
    "        result = subprocess.run(run_cmd, shell=True, check=True, text=True, stdout=subprocess.PIPE)\n",
    "\n",
    "        # Capture and process the output\n",
    "        output_lines = result.stdout.strip().splitlines()  # Split into lines\n",
    "        processed_output = [line.rstrip(',') for line in output_lines]  # Remove trailing commas\n",
    "        # print(processed_output)\n",
    "        # print()\n",
    "\n",
    "\n",
    "        ##checker\n",
    "        select = 0\n",
    "        output_node = output\n",
    "        parsed_stuck_node = copy.deepcopy(parsed_circuit)\n",
    "        parsed_stuck_node['outputs'] = [stuck_node]\n",
    "        primary_input = parsed_stuck_node['inputs'][0]\n",
    "        base_expressions = backtrack_for_stuck_node(parsed_circuit, primary_input,select,output_node)\n",
    "        faulty_base_expression= backtrack_for_stuck_node(parsed_circuit,stuck_node,select,output_node)\n",
    "        true_expression = base_expressions[0]\n",
    "        print(\"output expressions:\")\n",
    "        print(true_expression)\n",
    "        print(\"patterns that satisfy the given condition are:\")\n",
    "        print((variables),\"rest all are x(don't cares)\")\n",
    "        if stuck_node in variables:\n",
    "                # Replace occurrences of stuck_node with stuck_node_new\n",
    "                stuck_node_regex = r'(?<!\\w)' + re.escape(stuck_node) + r'(?!\\w)'\n",
    "                faulty_expression = re.sub(stuck_node_regex, f'{stuck_node}_new', faulty_base_expression[0])\n",
    "                stuck_node = f\"{stuck_node}_new\"\n",
    "        else:\n",
    "            faulty_expression = faulty_base_expression[0]\n",
    "\n",
    "        # print(faulty_expression)\n",
    "        # print(len(processed_output))\n",
    "        # Generate Verilog file\n",
    "        if(len(processed_output)):\n",
    "            generate_verilog(variables, processed_output, true_expression, faulty_expression, stuck_node, SA_0_1)\n",
    "            compile_cmd = f\"iverilog -o run generated_verilog.v\"\n",
    "            subprocess.run(compile_cmd, shell=True, check=True, text=True)\n",
    "\n",
    "            # Run the compiled Verilog file\n",
    "            run_cmd = \"vvp run\"\n",
    "            result = subprocess.run(run_cmd, shell=True, check=True, text=True, stdout=subprocess.PIPE)\n",
    "            raw_output = result.stdout.strip()  # Remove leading/trailing whitespace\n",
    "            output_lines = raw_output.split(\"\\n\")  # Split into lines\n",
    "            # print(output_lines)\n",
    "            for i in range(0,len(output_lines)):\n",
    "                print(output_lines[i])\n",
    "        else:\n",
    "            print(\"no pattern detected\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.12"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
