#MicroXplorer Configuration settings - do not modify
ADC3.Channel-1\#ChannelRegularConversion=ADC_CHANNEL_2
ADC3.CommonPathInternal=ADC_INTERNAL_NONE
ADC3.IPParameters=Rank-1\#ChannelRegularConversion,Channel-1\#ChannelRegularConversion,SingleDiff-1\#ChannelRegularConversion,SamplingTime-1\#ChannelRegularConversion,OffsetNumber-1\#ChannelRegularConversion,NbrOfConversionFlag,CommonPathInternal
ADC3.NbrOfConversionFlag=1
ADC3.OffsetNumber-1\#ChannelRegularConversion=ADC_OFFSET_NONE
ADC3.Rank-1\#ChannelRegularConversion=1
ADC3.SamplingTime-1\#ChannelRegularConversion=ADC_SAMPLETIME_2CYCLES_5
ADC3.SingleDiff-1\#ChannelRegularConversion=ADC_DIFFERENTIAL_ENDED
BootROMA35.IPs=BSEC,HASH,IWDG1,IWDG2,LPDMA1,PKA,RNG,SAES,STGEN,TAMP,GPIO,PWR,SDMMC1
CAD.formats=
CAD.pinconfig=
CAD.provider=
COMBOPHY_REXT.GPIOParameters=PinAttribute
COMBOPHY_REXT.Mode=Root_Complex_External
COMBOPHY_REXT.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
COMBOPHY_REXT.Signal=COMBOPHY_REXT
COMBOPHY_RX1N.GPIOParameters=PinAttribute
COMBOPHY_RX1N.Mode=Root_Complex_External
COMBOPHY_RX1N.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
COMBOPHY_RX1N.Signal=COMBOPHY_RX1N
COMBOPHY_RX1P.GPIOParameters=PinAttribute
COMBOPHY_RX1P.Mode=Root_Complex_External
COMBOPHY_RX1P.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
COMBOPHY_RX1P.Signal=COMBOPHY_RX1P
COMBOPHY_TX1N.GPIOParameters=PinAttribute
COMBOPHY_TX1N.Mode=Root_Complex_External
COMBOPHY_TX1N.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
COMBOPHY_TX1N.Signal=COMBOPHY_TX1N
COMBOPHY_TX1P.GPIOParameters=PinAttribute
COMBOPHY_TX1P.Mode=Root_Complex_External
COMBOPHY_TX1P.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
COMBOPHY_TX1P.Signal=COMBOPHY_TX1P
CSI_CKN.GPIOParameters=PinAttribute
CSI_CKN.Mode=CSI_D0_D1
CSI_CKN.PinAttribute=CortexA35NSOS
CSI_CKN.Signal=CSI_CKN
CSI_CKP.GPIOParameters=PinAttribute
CSI_CKP.Mode=CSI_D0_D1
CSI_CKP.PinAttribute=CortexA35NSOS
CSI_CKP.Signal=CSI_CKP
CSI_D0N.GPIOParameters=PinAttribute
CSI_D0N.Mode=CSI_D0_D1
CSI_D0N.PinAttribute=CortexA35NSOS
CSI_D0N.Signal=CSI_D0N
CSI_D0P.GPIOParameters=PinAttribute
CSI_D0P.Mode=CSI_D0_D1
CSI_D0P.PinAttribute=CortexA35NSOS
CSI_D0P.Signal=CSI_D0P
CSI_D1N.GPIOParameters=PinAttribute
CSI_D1N.Mode=CSI_D0_D1
CSI_D1N.PinAttribute=CortexA35NSOS
CSI_D1N.Signal=CSI_D1N
CSI_D1P.GPIOParameters=PinAttribute
CSI_D1P.Mode=CSI_D0_D1
CSI_D1P.PinAttribute=CortexA35NSOS
CSI_D1P.Signal=CSI_D1P
CSI_REXT.GPIOParameters=PinAttribute
CSI_REXT.Mode=CSI_D0_D1
CSI_REXT.PinAttribute=CortexA35NSOS
CSI_REXT.Signal=CSI_REXT
CortexA35NSOS.IPs=CRYP1,ETH1,GPU,HDP,HPDMA1,HPDMA2,HPDMA3,LPDMA1,OCTOSPI1,PCIE,RCC,RTC,VDEC,VENC,GPIO,GIC,ETH2,I2C2,IWDG2,DDR_CTRL_PHY,USB3DR,CORTEX_M33,LTDC,USBH_HS,LVDS,FDCAN1,FDCAN2,FDCAN3,CSI,DCMIPP,DSIHOST
CortexA35NSSSBL.IPs=HPDMA1,HPDMA2,HPDMA3,LPDMA1,RCC,GPIO,CORTEX_M33,LTDC,OCTOSPI1,CRYP1,ETH1,ETH2,GPU,I2C2,IWDG2,PCIE,USB3DR,DSIHOST,GIC
CortexA35SFSBLA.IPs=BSEC,DDR_CTRL_PHY,HASH,HPDMA1,HPDMA2,HPDMA3,IWDG1,LPDMA1,PKA,PWR,RCC,RNG,SAES,STGEN,TAMP,GPIO,I2C7,USART2,SDMMC1
CortexA35SSecureOS.IPs=BSEC,DDR_CTRL_PHY,HASH,HPDMA1,HPDMA2,HPDMA3,IWDG1,LPDMA1,OCTOSPIM,OTFDEC1,OTFDEC2,PKA,PWR,RCC,SAES,STGEN,TAMP,GPIO,GIC\:I,I2C7,USART1,SERC,VREFBUF,CORTEX_M33,LTDC,LPTIM1,OCTOSPI2,USART2
CortexM33NS.IPs=HPDMA1,HPDMA2,HPDMA3,IWDG4,LPDMA1,PWR,RCC,RTC,SYS\:I,GPIO\:I,NVIC2\:I,WWDG1,ADC3,DCACHE,ICACHE,I2C1,I2C8,LPUART1,TIM6,TIM8,USBPD,UCPD1,ADF1
DDR_CTRL_PHY.FREQUENCY_0=600
DDR_CTRL_PHY.IPParameters=memclk,nRTP,tRC,FREQUENCY_0,nWR,device_width
DDR_CTRL_PHY.device_width=16
DDR_CTRL_PHY.memclk=600
DDR_CTRL_PHY.nRTP=5
DDR_CTRL_PHY.nWR=9
DDR_CTRL_PHY.tRC=50
DSIHOST_CKN.GPIOParameters=PinAttribute
DSIHOST_CKN.Mode=DSIHost_Video
DSIHOST_CKN.PinAttribute=
DSIHOST_CKN.Signal=DSIHOST_CKN
DSIHOST_CKP.GPIOParameters=PinAttribute
DSIHOST_CKP.Mode=DSIHost_Video
DSIHOST_CKP.PinAttribute=
DSIHOST_CKP.Signal=DSIHOST_CKP
DSIHOST_D0N.GPIOParameters=PinAttribute
DSIHOST_D0N.Mode=DSIHost_Video
DSIHOST_D0N.PinAttribute=
DSIHOST_D0N.Signal=DSIHOST_D0N
DSIHOST_D0P.GPIOParameters=PinAttribute
DSIHOST_D0P.Mode=DSIHost_Video
DSIHOST_D0P.PinAttribute=
DSIHOST_D0P.Signal=DSIHOST_D0P
DSIHOST_D1N.GPIOParameters=PinAttribute
DSIHOST_D1N.Mode=DSIHost_Video
DSIHOST_D1N.PinAttribute=
DSIHOST_D1N.Signal=DSIHOST_D1N
DSIHOST_D1P.GPIOParameters=PinAttribute
DSIHOST_D1P.Mode=DSIHost_Video
DSIHOST_D1P.PinAttribute=
DSIHOST_D1P.Signal=DSIHOST_D1P
DSIHOST_D2N.GPIOParameters=PinAttribute
DSIHOST_D2N.Mode=DSIHost_Video
DSIHOST_D2N.PinAttribute=
DSIHOST_D2N.Signal=DSIHOST_D2N
DSIHOST_D2P.GPIOParameters=PinAttribute
DSIHOST_D2P.Mode=DSIHost_Video
DSIHOST_D2P.PinAttribute=
DSIHOST_D2P.Signal=DSIHOST_D2P
DSIHOST_D3N.GPIOParameters=PinAttribute
DSIHOST_D3N.Mode=DSIHost_Video
DSIHOST_D3N.PinAttribute=
DSIHOST_D3N.Signal=DSIHOST_D3N
DSIHOST_D3P.GPIOParameters=PinAttribute
DSIHOST_D3P.Mode=DSIHost_Video
DSIHOST_D3P.PinAttribute=
DSIHOST_D3P.Signal=DSIHOST_D3P
ETH1.IPParameters=MediaInterface
ETH1.MediaInterface=HAL_ETH_RMII_MODE
ETH2.IPParameters=MediaInterface
ETH2.MediaInterface=HAL_ETH_RMII_MODE
FDCAN1.CalculateBaudRateNominal=1499999
FDCAN1.CalculateTimeBitNominal=666
FDCAN1.CalculateTimeQuantumNominal=133.33333333333334
FDCAN1.IPParameters=CalculateTimeQuantumNominal,CalculateTimeBitNominal,CalculateBaudRateNominal
FDCAN3.CalculateBaudRateNominal=1499999
FDCAN3.CalculateTimeBitNominal=666
FDCAN3.CalculateTimeQuantumNominal=133.33333333333334
FDCAN3.IPParameters=CalculateTimeQuantumNominal,CalculateTimeBitNominal,CalculateBaudRateNominal
File.Version=6
GIC.ETH1_LPI_IRQn=true\:false\:High level
GIC.ETH1_PMT_IRQn=true\:false\:High level
GIC.ETH1_SBD_IRQn=true\:false\:High level
GIC.HASH_IRQn=true\:false\:High level
GIC.I2C2_IRQn=true\:false\:High level
GIC.I2C7_IRQn=true\:false\:High level
GIC.LPTIM1_IRQn=true\:false\:High level
GIC.LTDC_IRQn=true\:false\:High level
GIC.OCTOSPI2_IRQn=true\:false\:High level
GIC.RCC_IRQn=true\:false\:High level
GIC.RCC_WAKEUP_IRQn=true\:false\:High level
GIC.RTC_IRQn=true\:false\:High level
GIC.RTC_S_IRQn=true\:false\:High level
GIC.USART2_IRQn=true\:false\:High level
GPIO.groupedBy=Group By Peripherals
I2C2.IPParameters=Timing
I2C2.Timing=0x10C0ECFF
I2C7.IPParameters=Timing
I2C7.Timing=0x307075B1
KeepUserPlacement=true
LVDS_D0N.GPIOParameters=PinAttribute
LVDS_D0N.Mode=Single_Link
LVDS_D0N.PinAttribute=CortexA35NSOS
LVDS_D0N.Signal=LVDS_D0N
LVDS_D0P.GPIOParameters=PinAttribute
LVDS_D0P.Mode=Single_Link
LVDS_D0P.PinAttribute=CortexA35NSOS
LVDS_D0P.Signal=LVDS_D0P
LVDS_D1N.GPIOParameters=PinAttribute
LVDS_D1N.Mode=Single_Link
LVDS_D1N.PinAttribute=CortexA35NSOS
LVDS_D1N.Signal=LVDS_D1N
LVDS_D1P.GPIOParameters=PinAttribute
LVDS_D1P.Mode=Single_Link
LVDS_D1P.PinAttribute=CortexA35NSOS
LVDS_D1P.Signal=LVDS_D1P
Mcu.CPN=STM32MP257FAK3
Mcu.Context0=BootROMA35
Mcu.Context1=CortexA35SFSBLA
Mcu.Context2=CortexA35SSecureOS
Mcu.Context3=CortexA35NSSSBL
Mcu.Context4=CortexA35NSOS
Mcu.Context5=CortexM33NS
Mcu.ContextNb=6
Mcu.ContextProject=A35TD_TZDIS
Mcu.Family=STM32MP2
Mcu.IP0=ADC3
Mcu.IP1=BSEC
Mcu.IP10=FDCAN1
Mcu.IP11=FDCAN3
Mcu.IP12=GIC
Mcu.IP13=GPU
Mcu.IP14=HASH
Mcu.IP15=I2C2
Mcu.IP16=I2C7
Mcu.IP17=IWDG1
Mcu.IP18=LPTIM1
Mcu.IP19=LTDC
Mcu.IP2=CORTEX_M33
Mcu.IP20=LVDS
Mcu.IP21=NVIC2
Mcu.IP22=OCTOSPI2
Mcu.IP23=OCTOSPIM
Mcu.IP24=PCIE
Mcu.IP25=PKA
Mcu.IP26=PWR
Mcu.IP27=RCC
Mcu.IP28=RIF
Mcu.IP29=RNG
Mcu.IP3=CRYP1
Mcu.IP30=RTC
Mcu.IP31=SAES
Mcu.IP32=SDMMC1
Mcu.IP33=SERC
Mcu.IP34=STGEN
Mcu.IP35=SYS
Mcu.IP36=USART2
Mcu.IP37=USB3DR
Mcu.IP38=USBH_HS
Mcu.IP39=VDEC
Mcu.IP4=CSI
Mcu.IP40=VENC
Mcu.IP5=DCMIPP
Mcu.IP6=DDR_CTRL_PHY
Mcu.IP7=DSIHOST
Mcu.IP8=ETH1
Mcu.IP9=ETH2
Mcu.IPNb=41
Mcu.Name=STM32MP257FAKx
Mcu.Package=VFBGA424
Mcu.Pin0=CSI_D0N
Mcu.Pin1=DSIHOST_D3P
Mcu.Pin10=DSIHOST_D3N
Mcu.Pin100=USB3DR_DP
Mcu.Pin101=USB3DR_TXRTUNE
Mcu.Pin102=COMBOPHY_RX1N
Mcu.Pin103=COMBOPHY_REXT
Mcu.Pin104=OSC_IN
Mcu.Pin105=PG2
Mcu.Pin106=PC8
Mcu.Pin107=PC10
Mcu.Pin108=PH13
Mcu.Pin109=PC1
Mcu.Pin11=DSIHOST_D2P
Mcu.Pin110=PA4
Mcu.Pin111=PH5
Mcu.Pin112=USBH_HS_DM
Mcu.Pin113=USB3DR_DM
Mcu.Pin114=COMBOPHY_RX1P
Mcu.Pin115=VP_BSEC_VS_BSEC
Mcu.Pin116=VP_CORTEX_M33_VS_CORTEX_M33
Mcu.Pin117=VP_CRYP1_VS_CRYP
Mcu.Pin118=VP_DCMIPP_VS_PIPE0
Mcu.Pin119=VP_DCMIPP_CSI
Mcu.Pin12=DSIHOST_D0P
Mcu.Pin120=VP_DDR_CTRL_PHY_LPDDR4
Mcu.Pin121=VP_DDR_CTRL_PHY_VS_32BITS
Mcu.Pin122=VP_DDR_CTRL_PHY_VS_2Gb
Mcu.Pin123=VP_GPU_VS_GPU
Mcu.Pin124=VP_HASH_VS_HASH
Mcu.Pin125=VP_ICACHE_VS_SECURE_ICACHE_REG
Mcu.Pin126=VP_IWDG1_VS_IWDG
Mcu.Pin127=VP_LPTIM1_VS_LPTIM_counterModeInternalClock
Mcu.Pin128=VP_LTDC_DSIMode
Mcu.Pin129=VP_OCTOSPI2_VS_dual
Mcu.Pin13=DSIHOST_D1P
Mcu.Pin130=VP_OCTOSPIM_VS_IO
Mcu.Pin131=VP_PKA_VS_PKA
Mcu.Pin132=VP_PWR_V_PVD_IN
Mcu.Pin133=VP_RNG_VS_RNG
Mcu.Pin134=VP_RTC_VS_RTC_Activate
Mcu.Pin135=VP_RTC_VS_RTC_Calendar
Mcu.Pin136=VP_RTC_VS_RTC_WakeUp_intern
Mcu.Pin137=VP_SAES_VS_SAES
Mcu.Pin138=VP_SERC_VS_SERC
Mcu.Pin139=VP_STGEN_VS_STGEN
Mcu.Pin14=PB0
Mcu.Pin140=VP_SYS_VS_Systick
Mcu.Pin141=VP_VDEC_VS_VDEC
Mcu.Pin142=VP_VENC_VS_VENC
Mcu.Pin15=PB4
Mcu.Pin16=PD0
Mcu.Pin17=PD5
Mcu.Pin18=PE0
Mcu.Pin19=PE4
Mcu.Pin2=DSIHOST_D2N
Mcu.Pin20=PE11
Mcu.Pin21=PE14
Mcu.Pin22=LVDS_D1P
Mcu.Pin23=LVDS_D1N
Mcu.Pin24=CSI_CKP
Mcu.Pin25=CSI_D1N
Mcu.Pin26=DSIHOST_CKP
Mcu.Pin27=DSIHOST_CKN
Mcu.Pin28=DSIHOST_D0N
Mcu.Pin29=PB5
Mcu.Pin3=DSIHOST_D1N
Mcu.Pin30=PD4
Mcu.Pin31=PE1
Mcu.Pin32=PE2
Mcu.Pin33=PE3
Mcu.Pin34=PE5
Mcu.Pin35=PE8
Mcu.Pin36=PE13
Mcu.Pin37=PE12
Mcu.Pin38=CSI_CKN
Mcu.Pin39=PD2
Mcu.Pin4=PB11
Mcu.Pin40=PE15
Mcu.Pin41=PD15
Mcu.Pin42=PD14
Mcu.Pin43=CSI_REXT
Mcu.Pin44=PB9
Mcu.Pin45=PD3
Mcu.Pin46=PI6
Mcu.Pin47=PG9
Mcu.Pin48=PG10
Mcu.Pin49=PI1
Mcu.Pin5=PD1
Mcu.Pin50=PG13
Mcu.Pin51=PF13
Mcu.Pin52=PF14
Mcu.Pin53=PZ8
Mcu.Pin54=PZ7
Mcu.Pin55=PZ4
Mcu.Pin56=PZ3
Mcu.Pin57=OSC32_OUT
Mcu.Pin58=OSC32_IN
Mcu.Pin59=PG3
Mcu.Pin6=LVDS_D0P
Mcu.Pin60=PC3
Mcu.Pin61=PH9
Mcu.Pin62=PF0
Mcu.Pin63=PA8
Mcu.Pin64=UCPD1_CC2
Mcu.Pin65=PF7
Mcu.Pin66=PC6
Mcu.Pin67=PA14
Mcu.Pin68=PC0
Mcu.Pin69=UCPD1_CC1
Mcu.Pin7=LVDS_D0N
Mcu.Pin70=PF6
Mcu.Pin71=PC4
Mcu.Pin72=PF2
Mcu.Pin73=PG1
Mcu.Pin74=PC11
Mcu.Pin75=PC5
Mcu.Pin76=PA11
Mcu.Pin77=PA13
Mcu.Pin78=COMBOPHY_TX1N
Mcu.Pin79=PF11
Mcu.Pin8=CSI_D0P
Mcu.Pin80=PF10
Mcu.Pin81=PC12
Mcu.Pin82=PF9
Mcu.Pin83=PC9
Mcu.Pin84=PF8
Mcu.Pin85=PF1
Mcu.Pin86=PC2
Mcu.Pin87=PA15
Mcu.Pin88=PH11
Mcu.Pin89=USBH_HS_TXRTUNE
Mcu.Pin9=CSI_D1P
Mcu.Pin90=COMBOPHY_TX1P
Mcu.Pin91=PCIE_CLKINP
Mcu.Pin92=PCIE_CLKINN
Mcu.Pin93=OSC_OUT
Mcu.Pin94=PA0
Mcu.Pin95=PG0
Mcu.Pin96=PC7
Mcu.Pin97=PH12
Mcu.Pin98=PH10
Mcu.Pin99=USBH_HS_DP
Mcu.PinsNb=143
Mcu.ThirdPartyNb=0
Mcu.UserConstants=
Mcu.UserName=STM32MP257FAKx
MxCube.Version=6.12.0
MxDb.Version=DB.6.0.120
NVIC2.BusFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.ForceEnableDMAVector=true
NVIC2.HardFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.PriorityGroup=NVIC_PRIORITYGROUP_4
NVIC2.RCC_WAKEUP_IRQn=true\:0\:0\:false\:false\:true\:false\:true\:true
NVIC2.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.SecureFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
NVIC2.SysTick_IRQn=true\:15\:0\:false\:false\:true\:false\:true\:false
NVIC2.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
OSC32_IN.GPIOParameters=PinAttribute
OSC32_IN.Mode=LSE-External-Clock-Source
OSC32_IN.PinAttribute=
OSC32_IN.Signal=RCC_OSC32_IN
OSC32_OUT.GPIOParameters=PinAttribute
OSC32_OUT.Mode=LSE-External-Clock-Source
OSC32_OUT.PinAttribute=
OSC32_OUT.Signal=RCC_OSC32_OUT
OSC_IN.GPIOParameters=PinAttribute
OSC_IN.Mode=HSE-External-Clock-Source
OSC_IN.PinAttribute=
OSC_IN.Signal=RCC_OSC_IN
OSC_OUT.GPIOParameters=PinAttribute
OSC_OUT.Mode=HSE-External-Clock-Source
OSC_OUT.PinAttribute=
OSC_OUT.Signal=RCC_OSC_OUT
PA0.GPIOParameters=PinAttribute
PA0.Locked=true
PA0.Mode=WakeUp1
PA0.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PA0.Signal=PWR_WKUP1
PA11.GPIOParameters=PinAttribute
PA11.Locked=true
PA11.Mode=RGMII (Reduced GMII)
PA11.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA11.Signal=ETH1_RGMII_RX_CTL
PA13.GPIOParameters=PinAttribute
PA13.Locked=true
PA13.Mode=RGMII (Reduced GMII)
PA13.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA13.Signal=ETH1_RGMII_TX_CTL
PA14.GPIOParameters=PinAttribute
PA14.Locked=true
PA14.Mode=RGMII (Reduced GMII)
PA14.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA14.Signal=ETH1_RGMII_RX_CLK
PA15.GPIOParameters=PinAttribute
PA15.Locked=true
PA15.Mode=RGMII (Reduced GMII)
PA15.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PA15.Signal=ETH1_RGMII_TXD0
PA4.GPIOParameters=PinAttribute
PA4.Locked=true
PA4.Mode=Asynchronous
PA4.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PA4.Signal=USART2_TX
PA8.GPIOParameters=PinAttribute
PA8.Locked=true
PA8.Mode=Asynchronous
PA8.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PA8.Signal=USART2_RX
PB0.GPIOParameters=PinAttribute
PB0.Locked=true
PB0.PinAttribute=CortexA35NSOS
PB0.Signal=I2S2_CK
PB11.GPIOParameters=PinAttribute
PB11.Locked=true
PB11.Mode=FDCAN_Activate
PB11.PinAttribute=CortexA35NSOS
PB11.Signal=FDCAN1_RX
PB4.GPIOParameters=PinAttribute
PB4.Locked=true
PB4.Mode=I2C
PB4.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PB4.Signal=I2C2_SDA
PB5.GPIOParameters=PinAttribute
PB5.Locked=true
PB5.Mode=I2C
PB5.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PB5.Signal=I2C2_SCL
PB9.GPIOParameters=PinAttribute
PB9.Locked=true
PB9.Mode=FDCAN_Activate
PB9.PinAttribute=CortexA35NSOS
PB9.Signal=FDCAN1_TX
PC0.GPIOParameters=PinAttribute
PC0.Locked=true
PC0.Mode=RGMII (Reduced GMII)
PC0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC0.Signal=ETH1_RGMII_GTX_CLK
PC1.GPIOParameters=PinAttribute
PC1.Locked=true
PC1.Mode=RGMII (Reduced GMII)
PC1.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC1.Signal=ETH1_RGMII_TXD1
PC10.GPIOParameters=PinAttribute
PC10.Locked=true
PC10.Mode=RGMII (Reduced GMII)
PC10.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC10.Signal=ETH2_RGMII_TXD3
PC11.GPIOParameters=PinAttribute
PC11.Locked=true
PC11.Mode=RGMII (Reduced GMII)
PC11.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC11.Signal=ETH2_RGMII_RXD3
PC12.GPIOParameters=PinAttribute
PC12.Locked=true
PC12.Mode=RGMII (Reduced GMII)
PC12.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC12.Signal=ETH2_RGMII_RXD1
PC2.GPIOParameters=PinAttribute
PC2.Locked=true
PC2.Mode=RGMII (Reduced GMII)
PC2.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC2.Signal=ETH1_RGMII_RXD1
PC3.GPIOParameters=PinAttribute
PC3.Locked=true
PC3.Mode=RGMII (Reduced GMII)
PC3.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC3.Signal=ETH2_RGMII_RX_CTL
PC4.GPIOParameters=PinAttribute
PC4.Locked=true
PC4.Mode=RGMII (Reduced GMII)
PC4.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC4.Signal=ETH2_RGMII_TX_CTL
PC5.GPIOParameters=PinAttribute
PC5.Locked=true
PC5.Mode=RGMII (Reduced GMII)
PC5.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC5.Signal=ETH2_MDIO
PC6.GPIOParameters=PinAttribute
PC6.Locked=true
PC6.Mode=RGMII (Reduced GMII)
PC6.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC6.Signal=ETH2_MDC
PC7.GPIOParameters=PinAttribute
PC7.Locked=true
PC7.Mode=RGMII (Reduced GMII)
PC7.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC7.Signal=ETH2_RGMII_TXD0
PC8.GPIOParameters=PinAttribute
PC8.Locked=true
PC8.Mode=RGMII (Reduced GMII)
PC8.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC8.Signal=ETH2_RGMII_TXD1
PC9.GPIOParameters=PinAttribute
PC9.Locked=true
PC9.Mode=RGMII (Reduced GMII)
PC9.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PC9.Signal=ETH2_RGMII_TXD2
PCIE_CLKINN.GPIOParameters=PinAttribute
PCIE_CLKINN.Mode=Root_Complex_External
PCIE_CLKINN.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PCIE_CLKINN.Signal=PCIE_CLKINN
PCIE_CLKINP.GPIOParameters=PinAttribute
PCIE_CLKINP.Mode=Root_Complex_External
PCIE_CLKINP.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PCIE_CLKINP.Signal=PCIE_CLKINP
PD0.GPIOParameters=PinAttribute
PD0.Locked=true
PD0.Mode=OCTOSPI2_Port1Single
PD0.PinAttribute=CortexA35SSecureOS
PD0.Signal=OCTOSPIM_P1_CLK
PD1.GPIOParameters=PinAttribute
PD1.Locked=true
PD1.Mode=FDCAN_Activate
PD1.PinAttribute=CortexA35NSOS
PD1.Signal=FDCAN3_RX
PD14.GPIOParameters=PinAttribute
PD14.Locked=true
PD14.Mode=I2C
PD14.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PD14.Signal=I2C7_SDA
PD15.GPIOParameters=PinAttribute
PD15.Locked=true
PD15.Mode=I2C
PD15.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PD15.Signal=I2C7_SCL
PD2.GPIOParameters=PinAttribute
PD2.Locked=true
PD2.Mode=FDCAN_Activate
PD2.PinAttribute=CortexA35NSOS
PD2.Signal=FDCAN3_TX
PD3.GPIOParameters=PinAttribute
PD3.Locked=true
PD3.Mode=OCTOSPI2_Port1_NCS1
PD3.PinAttribute=CortexA35SSecureOS
PD3.Signal=OCTOSPIM_P1_NCS1
PD4.GPIOParameters=PinAttribute
PD4.Locked=true
PD4.Mode=OCTOSPI2_Port1Single
PD4.PinAttribute=CortexA35SSecureOS
PD4.Signal=OCTOSPIM_P1_IO0
PD5.GPIOParameters=PinAttribute
PD5.Locked=true
PD5.Mode=OCTOSPI2_Port1Single
PD5.PinAttribute=CortexA35SSecureOS
PD5.Signal=OCTOSPIM_P1_IO1
PE0.GPIOParameters=PinAttribute
PE0.Locked=true
PE0.Mode=SD_4_bits_Wide_bus
PE0.PinAttribute=CortexA35SFSBLA
PE0.Signal=SDMMC1_D2
PE1.GPIOParameters=PinAttribute
PE1.Locked=true
PE1.Mode=SD_4_bits_Wide_bus
PE1.PinAttribute=CortexA35SFSBLA
PE1.Signal=SDMMC1_D3
PE11.GPIOParameters=PinAttribute
PE11.Locked=true
PE11.PinAttribute=CortexA35NSOS
PE11.Signal=SDMMC2_D1
PE12.GPIOParameters=PinAttribute
PE12.Locked=true
PE12.PinAttribute=CortexA35NSOS
PE12.Signal=SDMMC2_D3
PE13.GPIOParameters=PinAttribute
PE13.Locked=true
PE13.PinAttribute=CortexA35NSOS
PE13.Signal=SDMMC2_D0
PE14.GPIOParameters=PinAttribute
PE14.Locked=true
PE14.PinAttribute=CortexA35NSOS
PE14.Signal=SDMMC2_CK
PE15.GPIOParameters=PinAttribute
PE15.Locked=true
PE15.PinAttribute=CortexA35NSOS
PE15.Signal=SDMMC2_CMD
PE2.GPIOParameters=PinAttribute
PE2.Locked=true
PE2.Mode=SD_4_bits_Wide_bus
PE2.PinAttribute=CortexA35SFSBLA
PE2.Signal=SDMMC1_CMD
PE3.GPIOParameters=PinAttribute
PE3.Locked=true
PE3.Mode=SD_4_bits_Wide_bus
PE3.PinAttribute=CortexA35SFSBLA
PE3.Signal=SDMMC1_CK
PE4.GPIOParameters=PinAttribute
PE4.Locked=true
PE4.Mode=SD_4_bits_Wide_bus
PE4.PinAttribute=CortexA35SFSBLA
PE4.Signal=SDMMC1_D0
PE5.GPIOParameters=PinAttribute
PE5.Locked=true
PE5.Mode=SD_4_bits_Wide_bus
PE5.PinAttribute=CortexA35SFSBLA
PE5.Signal=SDMMC1_D1
PE8.GPIOParameters=PinAttribute
PE8.Locked=true
PE8.PinAttribute=CortexA35NSOS
PE8.Signal=SDMMC2_D2
PF0.GPIOParameters=PinAttribute
PF0.Locked=true
PF0.Mode=RGMII (Reduced GMII)
PF0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF0.Signal=ETH1_MDC
PF1.GPIOParameters=PinAttribute
PF1.Locked=true
PF1.Mode=RGMII (Reduced GMII)
PF1.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF1.Signal=ETH1_RGMII_RXD0
PF10.GPIOParameters=PinAttribute
PF10.Locked=true
PF10.Mode=IN2-Differential
PF10.PinAttribute=CortexM33NS
PF10.Signal=ADC3_INP2
PF11.GPIOParameters=PinAttribute
PF11.Mode=IN2-Differential
PF11.PinAttribute=CortexM33NS
PF11.Signal=ADC3_INN2
PF13.GPIOParameters=PinAttribute
PF13.Locked=true
PF13.PinAttribute=CortexM33SSecureOS
PF13.Signal=USART6_TX
PF14.GPIOParameters=PinAttribute
PF14.Locked=true
PF14.PinAttribute=CortexM33SSecureOS
PF14.Signal=USART6_RX
PF2.GPIOParameters=PinAttribute
PF2.Locked=true
PF2.Mode=RGMII (Reduced GMII)
PF2.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF2.Signal=ETH1_MDIO
PF6.GPIOParameters=PinAttribute
PF6.Locked=true
PF6.Mode=RGMII (Reduced GMII)
PF6.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF6.Signal=ETH2_RGMII_RX_CLK
PF7.GPIOParameters=PinAttribute
PF7.Locked=true
PF7.Mode=RGMII (Reduced GMII)
PF7.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF7.Signal=ETH2_RGMII_GTX_CLK
PF8.GPIOParameters=PinAttribute
PF8.Locked=true
PF8.Mode=ETH 125MHz Clock Input
PF8.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF8.Signal=ETH2_RGMII_CLK125
PF9.GPIOParameters=PinAttribute
PF9.Locked=true
PF9.Mode=RGMII (Reduced GMII)
PF9.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PF9.Signal=ETH2_RGMII_RXD2
PG0.GPIOParameters=PinAttribute
PG0.Locked=true
PG0.Mode=RGMII (Reduced GMII)
PG0.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PG0.Signal=ETH2_RGMII_RXD0
PG1.GPIOParameters=PinAttribute
PG1.Locked=true
PG1.Mode=WakeUp3
PG1.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PG1.Signal=PWR_WKUP3
PG10.GPIOParameters=PinAttribute
PG10.Locked=true
PG10.PinAttribute=CortexM33SSecureOS
PG10.Signal=UART5_RX
PG13.GPIOParameters=PinAttribute
PG13.Locked=true
PG13.PinAttribute=CortexM33NS
PG13.Signal=I2C1_SCL
PG2.GPIOParameters=PinAttribute
PG2.Locked=true
PG2.Mode=WakeUp5
PG2.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PG2.Signal=PWR_WKUP5
PG3.GPIOParameters=PinAttribute
PG3.Locked=true
PG3.Mode=WakeUp6
PG3.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PG3.Signal=PWR_WKUP6
PG9.GPIOParameters=PinAttribute
PG9.Locked=true
PG9.PinAttribute=CortexM33SSecureOS
PG9.Signal=UART5_TX
PH10.GPIOParameters=PinAttribute
PH10.Locked=true
PH10.Mode=RGMII (Reduced GMII)
PH10.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PH10.Signal=ETH1_RGMII_TXD2
PH11.GPIOParameters=PinAttribute
PH11.Locked=true
PH11.Mode=RGMII (Reduced GMII)
PH11.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PH11.Signal=ETH1_RGMII_TXD3
PH12.GPIOParameters=PinAttribute
PH12.Locked=true
PH12.Mode=RGMII (Reduced GMII)
PH12.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PH12.Signal=ETH1_RGMII_RXD2
PH13.GPIOParameters=PinAttribute
PH13.Locked=true
PH13.Mode=RGMII (Reduced GMII)
PH13.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PH13.Signal=ETH1_RGMII_RXD3
PH5.GPIOParameters=PinAttribute
PH5.Locked=true
PH5.Mode=WakeUp2
PH5.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PH5.Signal=PWR_WKUP2
PH9.GPIOParameters=PinAttribute
PH9.Locked=true
PH9.Mode=ETH 125MHz Clock Input
PH9.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
PH9.Signal=ETH1_RGMII_CLK125
PI1.GPIOParameters=PinAttribute
PI1.Locked=true
PI1.PinAttribute=CortexM33NS
PI1.Signal=I2C1_SDA
PI6.GPIOParameters=PinAttribute
PI6.Locked=true
PI6.Mode=WakeUp4
PI6.PinAttribute=CortexA35SFSBLA,CortexA35SSecureOS
PI6.Signal=PWR_WKUP4
PZ3.GPIOParameters=PinAttribute
PZ3.Locked=true
PZ3.PinAttribute=CortexM33NS
PZ3.Signal=I2C8_SDA
PZ4.GPIOParameters=PinAttribute
PZ4.Locked=true
PZ4.PinAttribute=CortexM33NS
PZ4.Signal=I2C8_SCL
PZ7.GPIOParameters=PinAttribute
PZ7.Locked=true
PZ7.PinAttribute=CortexM33NS
PZ7.Signal=LPUART1_TX
PZ8.GPIOParameters=PinAttribute
PZ8.Locked=true
PZ8.PinAttribute=CortexM33NS
PZ8.Signal=LPUART1_RX
PinOutPanel.CurrentBGAView=Top
PinOutPanel.RotationAngle=0
RCC.ADC12Freq_Value=64000000
RCC.ADC3Freq_Value=64000000
RCC.AHB1234Freq_Value=32000000
RCC.APB1Freq_Value=32000000
RCC.APB2Freq_Value=32000000
RCC.APB3Freq_Value=32000000
RCC.APB4Freq_Value=32000000
RCC.APBDBGFreq_Value=32000000
RCC.D3PERCLKSource=MUX_D3PER_LSI
RCC.D3PERFreq_Value=32000
RCC.DSIBLANEFreq_Value=21333333.333333332
RCC.DSIPHYFreq_Value=21333333.333333332
RCC.DTSCLKSource=MUX_DTS_HSE
RCC.DTSFreq_Value=40000000
RCC.FBDIV1=30
RCC.FBDIV2=30
RCC.FBDIV3=20
RCC.FBDIV4=30
RCC.FBDIV5=133
RCC.FBDIV8=297
RCC.FOUTPOSTDIV1Freq_Value=1200000000
RCC.FOUTPOSTDIV2Freq_Value=600000000
RCC.FOUTPOSTDIV3Freq_Value=800000000
RCC.FOUTPOSTDIV4Freq_Value=1200000000
RCC.FOUTPOSTDIV5Freq_Value=532000000
RCC.FOUTPOSTDIV6Freq_Value=500000000
RCC.FOUTPOSTDIV7Freq_Value=1600000000
RCC.FOUTPOSTDIV8Freq_Value=594000000
RCC.FREFDIV5=5
RCC.FREFDIV8=5
RCC.FamilyName=M
RCC.HSE_VALUE=40000000
RCC.HSI_VALUE=64000000
RCC.IPParameters=ADC12Freq_Value,ADC3Freq_Value,AHB1234Freq_Value,APB1Freq_Value,APB2Freq_Value,APB3Freq_Value,APB4Freq_Value,APBDBGFreq_Value,D3PERCLKSource,D3PERFreq_Value,DSIBLANEFreq_Value,DSIPHYFreq_Value,DTSCLKSource,DTSFreq_Value,FBDIV1,FBDIV2,FBDIV3,FBDIV4,FBDIV5,FBDIV8,FOUTPOSTDIV1Freq_Value,FOUTPOSTDIV2Freq_Value,FOUTPOSTDIV3Freq_Value,FOUTPOSTDIV4Freq_Value,FOUTPOSTDIV5Freq_Value,FOUTPOSTDIV6Freq_Value,FOUTPOSTDIV7Freq_Value,FOUTPOSTDIV8Freq_Value,FREFDIV5,FREFDIV8,FamilyName,HSE_VALUE,HSI_VALUE,LSE_VALUE,LSI_VALUE,LVDSFreq_Value,MCO1PinFreq_Value,MCO2PinFreq_Value,MCUCLKFreq_VALUE,MCUClockFreq_Value,MCUDIVCLKFreq_Value,MCU_Div,MSI_VALUE,Obs0Freq_Value,Obs1Freq_Value,PLL1Source,PLL2FRACV,PLL2Source,PLL3FRACV,PLL3Source,PLL4Source,PLL5Source,PLL6Source,PLL8Source,POSTDIV2_2,POSTDIV2_5,POSTDIV2_6,POSTDIV2_8,ROOT0Freq_VALUE,ROOT10Freq_VALUE,ROOT11Freq_VALUE,ROOT12Freq_VALUE,ROOT13Freq_VALUE,ROOT14Freq_VALUE,ROOT15Freq_VALUE,ROOT16Freq_VALUE,ROOT17Freq_VALUE,ROOT18Freq_VALUE,ROOT19Freq_VALUE,ROOT1Freq_VALUE,ROOT20Freq_VALUE,ROOT21Freq_VALUE,ROOT22Freq_VALUE,ROOT23Freq_VALUE,ROOT24Freq_VALUE,ROOT25Freq_VALUE,ROOT26Freq_VALUE,ROOT27Freq_VALUE,ROOT28Freq_VALUE,ROOT29Freq_VALUE,ROOT2Freq_VALUE,ROOT30Freq_VALUE,ROOT31Freq_VALUE,ROOT32Freq_VALUE,ROOT33Freq_VALUE,ROOT34Freq_VALUE,ROOT36Freq_VALUE,ROOT37Freq_VALUE,ROOT38Freq_VALUE,ROOT39Freq_VALUE,ROOT3Freq_VALUE,ROOT40Freq_VALUE,ROOT41Freq_VALUE,ROOT42Freq_VALUE,ROOT43Freq_VALUE,ROOT44Freq_VALUE,ROOT45Freq_VALUE,ROOT46Freq_VALUE,ROOT47Freq_VALUE,ROOT48Freq_VALUE,ROOT49Freq_VALUE,ROOT4Freq_VALUE,ROOT50Freq_VALUE,ROOT51Freq_VALUE,ROOT52Freq_VALUE,ROOT53Freq_VALUE,ROOT54Freq_VALUE,ROOT55Freq_VALUE,ROOT56Freq_VALUE,ROOT57Freq_VALUE,ROOT58Freq_VALUE,ROOT59Freq_VALUE,ROOT5Freq_VALUE,ROOT60Freq_VALUE,ROOT61Freq_VALUE,ROOT62Freq_VALUE,ROOT63Freq_VALUE,ROOT6Freq_VALUE,ROOT7Freq_VALUE,ROOT8Freq_VALUE,ROOT9Freq_VALUE,RTCCLockSelection,RTCCLockSelectionVirtual,RTCFreq_Value,Tim1OutputFreq_Value,Tim2OutputFreq_Value,USB2PHY1Freq_Value,USB2PHY2Freq_Value,USB3PCIPHYFreq_Value,VCO1OutputFreq_Value,VCO2OutputFreq_Value,VCO3OutputFreq_Value,VCO4OutputFreq_Value,VCO5OutputFreq_Value,VCO6OutputFreq_Value,VCO7OutputFreq_Value,VCO8OutputFreq_Value,VCOInput1Freq_Value,VCOInput2Freq_Value,VCOInput3Freq_Value,VCOInput4Freq_Value,VCOInput5Freq_Value,VCOInput6Freq_Value,VCOInput7Freq_Value,VCOInput8Freq_Value,XBAR0CLKSource,XBAR0Findiv,XBAR12CLKSource,XBAR12Findiv,XBAR15CLKSource,XBAR15Findiv,XBAR1CLKSource,XBAR1Findiv,XBAR26CLKSource,XBAR26Findiv,XBAR27CLKSource,XBAR27Findiv,XBAR28Findiv,XBAR29CLKSource,XBAR29Findiv,XBAR2CLKSource,XBAR2Findiv,XBAR30CLKSource,XBAR30Findiv,XBAR31CLKSource,XBAR31Findiv,XBAR32CLKSource,XBAR32Findiv,XBAR33CLKSource,XBAR33Findiv,XBAR34CLKSource,XBAR34Findiv,XBAR3CLKSource,XBAR3Findiv,XBAR43CLKSource,XBAR43Findiv,XBAR44CLKSource,XBAR44Findiv,XBAR45CLKSource,XBAR45Findiv,XBAR49CLKSource,XBAR49Findiv,XBAR4CLKSource,XBAR4Findiv,XBAR51CLKSource,XBAR51Findiv,XBAR52CLKSource,XBAR52Findiv,XBAR54CLKSource,XBAR54Findiv,XBAR55CLKSource,XBAR55Findiv,XBAR56CLKSource,XBAR56Findiv,XBAR57CLKSource,XBAR57Findiv,XBAR58CLKSource,XBAR58Findiv,XBAR59CLKSource,XBAR59Findiv,XBAR5CLKSource,XBAR5Findiv,XBAR60CLKSource,XBAR60Findiv,XBAR63CLKSource,XBAR63Findiv,XBAR6CLKSource,XBAR6Findiv,XBAR7CLKSource,XBAR7Findiv,XBAR8Findiv
RCC.LSE_VALUE=32768
RCC.LSI_VALUE=32000
RCC.LVDSFreq_Value=26600000
RCC.MCO1PinFreq_Value=64000000
RCC.MCO2PinFreq_Value=64000000
RCC.MCUCLKFreq_VALUE=64000000
RCC.MCUClockFreq_Value=64000000
RCC.MCUDIVCLKFreq_Value=32000000
RCC.MCU_Div=RCC_MCU_DIV2
RCC.MSI_VALUE=16000000
RCC.Obs0Freq_Value=16000000
RCC.Obs1Freq_Value=16000000
RCC.PLL1Source=RCC_PLL1SOURCE_HSE
RCC.PLL2FRACV=0
RCC.PLL2Source=RCC_PLL2SOURCE_HSE
RCC.PLL3FRACV=0
RCC.PLL3Source=RCC_PLL3SOURCE_HSE
RCC.PLL4Source=RCC_PLL4SOURCE_HSE
RCC.PLL5Source=RCC_PLL5SOURCE_HSE
RCC.PLL6Source=RCC_PLL6SOURCE_HSE
RCC.PLL8Source=RCC_PLL8SOURCE_HSE
RCC.POSTDIV2_2=2
RCC.POSTDIV2_5=2
RCC.POSTDIV2_6=2
RCC.POSTDIV2_8=4
RCC.ROOT0Freq_VALUE=400000000
RCC.ROOT10Freq_VALUE=64000000
RCC.ROOT11Freq_VALUE=64000000
RCC.ROOT12Freq_VALUE=100000000
RCC.ROOT13Freq_VALUE=64000000
RCC.ROOT14Freq_VALUE=64000000
RCC.ROOT15Freq_VALUE=120000000
RCC.ROOT16Freq_VALUE=64000000
RCC.ROOT17Freq_VALUE=64000000
RCC.ROOT18Freq_VALUE=64000000
RCC.ROOT19Freq_VALUE=64000000
RCC.ROOT1Freq_VALUE=200000000
RCC.ROOT20Freq_VALUE=64000000
RCC.ROOT21Freq_VALUE=64000000
RCC.ROOT22Freq_VALUE=64000000
RCC.ROOT23Freq_VALUE=64000000
RCC.ROOT24Freq_VALUE=64000000
RCC.ROOT25Freq_VALUE=64000000
RCC.ROOT26Freq_VALUE=120000000
RCC.ROOT27Freq_VALUE=297000000
RCC.ROOT28Freq_VALUE=21333333.333333332
RCC.ROOT29Freq_VALUE=266000000
RCC.ROOT2Freq_VALUE=600000000
RCC.ROOT30Freq_VALUE=20000000
RCC.ROOT31Freq_VALUE=26600000
RCC.ROOT32Freq_VALUE=26600000
RCC.ROOT33Freq_VALUE=50000000
RCC.ROOT34Freq_VALUE=25000000
RCC.ROOT36Freq_VALUE=16000000
RCC.ROOT37Freq_VALUE=64000000
RCC.ROOT38Freq_VALUE=64000000
RCC.ROOT39Freq_VALUE=64000000
RCC.ROOT3Freq_VALUE=400000000
RCC.ROOT40Freq_VALUE=64000000
RCC.ROOT41Freq_VALUE=64000000
RCC.ROOT42Freq_VALUE=64000000
RCC.ROOT43Freq_VALUE=50000000
RCC.ROOT44Freq_VALUE=200000000
RCC.ROOT45Freq_VALUE=400000000
RCC.ROOT46Freq_VALUE=64000000
RCC.ROOT47Freq_VALUE=64000000
RCC.ROOT48Freq_VALUE=64000000
RCC.ROOT49Freq_VALUE=133000000
RCC.ROOT4Freq_VALUE=300000000
RCC.ROOT50Freq_VALUE=64000000
RCC.ROOT51Freq_VALUE=200000000
RCC.ROOT52Freq_VALUE=200000000
RCC.ROOT53Freq_VALUE=64000000
RCC.ROOT54Freq_VALUE=125000000
RCC.ROOT55Freq_VALUE=125000000
RCC.ROOT56Freq_VALUE=200000000
RCC.ROOT57Freq_VALUE=20000000
RCC.ROOT58Freq_VALUE=20000000
RCC.ROOT59Freq_VALUE=600000000
RCC.ROOT5Freq_VALUE=400000000
RCC.ROOT60Freq_VALUE=50000000
RCC.ROOT61Freq_VALUE=64000000
RCC.ROOT62Freq_VALUE=64000000
RCC.ROOT63Freq_VALUE=400000000
RCC.ROOT6Freq_VALUE=600000000
RCC.ROOT7Freq_VALUE=100000000
RCC.ROOT8Freq_VALUE=5333333.333333333
RCC.ROOT9Freq_VALUE=64000000
RCC.RTCCLockSelection=RCC_RTCCLKSOURCE_LSE
RCC.RTCCLockSelectionVirtual=RCC_RTCCLKSOURCE_LSE
RCC.RTCFreq_Value=32768
RCC.Tim1OutputFreq_Value=32000000
RCC.Tim2OutputFreq_Value=32000000
RCC.USB2PHY1Freq_Value=20000000
RCC.USB2PHY2Freq_Value=20000000
RCC.USB3PCIPHYFreq_Value=25000000
RCC.VCO1OutputFreq_Value=1200000000
RCC.VCO2OutputFreq_Value=1200000000
RCC.VCO3OutputFreq_Value=800000000
RCC.VCO4OutputFreq_Value=1200000000
RCC.VCO5OutputFreq_Value=1064000000
RCC.VCO6OutputFreq_Value=1000000000
RCC.VCO7OutputFreq_Value=1600000000
RCC.VCO8OutputFreq_Value=2376000000
RCC.VCOInput1Freq_Value=40000000
RCC.VCOInput2Freq_Value=40000000
RCC.VCOInput3Freq_Value=40000000
RCC.VCOInput4Freq_Value=40000000
RCC.VCOInput5Freq_Value=8000000
RCC.VCOInput6Freq_Value=40000000
RCC.VCOInput7Freq_Value=64000000
RCC.VCOInput8Freq_Value=8000000
RCC.XBAR0CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR0Findiv=3
RCC.XBAR12CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR12Findiv=12
RCC.XBAR15CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR15Findiv=10
RCC.XBAR1CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR1Findiv=6
RCC.XBAR26CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR26Findiv=10
RCC.XBAR27CLKSource=RCC_XBAR_CLKSRC_PLL8
RCC.XBAR27Findiv=2
RCC.XBAR28Findiv=3
RCC.XBAR29CLKSource=RCC_XBAR_CLKSRC_PLL5
RCC.XBAR29Findiv=2
RCC.XBAR2CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR2Findiv=2
RCC.XBAR30CLKSource=RCC_XBAR_CLKSRC_HSE
RCC.XBAR30Findiv=2
RCC.XBAR31CLKSource=RCC_XBAR_CLKSRC_PLL5
RCC.XBAR31Findiv=20
RCC.XBAR32CLKSource=RCC_XBAR_CLKSRC_PLL5
RCC.XBAR32Findiv=20
RCC.XBAR33CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR33Findiv=24
RCC.XBAR34CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR34Findiv=48
RCC.XBAR3CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR3Findiv=3
RCC.XBAR43CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR43Findiv=24
RCC.XBAR44CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR44Findiv=6
RCC.XBAR45CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR45Findiv=3
RCC.XBAR49CLKSource=RCC_XBAR_CLKSRC_PLL5
RCC.XBAR49Findiv=4
RCC.XBAR4CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR4Findiv=4
RCC.XBAR51CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR51Findiv=6
RCC.XBAR52CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR52Findiv=6
RCC.XBAR54CLKSource=RCC_XBAR_CLKSRC_PLL6
RCC.XBAR54Findiv=4
RCC.XBAR55CLKSource=RCC_XBAR_CLKSRC_PLL6
RCC.XBAR55Findiv=4
RCC.XBAR56CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR56Findiv=6
RCC.XBAR57CLKSource=RCC_XBAR_CLKSRC_HSE
RCC.XBAR57Findiv=2
RCC.XBAR58CLKSource=RCC_XBAR_CLKSRC_HSE
RCC.XBAR58Findiv=2
RCC.XBAR59CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR59Findiv=2
RCC.XBAR5CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR5Findiv=3
RCC.XBAR60CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR60Findiv=24
RCC.XBAR63CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR63Findiv=3
RCC.XBAR6CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR6Findiv=2
RCC.XBAR7CLKSource=RCC_XBAR_CLKSRC_PLL4
RCC.XBAR7Findiv=12
RCC.XBAR8Findiv=12
RIF.DCMIPP_CID_RIMU=1
RIF.ETH1_CID_RIMU=1
RIF.ETH2_CID_RIMU=1
RIF.GPU_CID_RIMU=1
RIF.IPParameters=SDMMC1_CID_RIMU,SDMMC2_CID_RIMU,SDMMC3_CID_RIMU,USB3DR_CID_RIMU,USBH_CID_RIMU,ETH1_CID_RIMU,ETH2_CID_RIMU,PCIE_CID_RIMU,GPU_CID_RIMU,DCMIPP_CID_RIMU,VDEC_CID_RIMU,VENC_CID_RIMU,VENC_CID_Selection_RIMU,VENC_CID_RIMU-15,OCTOSPI1_Secured,OCTOSPI2_Secured,RISAF_DDR_End_Address,SYSRAM1_region1_Region_Name,SRAM1_region2_Region_Name,SRAM2_region1_Region_Name,RETRAM_region1_Region_Name,RISAF_OCTOSPI_region1_Region_Size,RISAF_DDR6_Region_Size_4GO,RISAF_DDR9_Region_Size_4GO,RISAF_DDR11_Region_Size_4GO,RISAF_DDR12_Region_Size_4GO,RISAF_DDR14_Region_Size_4GO,RETRAM_region1_Region_Size,RETRAM_region2_Region_Size,RETRAM_region3_Region_Size,RETRAM_region4_Region_Size,RETRAM_region5_Region_Size,RETRAM_region6_Region_Size,VDERAM_region2_Region_Name,RISAF_BKPSRAM_Region1_Name,VDERAM_region1_Region_Size,VDERAM_region2_Region_Size,VDERAM_region3_Region_Size,VDERAM_region4_Region_Size,VDERAM_region5_Region_Size,VDERAM_region6_Region_Size,RISAF_DDR_Region_ID_7_Master_CID0_Read,RISAF_DDR_Region_ID_7_Master_CID0_Write,RISAF_DDR_Region7_Encrypted,RISAF_DDR_Region8_Encrypted,RISAF_DDR_Region_ID_8_Master_CID0_Read,RISAF_DDR_Region_ID_8_Master_CID0_Write,RISAF_DDR_Region_ID_7_Master_CID1_Read,RISAF_DDR_Region_ID_7_Master_CID0_Privilege,RISAF_DDR_Region_ID_8_Master_CID0_Privilege,RISAF_DDR_Region_ID_8_Master_CID1_Read,RISAF_DDR_Region_ID_7_Master_CID1_Write,RISAF_DDR_Region_ID_8_Master_CID1_Write,RISAF_OCTOSPI_Region_ID_1_Master_CID0_Privilege,RISAF_OCTOSPI_Region_ID_1_Master_CID1_Privilege,RISAF_OCTOSPI_Region_ID_1_Master_CID2_Privilege,RISAF_OCTOSPI_Region_ID_2_Master_CID0_Privilege,RISAF_OCTOSPI_Region_ID_2_Master_CID1_Privilege,RISAF_OCTOSPI_Region_ID_2_Master_CID2_Privilege,RISAF_DDR_Region8_Secured,RISAF_DDR_Region7_Secured
RIF.OCTOSPI1_Secured=true
RIF.OCTOSPI2_Secured=true
RIF.PCIE_CID_RIMU=1
RIF.RETRAM_region1_Region_Name=cm33_retram
RIF.RETRAM_region1_Region_Size=0x1f000
RIF.RETRAM_region2_Region_Size=0x0
RIF.RETRAM_region3_Region_Size=0x0
RIF.RETRAM_region4_Region_Size=0x0
RIF.RETRAM_region5_Region_Size=0x0
RIF.RETRAM_region6_Region_Size=0x0
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_CMN\ Cid=1
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_CMN\ CortexA35NSOS=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_CMN\ CortexA35NSSSBL=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_CMN\ Secure=false
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_RDFIFO\ Cid=1
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_RDFIFO\ CortexA35NSOS=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_RDFIFO\ CortexA35NSSSBL=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_RDFIFO\ Secure=false
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_TRIG\ Cid=1
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_TRIG\ CortexA35NSOS=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_TRIG\ CortexA35NSSSBL=true
RIF.RIFAWARE.DSIHOST\ Feature\ DSI_TRIG\ Secure=false
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_ACM_CFG\ Cid=-
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_ACM_CFG\ Secure=false
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_ACM_MSGBUF\ Cid=-
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_ACM_MSGBUF\ Secure=false
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_DEIP\ Cid=-
RIF.RIFAWARE.ETHSW\ Feature\ ETHSW_DEIP\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ COMBOPHY\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ COMBOPHY\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ COMBOPHY\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ COMBOPHY\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ CPU2\ SYSRESETREQ\ local\ CPU2\ reset\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ CPU2\ SYSRESETREQ\ local\ CPU2\ reset\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ DTS\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ DTS\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_PMT\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_SBD\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_SBD\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_SBD\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH1_SBD\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_PMT\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_SBD\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_SBD\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_SBD\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ ETH2_SBD\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[0]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[0]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[10]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[10]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[11]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[11]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[12]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[12]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[13]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[13]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[14]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[14]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[15]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[15]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[1]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[1]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[2]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[2]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[3]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[3]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[4]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[4]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[5]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[5]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[6]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[6]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[7]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[7]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[8]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[8]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[9]\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ EXTI1[9]\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I2C1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I2C3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C4\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I2C4\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C5\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I2C5\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C6\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I2C6\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I2C7\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ I2C7\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C7\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ I2C7\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ I3C1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I3C1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I3C2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I3C2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ I3C3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ I3C3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ non\ secure\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ IPCC1\ secure\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM1\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ LPTIM2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI2\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI2\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI4\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI4\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI5\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI5\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI6\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI6\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ SPI7\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ SPI7\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART4\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART4\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART5\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART5\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART7\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART7\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART8\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART8\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UART9\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UART9\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ VBUS\ DETECT\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ VBUS\ DETECT\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ VBUS\ VSAFE5V\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ UCPD\ VBUS\ VSAFE5V\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART1\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ USART1\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USART2\ Secure=true
RIF.RIFAWARE.EXTI1\ Feature\ USART3\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ USART3\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USART6\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ USART6\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USB3DR\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ USB3DR\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USB3DR\ CortexA35NSSSBL=true
RIF.RIFAWARE.EXTI1\ Feature\ USB3DR\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ Cid=1
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ CortexA35NSOS=true
RIF.RIFAWARE.EXTI1\ Feature\ USBH\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP1\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP2\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP2\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP3\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP3\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP4\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP4\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP5\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP5\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI1\ Feature\ WKUP6\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI1\ Feature\ WKUP6\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ ADF1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ ADF1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ CA35\ SEV\ interrupt\ to\ CPU3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ CA35\ SEV\ interrupt\ to\ CPU3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ CM33\ SEV\ interrupt\ to\ CPU3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ CM33\ SEV\ interrupt\ to\ CPU3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[0]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[0]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[10]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[10]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[11]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[11]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[12]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[12]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[13]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[13]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[14]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[14]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[15]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[15]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[1]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[1]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[2]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[2]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[3]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[3]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[4]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[4]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[5]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[5]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[6]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[6]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[7]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[7]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[8]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[8]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[9]\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ EXTI2[9]\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ HSEM1\ non\ secure\ interrupt\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ HSEM1\ non\ secure\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ HSEM1\ secure\ interrupt\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ HSEM1\ secure\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ HSEM2\ non\ secure\ interrupt\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ HSEM2\ non\ secure\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ HSEM2\ secure\ interrupt\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ HSEM2\ secure\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ HSEM3\ non\ secure\ interrupt\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ HSEM3\ non\ secure\ interrupt\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ I2C8\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ I2C8\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ I3C4\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ I3C4\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IAC\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ non\ secure\ interrupt\ CPU3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ secure\ interrupt\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ secure\ interrupt\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ secure\ interrupt\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IPCC2\ secure\ interrupt\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ Cid=1
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ CortexA35SFSBLA=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ CortexA35SSecureOS=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ early\ wake\ Secure=true
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ reset\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG1\ reset\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ early\ wake\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG2\ early\ wake\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ early\ wake\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG3\ early\ wake\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG4\ early\ wake\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG4\ early\ wake\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ IWDG5\ early\ wake\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ IWDG5\ early\ wake\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM4\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ LPTIM5\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ LPUART1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ LPUART1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RETRAM\ CRC\ error\ wakeup\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RETRAM\ CRC\ error\ wakeup\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ non\ secure\ Wakeup\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ RTC\ global\ secure\ Wakeup\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ SPI8\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ SPI8\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU3\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ non\ secure\ tamper\ CPU3\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU1\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU1\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU2\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ TAMP\ secure\ tamper\ CPU2\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ VDDCORE_VD\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ VDDCORE_VD\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ VDDCPU_VD\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ VDDCPU_VD\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ WWDG2\ reset\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ WWDG2\ reset\ Secure=false
RIF.RIFAWARE.EXTI2\ Feature\ lpdma1_ch0123_CPU3_irq\ Cid=-
RIF.RIFAWARE.EXTI2\ Feature\ lpdma1_ch0123_CPU3_irq\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_CFGR\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_CFGR\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NAND\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NAND\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM1\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM1\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM2\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM2\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM3\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM3\ Secure=false
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM4\ Cid=-
RIF.RIFAWARE.FMC\ Feature\ FMC_NOR/PSRAM4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA0\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA0\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA0\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PA1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA11\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA13\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA14\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA14\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA15\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA15\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PA15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA4\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA4\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA4\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PA5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PA8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PA8\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PA8\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PA8\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PA9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PA9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB4\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PB4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PB5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PB8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PB9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PB9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PB9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC10\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC11\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC12\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PC13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC3\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC3\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC4\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC4\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC5\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC5\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC6\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC7\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC8\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PC9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PC9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PC9\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PC9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD0\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD0\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD14\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD14\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD14\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD14\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD15\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD15\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PD15\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD15\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD3\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD3\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD4\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD4\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PD5\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PD5\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PD6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PD9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PD9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE0\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE0\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE0\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE1\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE1\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PE10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE2\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE2\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE2\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE3\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE3\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE4\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE4\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ BootROMA35=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PE5\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PE5\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PE6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PE9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PE9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF1\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF1\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF10\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PF10\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PF10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF11\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PF11\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PF11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF2\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF2\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PF5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF6\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF6\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF7\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF7\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF7\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF8\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF8\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF8\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PF9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PF9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PF9\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PF9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PG0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG1\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG1\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PG1\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG1\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PG10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG13\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PG13\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PG13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG2\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG2\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PG2\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG2\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PG3\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PG3\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PG3\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PG3\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PG4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PG9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PG9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH10\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH10\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH10\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PH10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH11\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH11\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH11\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PH11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH12\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH12\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH12\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PH12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH13\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH13\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH13\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PH13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH5\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH5\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PH5\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH5\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PH6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PH8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PH9\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PH9\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PH9\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PH9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI1\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PI1\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PI1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI6\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PI6\ CortexA35SFSBLA=true
RIF.RIFAWARE.GPIO\ Feature\ PI6\ CortexA35SSecureOS=true
RIF.RIFAWARE.GPIO\ Feature\ PI6\ Secure=true
RIF.RIFAWARE.GPIO\ Feature\ PI7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PI9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PI9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ0\ Cid=1
RIF.RIFAWARE.GPIO\ Feature\ PJ0\ CortexA35NSOS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ0\ CortexA35NSSSBL=true
RIF.RIFAWARE.GPIO\ Feature\ PJ0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ10\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ10\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ11\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ11\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ12\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ12\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ13\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ13\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ14\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ14\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ15\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ15\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ4\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PJ4\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ5\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PJ5\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PJ5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ8\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PJ9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PJ9\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK3\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK4\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PK7\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PK7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PZ0\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PZ1\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ2\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PZ2\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ3\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PZ3\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ3\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ4\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PZ4\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ4\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ5\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PZ5\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ6\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PZ6\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ7\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PZ7\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ7\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ8\ Cid=2
RIF.RIFAWARE.GPIO\ Feature\ PZ8\ CortexM33NS=true
RIF.RIFAWARE.GPIO\ Feature\ PZ8\ Secure=false
RIF.RIFAWARE.GPIO\ Feature\ PZ9\ Cid=-
RIF.RIFAWARE.GPIO\ Feature\ PZ9\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 0\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 1\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 10\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 11\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 12\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 13\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 14\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 15\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 2\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 3\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 4\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 5\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 6\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 7\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 8\ Secure=false
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ Cid=-
RIF.RIFAWARE.HPDMA1\ Feature\ HPDMA1\ channel\ 9\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 0\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 1\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 10\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 11\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 12\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 13\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 14\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 15\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 2\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 3\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 4\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 5\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 6\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 6\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 7\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 8\ Secure=false
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ Cid=-
RIF.RIFAWARE.HPDMA2\ Feature\ HPDMA2\ channel\ 9\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 0\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 1\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 10\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 11\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 12\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 13\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 14\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 15\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 2\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 3\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 4\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 5\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 6\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 7\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 8\ Secure=false
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ Cid=-
RIF.RIFAWARE.HPDMA3\ Feature\ HPDMA3\ channel\ 9\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 0\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 0\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 0\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 1\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 1\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 1\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 2\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 2\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 2\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 3\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 3\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 0\ Semaphore\ 3\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 4\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 4\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 4\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 5\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 5\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 5\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 6\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 6\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 6\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 7\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 7\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 1\ Semaphore\ 7\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 10\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 10\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 10\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 11\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 11\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 11\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 8\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 8\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 8\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 9\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 9\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 2\ Semaphore\ 9\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 12\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 12\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 12\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 13\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 13\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 13\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 14\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 14\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 14\ Secure=false
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 15\ Cid=-
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 15\ Privilege=true
RIF.RIFAWARE.HSEM\ Feature\ Group\ 3\ Semaphore\ 15\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 1\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 1\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 10\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 10\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 11\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 11\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 12\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 12\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 13\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 14\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 15\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 16\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 2\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 2\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 3\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 3\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 4\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 4\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 5\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 5\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 6\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 6\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 7\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 7\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 8\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 8\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 9\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU1\ channel\ 9\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 1\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 1\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 10\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 10\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 11\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 11\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 12\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 12\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 13\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 13\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 14\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 14\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 15\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 15\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 16\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 16\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 2\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 2\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 3\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 3\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 4\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 4\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 5\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 5\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 6\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 6\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 7\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 7\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 8\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 8\ Secure=false
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 9\ Cid=-
RIF.RIFAWARE.IPCC1\ Feature\ CPU2\ channel\ 9\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ CortexA35NSOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ CortexA35NSSSBL=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_CMN\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L0L1\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L0L1\ CortexA35NSOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L0L1\ CortexA35NSSSBL=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L0L1\ Secure=false
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L2\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L2\ CortexA35SSecureOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_L2\ Secure=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_ROT\ Cid=1
RIF.RIFAWARE.LTDC\ Feature\ LTDC_ROT\ CortexA35NSOS=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_ROT\ CortexA35NSSSBL=true
RIF.RIFAWARE.LTDC\ Feature\ LTDC_ROT\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ BootROMA35=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ CortexA35SFSBLA=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ CPU1\ power\ control\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ Cid=2
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ CortexM33NS=true
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ CortexM33SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ CPU2\ power\ control\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ CPU3\ power\ control\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ CPU3\ power\ control\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ CPU3\ power\ control\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ CPU3\ power\ control\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ CortexA35SFSBLA=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ RAM\ and\ low\ power\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ SD\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ VDD\ eMMC\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ Cid=1
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ CortexA35SFSBLA=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ CortexA35SSecureOS=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ Privilege=true
RIF.RIFAWARE.PWR\ Feature\ Voltage\ monitoring\ Secure=true
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 1\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 2\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 2\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 2\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 3\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 3\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 3\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 4\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 4\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 4\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 5\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 5\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 5\ Secure=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 6\ Cid=-
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 6\ CortexA35SSecureOS=false
RIF.RIFAWARE.PWR\ Feature\ Wake\ up\ 6\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ BKPSRAM_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ BOOT_STDB\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ BootROMA35=true
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ BSEC_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_CPU1_EXT2F\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DDR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DDR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DDR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_DISPLAY\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HSL\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_HS_MCU\\nCK_ICN_LS_MCU\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_M_GPU\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_M_GPU\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_M_GPU\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_M_GPU\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_NIC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_NIC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_NIC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_SDMMC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_ICN_VID\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC12\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC12\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC12\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC3\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC3\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADC3\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADF1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADF1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ADF1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSIPHY\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_CSITXESC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DCMIPP\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DSIPHY\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DSIPHY\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DSIPHY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_DSIPHY\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1PTP\\nCK_KER_ETH2PTP\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\\nCK_KER_ETHSW\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\\nCK_KER_ETHSW\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\\nCK_KER_ETHSW\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH1\\nCK_KER_ETHSW\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETH2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETHSWREF\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETHSWREF\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETHSWREF\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_ETHSWREF\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FDCAN\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FDCAN\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FDCAN\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FDCAN\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FMC\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FMC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_FMC\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\\nCK_KER_I3C1,2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\\nCK_KER_I3C1,2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\\nCK_KER_I3C1,2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C1,2\\nCK_KER_I3C1,2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3,5\\nCK_KER_I3C3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3,5\\nCK_KER_I3C3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C3,5\\nCK_KER_I3C3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C4,6\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C4,6\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C4,6\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C7\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C7\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C7\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C7\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C8\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C8\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I2C8\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C4\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C4\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_I3C4\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM1,2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM4,5\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM4,5\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPTIM4,5\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPUART1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPUART1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LPUART1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LTDC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LVDSPHY\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LVDSPHY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_LVDSPHY\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_OSPI2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI1\\nCK_KER_MDF1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI1\\nCK_KER_MDF1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI1\\nCK_KER_MDF1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI2\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI2\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI3,4\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI3,4\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SAI3,4\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC2\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC2\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SDMMC3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPDIFRX\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPDIFRX\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPDIFRX\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI2,3\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI2,3\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI2,3\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI4,5\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI4,5\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI4,5\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI6,7\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI6,7\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI6,7\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI8\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI8\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_SPI8\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_STGEN\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TPIU\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_TSDBG\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART7,8\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART7,8\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART7,8\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART9\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART9\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_UART9\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART1\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART1\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART2,4\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART3,5\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART3,5\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART3,5\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART6\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART6\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USART6\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB2PHY2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB3PCIEPHY\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB3PCIEPHY\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB3PCIEPHY\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USB3PCIEPHY\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USBTC\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USBTC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_KER_USBTC\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO1\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_MCO2\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_ATB\\nCK_ICN_M_ETR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CK_SYS_PLL4,5,6,7,8\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ BootROMA35=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CPU1_RES\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ CortexM33SSecureOS=false
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CPU2_RES\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ CPU3_RES\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ CPU3_RES\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ CPU3_RES\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ CPU3_RES\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ DDRC_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ CortexM33SSecureOS=false
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ DEBUG_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ FCALC\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ FCALC\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ FCALC\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ FCALC\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ FMC_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ FMC_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOA_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOB_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOC_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOD_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOE_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOF_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ CortexM33SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOG_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOH_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOI_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOJ_CFGR\ Cid=1&2
RIF.RIFAWARE.RCC\ Feature\ GPIOJ_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOJ_CFGR\ CortexA35NSSSBL=true
RIF.RIFAWARE.RCC\ Feature\ GPIOJ_CFGR\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOJ_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOK_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ GPIOK_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ Cid=2
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ CortexM33NS=true
RIF.RIFAWARE.RCC\ Feature\ GPIOZ_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA1_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA2_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ HPDMA3_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ HSEM_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ HSEM_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ HSI_MON\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ IPCC1_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ IPCC1_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ IPCC2_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ IPCC2_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ LPDMA_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ LPDMA_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ LPSRAM1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ LPSRAM1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM2_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ LPSRAM2_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM2_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM2_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM3_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ LPSRAM3_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM3_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ LPSRAM3_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ MCO1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ MCO2_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ OSPI1_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ OSPI1_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ OSPI2_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ OSPI2_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ PLL3_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ PLL3_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ PLL3_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ RCC_FMCCFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ RCC_FMCCFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ RDCR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ RDCR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ RDCR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ RDCR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ RDCR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ Cid=-
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ RETRAM_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ CortexA35NSOS=true
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ CortexA35SFSBLA=false
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ CortexA35SSecureOS=false
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ RTC_CFGR\ Secure=false
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SRAM1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SRAM2_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SRAM2_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SRAM2_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SRAM2_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ CortexA35SFSBLA=false
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SYSCLK\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SYSCPU1_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ BootROMA35=true
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SYSRAM_CFGR\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ CortexA35SFSBLA=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ SYSRST\ Secure=true
RIF.RIFAWARE.RCC\ Feature\ VDERAM_CFGR\ Cid=1
RIF.RIFAWARE.RCC\ Feature\ VDERAM_CFGR\ CortexA35SSecureOS=true
RIF.RIFAWARE.RCC\ Feature\ VDERAM_CFGR\ Privilege=true
RIF.RIFAWARE.RCC\ Feature\ VDERAM_CFGR\ Secure=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ A\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ Cid=2
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ CortexA35NSOS=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ CortexM33NS=true
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ CortexM33SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Alarm\ B\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Calibration\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Calibration\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Calibration\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Calibration\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Calibration\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Initialization\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Initialization\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Initialization\ CortexA35SFSBLA=false
RIF.RIFAWARE.RTC\ Feature\ Initialization\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Initialization\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Initialization\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Timestamp\ Secure=false
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ Cid=1
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ CortexA35NSOS=true
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ CortexA35SSecureOS=false
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ Privilege=true
RIF.RIFAWARE.RTC\ Feature\ Wakeup\ timer\ Secure=false
RIF.RIFAWARE.TAMP\ End\ Address=1174471424
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ Cid=1
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ CortexA35SSecureOS=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ Privilege=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 0\ Secure=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ BootROMA35=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ Cid=1
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ CortexA35SFSBLA=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ CortexA35SSecureOS=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ Privilege=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 1\ Secure=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ Cid=-
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ CortexM33SSecureOS=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ Privilege=true
RIF.RIFAWARE.TAMP\ Feature\ Resource\ 2\ Secure=false
RIF.RIFAWARE.TAMP\ Size=512
RIF.RIFAWARE.TAMP\ Start\ Address=1174470912
RIF.RIFAWARE.Zone1-RIF1\ End\ Address=1174471424
RIF.RIFAWARE.Zone1-RIF1\ Size=512
RIF.RIFAWARE.Zone1-RIF1\ Start\ Address=1174470912
RIF.RIFAWARE.Zone1-RIF2\ End\ Address=1174471424
RIF.RIFAWARE.Zone1-RIF2\ Size=0
RIF.RIFAWARE.Zone1-RIF2\ Start\ Address=1174471424
RIF.RIFAWARE.Zone2-RIF1\ End\ Address=1174471424
RIF.RIFAWARE.Zone2-RIF1\ Size=0
RIF.RIFAWARE.Zone2-RIF1\ Start\ Address=1174471424
RIF.RIFAWARE.Zone2-RIF2\ End\ Address=1174471424
RIF.RIFAWARE.Zone2-RIF2\ Size=0
RIF.RIFAWARE.Zone2-RIF2\ Start\ Address=1174471424
RIF.RIFAWARE.Zone3-RIF0\ End\ Address=1174471424
RIF.RIFAWARE.Zone3-RIF0\ Size=0
RIF.RIFAWARE.Zone3-RIF0\ Start\ Address=1174471424
RIF.RIFAWARE.Zone3-RIF1\ End\ Address=1174471424
RIF.RIFAWARE.Zone3-RIF1\ Size=0
RIF.RIFAWARE.Zone3-RIF1\ Start\ Address=1174471424
RIF.RIFAWARE.Zone3-RIF2\ End\ Address=1174471424
RIF.RIFAWARE.Zone3-RIF2\ Size=0
RIF.RIFAWARE.Zone3-RIF2\ Start\ Address=1174471424
RIF.RISAF_BKPSRAM_Region1_Name=bl31_lowpower
RIF.RISAF_DDR11_Region_Size_4GO=0x0
RIF.RISAF_DDR12_Region_Size_4GO=0x0
RIF.RISAF_DDR14_Region_Size_4GO=0x1000000
RIF.RISAF_DDR6_Region_Size_4GO=0xcc0000
RIF.RISAF_DDR9_Region_Size_4GO=0x76800000
RIF.RISAF_DDR_End_Address=0x180000000
RIF.RISAF_DDR_Region7_Encrypted=true
RIF.RISAF_DDR_Region7_Secured=true
RIF.RISAF_DDR_Region8_Encrypted=true
RIF.RISAF_DDR_Region8_Secured=true
RIF.RISAF_DDR_Region_ID_7_Master_CID0_Privilege=false
RIF.RISAF_DDR_Region_ID_7_Master_CID0_Read=false
RIF.RISAF_DDR_Region_ID_7_Master_CID0_Write=false
RIF.RISAF_DDR_Region_ID_7_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_7_Master_CID1_Write=true
RIF.RISAF_DDR_Region_ID_8_Master_CID0_Privilege=false
RIF.RISAF_DDR_Region_ID_8_Master_CID0_Read=false
RIF.RISAF_DDR_Region_ID_8_Master_CID0_Write=false
RIF.RISAF_DDR_Region_ID_8_Master_CID1_Read=true
RIF.RISAF_DDR_Region_ID_8_Master_CID1_Write=true
RIF.RISAF_OCTOSPI_Region_ID_1_Master_CID0_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_1_Master_CID1_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_1_Master_CID2_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_2_Master_CID0_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_2_Master_CID1_Privilege=false
RIF.RISAF_OCTOSPI_Region_ID_2_Master_CID2_Privilege=false
RIF.RISAF_OCTOSPI_region1_Region_Size=0x0
RIF.RISUP.ADC12.Privilege=true
RIF.RISUP.COMBOPHY.Privilege=true
RIF.RISUP.CRYP1.Privilege=true
RIF.RISUP.CRYP2.Privilege=true
RIF.RISUP.DCMIPP.Privilege=true
RIF.RISUP.HASH.Lock=true
RIF.RISUP.HASH.Privilege=true
RIF.RISUP.I2C7.Privilege=true
RIF.RISUP.IAC.Privilege=true
RIF.RISUP.IWDG1.Lock=true
RIF.RISUP.IWDG1.Privilege=true
RIF.RISUP.IWDG3.Privilege=true
RIF.RISUP.PKA.Lock=true
RIF.RISUP.PKA.Privilege=true
RIF.RISUP.RAMCFG.Privilege=true
RIF.RISUP.SERC.Privilege=true
RIF.RISUP.STGEN.Lock=true
RIF.RISUP.STGEN.Privilege=true
RIF.RISUP.VREFBUF.Privilege=true
RIF.SDMMC1_CID_RIMU=1
RIF.SDMMC2_CID_RIMU=0
RIF.SDMMC3_CID_RIMU=0
RIF.SRAM1_region2_Region_Name=cm33_sram1
RIF.SRAM2_region1_Region_Name=cm33_sram2
RIF.SYSRAM1_region1_Region_Name=tfa_bl31
RIF.USB3DR_CID_RIMU=1
RIF.USBH_CID_RIMU=1
RIF.VDEC_CID_RIMU=1
RIF.VDERAM_region1_Region_Size=0x0
RIF.VDERAM_region2_Region_Name=ddr_param
RIF.VDERAM_region2_Region_Size=0x1000
RIF.VDERAM_region3_Region_Size=0x0
RIF.VDERAM_region4_Region_Size=0x0
RIF.VDERAM_region5_Region_Size=0x0
RIF.VDERAM_region6_Region_Size=0x0
RIF.VENC_CID_RIMU=1
RIF.VENC_CID_RIMU-15=-
RIF.VENC_CID_Selection_RIMU=true
RIF.default_config=false
SYS.userName=SYS_NS
UCPD1_CC1.GPIOParameters=PinAttribute
UCPD1_CC1.Locked=true
UCPD1_CC1.PinAttribute=CortexM33NS
UCPD1_CC1.Signal=UCPD1_CC1
UCPD1_CC2.GPIOParameters=PinAttribute
UCPD1_CC2.Locked=true
UCPD1_CC2.PinAttribute=CortexM33NS
UCPD1_CC2.Signal=UCPD1_CC2
USART2.IPParameters=VirtualMode-Asynchronous
USART2.VirtualMode-Asynchronous=VM_ASYNC
USB3DR_DM.GPIOParameters=PinAttribute
USB3DR_DM.Mode=Device_mode_USB2
USB3DR_DM.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
USB3DR_DM.Signal=USB3DR_DM
USB3DR_DP.GPIOParameters=PinAttribute
USB3DR_DP.Mode=Device_mode_USB2
USB3DR_DP.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
USB3DR_DP.Signal=USB3DR_DP
USB3DR_TXRTUNE.GPIOParameters=PinAttribute
USB3DR_TXRTUNE.Mode=Device_mode_USB2
USB3DR_TXRTUNE.PinAttribute=CortexA35NSSSBL,CortexA35NSOS
USB3DR_TXRTUNE.Signal=USB3DR_TXRTUNE
USBH_HS_DM.GPIOParameters=PinAttribute
USBH_HS_DM.Locked=true
USBH_HS_DM.Mode=Enable
USBH_HS_DM.PinAttribute=CortexA35NSOS
USBH_HS_DM.Signal=USBH_HS_DM
USBH_HS_DP.GPIOParameters=PinAttribute
USBH_HS_DP.Locked=true
USBH_HS_DP.Mode=Enable
USBH_HS_DP.PinAttribute=CortexA35NSOS
USBH_HS_DP.Signal=USBH_HS_DP
USBH_HS_TXRTUNE.GPIOParameters=PinAttribute
USBH_HS_TXRTUNE.Locked=true
USBH_HS_TXRTUNE.Mode=Enable
USBH_HS_TXRTUNE.PinAttribute=CortexA35NSOS
USBH_HS_TXRTUNE.Signal=USBH_HS_TXRTUNE
VP_BSEC_VS_BSEC.Mode=BSEC_Activate
VP_BSEC_VS_BSEC.Signal=BSEC_VS_BSEC
VP_CORTEX_M33_VS_CORTEX_M33.Mode=CORTEX_M33_Activate
VP_CORTEX_M33_VS_CORTEX_M33.Signal=CORTEX_M33_VS_CORTEX_M33
VP_CRYP1_VS_CRYP.Mode=CRYP_Activate
VP_CRYP1_VS_CRYP.Signal=CRYP1_VS_CRYP
VP_DCMIPP_CSI.Mode=SerialInterface
VP_DCMIPP_CSI.Signal=DCMIPP_CSI
VP_DCMIPP_VS_PIPE0.Mode=Pipe 0
VP_DCMIPP_VS_PIPE0.Signal=DCMIPP_VS_PIPE0
VP_DDR_CTRL_PHY_LPDDR4.Mode=LPDDR4
VP_DDR_CTRL_PHY_LPDDR4.Signal=DDR_CTRL_PHY_LPDDR4
VP_DDR_CTRL_PHY_VS_2Gb.Mode=2Gb
VP_DDR_CTRL_PHY_VS_2Gb.Signal=DDR_CTRL_PHY_VS_2Gb
VP_DDR_CTRL_PHY_VS_32BITS.Mode=32bits
VP_DDR_CTRL_PHY_VS_32BITS.Signal=DDR_CTRL_PHY_VS_32BITS
VP_GPU_VS_GPU.Mode=GPU_Activate
VP_GPU_VS_GPU.Signal=GPU_VS_GPU
VP_HASH_VS_HASH.Mode=HASH_Activate
VP_HASH_VS_HASH.Signal=HASH_VS_HASH
VP_ICACHE_VS_SECURE_ICACHE_REG.Signal=ICACHE_VS_SECURE_ICACHE_REG
VP_IWDG1_VS_IWDG.Mode=IWDG_Activate
VP_IWDG1_VS_IWDG.Signal=IWDG1_VS_IWDG
VP_LPTIM1_VS_LPTIM_counterModeInternalClock.Mode=Counts__internal_clock_event_00
VP_LPTIM1_VS_LPTIM_counterModeInternalClock.Signal=LPTIM1_VS_LPTIM_counterModeInternalClock
VP_LTDC_DSIMode.Mode=RGB888
VP_LTDC_DSIMode.Signal=LTDC_DSIMode
VP_OCTOSPI2_VS_dual.Mode=single_mode
VP_OCTOSPI2_VS_dual.Signal=OCTOSPI2_VS_dual
VP_OCTOSPIM_VS_IO.Mode=Swapped
VP_OCTOSPIM_VS_IO.Signal=OCTOSPIM_VS_IO
VP_PKA_VS_PKA.Mode=PKA_Activate
VP_PKA_VS_PKA.Signal=PKA_VS_PKA
VP_PWR_V_PVD_IN.Mode=Mode_PVD_Int
VP_PWR_V_PVD_IN.Signal=PWR_V_PVD_IN
VP_RNG_VS_RNG.Mode=RNG_Activate
VP_RNG_VS_RNG.Signal=RNG_VS_RNG
VP_RTC_VS_RTC_Activate.Mode=RTC_Enabled
VP_RTC_VS_RTC_Activate.Signal=RTC_VS_RTC_Activate
VP_RTC_VS_RTC_Calendar.Mode=RTC_Calendar
VP_RTC_VS_RTC_Calendar.Signal=RTC_VS_RTC_Calendar
VP_RTC_VS_RTC_WakeUp_intern.Mode=WakeUp
VP_RTC_VS_RTC_WakeUp_intern.Signal=RTC_VS_RTC_WakeUp_intern
VP_SAES_VS_SAES.Mode=SAES_Activate
VP_SAES_VS_SAES.Signal=SAES_VS_SAES
VP_SERC_VS_SERC.Mode=SERC_Activate
VP_SERC_VS_SERC.Signal=SERC_VS_SERC
VP_STGEN_VS_STGEN.Mode=STGEN_Activate
VP_STGEN_VS_STGEN.Signal=STGEN_VS_STGEN
VP_SYS_VS_Systick.Mode=SysTick
VP_SYS_VS_Systick.Signal=SYS_VS_Systick
VP_VDEC_VS_VDEC.Mode=VDEC_Activate
VP_VDEC_VS_VDEC.Signal=VDEC_VS_VDEC
VP_VENC_VS_VENC.Mode=VENC_Activate
VP_VENC_VS_VENC.Signal=VENC_VS_VENC
board=STM32MP257F-DK
boardIOC=true
