design tradeoff alpha ev8 condit branch predictor paper present alpha ev8 condit branch predictor alpha ev8 microprocessor project cancel june 2001 late phase develop envis aggress 8wide issu outoford superscalar microarchitectur featur deep pipelin simultan multithread perform processor highli depend accuraci branch predictor consequ larg silicon area devot branch predict ev8 alpha ev8 branch predictor reli global histori featur total 352 kbitsth focu paper differ tradeoff perform overcom variou implement constraint ev8 branch predictor one instanc pipelin predictor two cycl facilit predict 16 branch per cycl two dynam success 8 instruct fetch block result use three fetchblock old compress branch histori inform acces predictor implement constraint also restrict composit index function predictor forc usag singleport memori cellsnevertheless show alpha ev8 branch predictor achiev predict accuraci rang stateoftheart academ global histori branch predictor consid implement constraint great detail b introduct alpha ev8 microprocessor 2 featur 8wide superscalar deepli pipelin microarchitectur minimum branch mispredict penalti 14 cycl perform microprocessor depend branch predict accuraci architectur technolog alpha ev8 aggress new challeng confront design branch predictor paper present alpha ev8 branch predictor great de tail paper expound differ constraint work done author compaq 1999 face definit predictor variou tradeoff perform lead final design par ticular elucid follow use global histori branch predict scheme b choic predict scheme deriv hybrid skew branch predictor 2bcgskew19 c redefinit inform vector use index predictor combin compress branch histori path histori differ predict hysteresi tabl size predict tabl hysteresi tabl access differ pipelin stage henc implement physic distinct tabl e variabl histori length four logic tabl ev8 predictor access use four differ histori length f guarante conflict free access bankinterleav predictor singleport memori cell 16 branch predict two 8instruct dynam succes fetch block g care definit index function predictor tabl work demonstr spite hardwar implement constraint encount alpha ev8 branch predictor accuraci compromis stand comparison virtual equival size global histori branch predictor propos far overal ev8 architectur optim singl process perform extra perform obtain simultan multithread consid bonu therefor paramet condit branch predictor tune singl process perform primari object howev ev8 branch predictor found perform well presenc multithread workload remaind paper organ follow section briefli present instruct fetch pipelin alpha ev8 section 3 explain global histori branch predictor scheme prefer local section 4 present predict scheme implement alpha ev8 2bcgskew section also present design space 2bcgskew variou design dimens har fit ev8 predictor 352 kbit memori bud get section 5 present justifi histori path inform use index branch predictor alpha ev8 branch predictor tabl must support two independ read 8 predict per cycl section 6 present scheme use guarante two conflictfre access per cycl bankinterleav predictor section 7 present hardwar constraint compos index function predict tabl describ function eventu use section 8 present step step perform evalu ev8 branch predictor constraint ad turnaround solut adopt final provid conclud remark section 9 alpha ev8 frontend pipelin sustain high perform alpha ev8 fetch two 8instruct block per cycl instruct cach instruct fetch block consist consecut valid instruct fetch icach instruct fetch block end either end align 8instruct block taken control flow instruct taken condit branch end fetch block thu 16 condit branch may fetch predict everi cycl everi cycl address next two fetch block must gener sinc must achiev singl cycl involv fast hardwar alpha ev8 line predictor 1 use purpos line predictor consist three tabl index address recent fetch block limit hash logic consequ simpl index logic rel low line predict accuraci avoid huge perform loss due fairli poor line predictor accuraci long branch resolut latenc ev8 pipelin outcom branch known earliest cycl 14 often around cycl 20 25 line predictor back power program counter address gener includ condit branch predictor jump predictor return address stack predic tor condit branch target address comput instruct flow instruct cach final address select pcaddressgener pipelin wo cycl illustr fig 1 four dynam succes fetch block b c simultan flight pcaddressgener case mismatch line predict pcaddressgener instruct fetch resum pcaddressgener result 3 global vs local histori previou gener alpha microprocessor 7 incorpor hybrid predictor use global local branch histori inform alpha ev8 16 branch outcom 8 fetch block predict per block b phase 1 phase 1 phase 0 block c complet pc address gener block z phase 0 complet phase 1 phase 0 line predict complet predict tabl read cycl 1 cycl 2 cycl 3 figur 1 pc address gener pipelin cycl implement hybrid branch predictor ev8 base local histori includ compon use local histori would challeng local branch predict requir predict read local histori tabl read predict tabl perform 16 local histori read parallel requir dualport histori tabl one port fetch block suffici sinc one read parallel histori sequenti instruct sequenti tabl entri perform 16 predict tabl read would requir 16port predict tabl whenev occurr branch inflight specul histori associ younger inflight occurr branch use 8 maintain use specul local histori alreadi quit complex processor fetch predict singl branch per cycle20 alpha ev8 number inflight branch possibl equal maximum number inflight instruct 256 moreov ev8 index branch predictor three fetch block specul branch outcom determin see fig 1 three block may contain three previou occurr everi branch fetch block contrast singl specul global histori per thread simpler build shown section 8 accuraci ev8 global histori predict scheme virtual insensit effect three fetch block old global histori final alpha ev8 simultan multithread processor 25 26 independ thread run compet predictor tabl entri interfer local histori base scheme disastr pollut local histori predict tabl sever parallel thread spawn singl applic pollut exacerb unless local histori tabl index use pc thread number comparison global histori scheme global histori regist must maintain per thread parallel thread applic benefit construct alias 10 4 branch predict scheme global branch histori branch predictor tabl lead phenomenon known alias interfer 28 24 multipl branch inform vector share entri predictor tabl caus predict wo branch substream intermingl dealias global histori branch predictor recent intro duce enhanc skew branch predictor egskew 15 agre predictor 22 bimod predictor 13 yag predictor 4 predictor shown achiev higher predict accuraci equival hardwar complex larger alias global histori branch predictor gshare 14 ga 27 howev hybrid predictor combin global histori predictor typic bimod predictor index pc 21 may deliv higher predict accuraci convent singl branch predictor 14 therefor dealias branch predictor includ hybrid predictor build effici branch predictor ev8 branch predictor deriv hybrid skew branch predictor 2bcgskew present 19 section structur hybrid skew branch predictor first recal outlin updat polici use ev8 branch predictor three degre freedom avail design space 2bcgskew predictor describ differ histori length predictor compon size differ predictor compon use smaller hysteresi tabl predict ta ble degre freedom leverag design best possibl branch predictor fit ev8 hardwar budget constraint 41 gener structur hybrid skew predictor 2bcgskew enhanc skew branch predictor egskew effici singl compon branch predictor 15 13 therefor natur candid compon hybrid predictor hybrid predictor 2bcgskew illustr fig combin egskew bimod predictor 2bcgskew consist four 2bit counter bank bank bim bimod predictor also part egskew predictor bank g0 g1 two bank egskew predictor bank meta metapredictor depend meta predict either predict come bim major vote predict come g0 g1 bim 42 partial updat polici multipl tabl branch predictor updat polici bear predict accuraci 15 partial updat polici shown result higher predict accuraci total updat polici egskew appli partial updat polici 2bcgskew also result better predict accuraci bimod compon ac000000000000111111n histori egskew predict bimod predict metapredict meta address major vote address predict figur 2 2bcgskew predictor curat predict strongli bias static branch therefor metapredictor recogn situat tabl updat suffer alias associ easytopredict branch partial updat polici implement alpha ev8 consist follow ffl correct predict predictor agre updat see otherwis strengthen meta two predict differ strengthen correct predict particip tabl g0 g1 bim follow strengthen bim bimod predict use strengthen bank gave correct predict major vote use ffl mispredict two predict differ first updat chooser see rational 2 recomput overal predict accord new valu chooser correct predict strengthen particip tabl mispredict updat bank rational 1 goal limit number strengthen counter correct predict counter strengthen harder anoth addresshistori pair steal three predictor bim g0 g1 agre one counter entri stolen anoth address histori pair without destroy major pre diction strengthen counter three predictor agre steal made easier rational 2 goal limit number counter written wrong predict need steal tabl entri anoth address histori pair avoid 43 use distinct predict hysteresi array partial updat lead better predict accuraci total updat polici due better space util also allow simpler hardwar implement hybrid predictor 2bit counter use partial updat describ earlier correct predict predict bit left unchang hysteresi bit strengthen particip compon need read therefor correct predict requir one read predict array fetch time one write hysteresi array commit time mispredict lead read hysteresi array follow possibl updat predict hysteresi array 44 share hysteresi bit sever counter use partial updat natur lead physic implement branch predictor two differ memori array predict array hysteresi array alpha ev8 silicon area chip layout constraint allow less space hysteresi memori array predict memori array instead reduc size predict array decid use half size hysteresi tabl compon g1 meta result two predict entri share singl hysteresi entri predict tabl hysteresi tabl index use index function except signific bit consequ hysteresi tabl suffer alias predict tabl instanc follow scenario may occur predict entri b share hysteresi entri address histori pair associ entri strongli bias b remain alway wrong due continu reset hysteresi bit address histori pair associ scenario certainli occur rare two consecut access b without intermedi access allow b reach correct state moreov partial updat polici implement ev8 branch predictor limit number write hysteresi tabl therefor decreas impact alias hysteresi tabl 45 histori length previou studi skew branch predictor 15 hybrid skew branch predictor 19 assum tabl g0 g1 index use differ hash function address histori pair histori length use tabl use differ histori length two tabl allow slightli better behavior moreov point juan et al 12 optim histori length predictor vari depend applic phenomenon less import hybrid predictor featur bimod tabl compon signific reduc 2bcgskew two differ histori length use tabl g0 g1 medium histori length use g0 longer histori length use g1 predict tabl 16k 64k 64k 64k hysteresi tabl 16k 32k 64k 32k histori length 4 13 21 15 tabl 1 characterist alpha ev8 branch predictor 46 differ predict tabl size academ studi multipl tabl predictor 15 13 14 19 size predictor tabl consid equal conveni compar differ predict scheme howev design real predictor hardwar overal design space ex plore equal tabl size 2bcgkew branch predictor good tradeoff small size predictor instanc 44k entri howev larg branch predictor ie 4 64k entri bimod tabl bim use spars sinc branch instruct map onto singl entri consequ larg branch predictor use ev8 implement bim tabl smaller three compon 47 ev8 branch predictor configur alpha ev8 implement larg 2bcgskew pre dictor featur total 352 kbit memori consist 208 kbit predict 144 kbit hysteresi design space explor lead tabl size index differ histori length list tabl 1 may remark tabl bim origin bimod tabl index use 4bit histori length justifi implement constraint discuss section 7 5 path branch outcom inform accuraci branch predictor depend predict scheme predictor tabl size well inform vector use index section describ pipelin constraint lead effect inform vector use index ev8 alpha branch predictor inform vector combin pc address compress form three fetch block old branch path histori path inform form three last block 51 three fetch block old block compress tori three fetch block old histori inform use read predictor tabl must avail index time alpha ev8 branch predictor latenc wo cycl two block fetch everi cycl fig 1 show branch histori inform use predict branch outcom block includ specu lativ branch outcom condit branch block also block c b thu ev8 branch predictor index use three fetch block old branch histori ie updat histori inform z predict branch block block compress histori lghist singl branch predict per cycl one histori bit shift global histori regist everi cycl branch predict per cycl 16 histori bit shift histori everi cycl updat requir complex circuitri alpha ev8 complex historyregist updat would stress critic path extent even older histori would use five even sevenblock old instead singl histori bit insert per fetch block 5 insert bit combin last branch outcom path inform comput follow whenev least one condit branch present fetch block outcom last condit branch fetch block 1 taken 0 nottaken exclusiveor bit 4 pc address last branch rational exclusiveor pc bit branch outcom get uniform distribut histori pattern appli cation highli optim code tend exhibit less taken branch nottaken branch therefor distribut pure branch histori outcom applic nonuniform use singl histori bit origin thought compromis design tradeoff sinc possibl compress 8 histori bit 1 section 8 show signific effect accuraci branch predictor notat block compress histori defin refer lghist 52 path inform three last fetch block due ev8 pipelin constraint section 2 three fetch block old lghist use predictor although branch histori inform three block use address avail index branch predictor address three previou fetch block use index function predictor tabl 53 use long histori alpha ev8 featur larg branch predictor compar implement previou gener mi croprocessor academ studi global histori branch predictor assum length global histori smaller equal log 2 number entri branch predictor tabl size predictor use alpha ev8 far optim even use lghist exampl consid compress branch histori 464k 2bit entri 2bcgskew predic tor use equal histori length g0 g1 meta histori length 24 found good design point consid differ histori length use 17 g0 20 meta 27 g1 found good tradeoff predictor configur three fetch block old lghist slightli shorter length found best perform howev optim histori length still longer log 2 size branch predictor tabl ev8 branch predictor 21 bit lghist histori use index tabl g1 64k entri section 8 show empir larg predic tor branch histori longer log 2 predictor tabl size almost alway benefici branch pre dictor 16 branch predict two fetch block must comput parallel alpha ev8 normal sinc address two fetch block independ branch predictor tabl would support two independ read per cycl therefor predictor tabl would multiport dualpump bank interleav section present scheme allow implement ev8 branch predictor 4way bank interleav use singleport memori cell bank conflict avoid construct predict associ two dynam success fetch block assur lie two distinct bank predictor 61 parallel access predict associ singl block parallel access predict associ singl fetch block straightforward predict tabl alpha ev8 branch predictor index base hash function address three fetch block old lghist branch path histori three last fetch block ad dress element singl fetch block vector inform except bit 2 3 4 pc address use therefor index function use guarante eight predict lie singl 8bit word tabl 62 guarante two success nonconflict alpha ev8 branch predictor must capabl deliv predict associ two fetch block per clock cycl typic mean branch predictor must multiport dualpump bank interleav alpha ev8 branch predictor difficulti circumv bank number comput bank number comput describ guarante construct two dynam success fetch unshuffl cycl 0 phase 1 z flow b flow line predictor complet phase phase 1 phase 1 cycl 1 cycl 2 line predictor bank number comput b bank select wordlin select column select final pc select pc address gener complet predict tabl read figur 3 flow branch predictor tabl read access block gener access two distinct predictor bank therefor bank conflict never occur moreov bank number comput cycl address fetch block gener line predictor thu extra delay ad access branch predictor tabl fig 3 implement bank number comput defin let ba bank number instruct fetch block let z address two previou access slot let bz number bank access instruct fetch block z let y52y51y6y5y4y3y200 binari represent address ba comput follow y6y5b z ba y6y5phi1 els ba y6y5 comput guarante predict fetch block read differ bank previou fetch block inform bit need comput bank number two next fetch block b bit y6y5 z6z5 bz twoblock ahead 18 bank number comput inform bit avail one cycl effect access branch predictor perform requir comput simpl therefor delay introduc branch predictor bank number comput fact bank select perform end phase 1 cycl preced read branch predictor tabl 7 index branch predictor previous mention alpha ev8 branch predictor 4way interleav predict hysteresi tabl separ sinc logic organ predictor contain four 2bcgskew compon translat implement memori ta ble howev alpha ev8 branch predictor implement eight memori array four bank array predict array hysteresi word line array made four logic predictor compon section present physic implement branch predictor array constraint impos composit index function section also includ detail definit hash function select index differ logic compon alpha ev8 branch predictor 71 physic implement constraint four bank alpha ev8 branch predictor implement two physic memori array predict memori array hysteresi memori array word line array made four logic predictor compon bank featur 64 word line word line contain predict word g0 g1 meta 8 8bit predict word bim singl 8bit predict word select word line predictor tabl g0 g1 meta bim predict read span 3 half cycl phase 5 phase includ bank number comput bank select illustr fig 3 4 detail descript given 1wordlin select one 64 wordlin access bank select four predictor compon share 6 address bit need wordlin select fur thermor 6 address bit hash sinc wordlin decod array access constitut critic path read branch predict array consequ input decod must avail begin cycl wordlin select 1 64 permut 8 8 column select 1 8 bim 1 32 g0 g1 meta predict pertabl meta time 1 bank select figur 4 read branch predict tabl 2 column select wordlin consist multipl 8bit predict entri four logic predictor tabl one 8bit predict word select logic predictor tabl one cycl phase avail comput index column singl 2entri xor gate allow comput column bit 3 unshuffl 8bit predict word systemat read word rearrang xor permut bit posit move posit phi f final permut ensur larger dispers predict array entri correspond branch instruct final use allow also discrimin longer histori branch pc sinc comput paramet f xor permut span complet cycl bit f comput larg tree xor gate notat three fetchblock old lghist histori note h h20 h0 a52a200 address fetch block z two previou fetch block index function tabl i1i0 bank number i4i3i2 offset word i10i9i8i7i6i5 line number highest order bit column number 72 gener philosophi design index function defin index function tri appli two gener principl respect hardwar implement constraint first tri limit alias much possibl individu tabl pick individu index function would spread access predictor tabl uniformli possibl individu function normal obtain mix larg number bit histori address comput individu bit function ever gener constraint comput index function allow complex comput un shuffl bit index bit favor use lghist bit instead address bit due inclus path inform lghist lghist vector uniformli distribut pc address 17 point index function skew cach chosen minim number block pair conflict two way appli 2bcgskew branch predictor 73 share bit index function four predict tabl share total 8 bit bank number 2 bit wordlin number i10 i5 bank number comput describ section 6 wordlin number must immedi avail begin branch predictor access fore either deriv inform alreadi avail earlier bank number directli extract inform avail end previou cycl three fetch block old lghist fetch block address fetch block address natur choic sinc allow use effect bimod tabl compon bim predictor howev simul show distribut access bim tabl entri unbalanc region predictor tabl use infrequ other congest use mix lghist histori bit fetch block address bit lead uniform use differ word line predictor thu allow overal better predictor perform consequ compon bim branch predictor use 4 bit histori index function wordlin number use given i10i9i8i7i6i5 h3h2h1h0a8a7 74 index bim index function bim alreadi use 4 histori bit three fetch block old path inform two fetch block ahead bank number comput therefor path inform last instruct fetch block z use extra bit index bim i13i12i11i4i3i2 a11a9phia5a10phi a6a4a3 phi z6a2 phi z5 75 engin index function g0 g1 meta follow methodolog use defin index function g0 g1 meta first best histori length combin determin use standard skew function 17 column indic xor function three predictor manual defin appli follow principl best could 1favor uniform distribut column number choic wordlin index column index bit must comput use one two entri xor gate sinc histori vector uniformli distribut address number favor overal good distribut column number histori bit gener prefer address bit 2 instruct fetch block address two histori differ one two bit two occurr map onto predictor entri tabl guarante whenev inform bit xore anoth inform bit comput column bit least one appear alon comput one bit unshuffl paramet 3 conflict occur tabl tri avoid two tabl approxim differ pair histori bit xore comput column bit three tabl methodolog lead design index function defin index g0 simplifi implement column elector g0 meta share i15 i14 column select given i15 i14 i13 i12 i11 h7 phi h11h8 phi h12h4 phi h5a9 phi unshufl defin i4i3i2 a4 phi a9 phi a13 phi phia5 a2phia14phia10phih6 phih4 phih7 phia6 index g1 column select given i15 i14 i13 i12 i11 h19phih12h18phih11h17phih10h16phih4h15phih20 unshuffl defin i4i3i2 a4phia11phia14phia6phih4phih6 phih9phih14phih15phih16phiz6 index meta column select given i15 i14 i13 i12 i11 h7phih11h8phih12 h5phih13h4phih9a9phih6 unshuffl defin i4i3i2 a4phia10phia5 phih7phih10phih14phih13phiz5 a3phia12phia14phia6phih4phi h6 8 evalu section evalu differ design decis made alpha ev8 predictor design first justifi choic hybrid skew predictor 2bcgskew scheme reli global histori step step analyz benefit detriment brought design decis implement constraint 81 methodolog 811 simul trace driven branch simul immedi updat use explor design space alpha ev8 branch predictor sinc methodolog three order magnitud faster complet alpha ev8 processor simul check branch predictor use long global histori consid studi rel error number branch mispredict trace driven simul assum immedi updat complet simul alpha ev8 assum predictor updat commit time insignific metric use report result mispredict per 1000 instruct mispki experi histori length wider log 2 tabl size index function famili present 17 15 use pre dictor except section 85 initi state entri predict tabl set weakli taken 812 benchmark set display simul result obtain use trace collect atom23 benchmark suit specin t95 binari highli optim alpha 21264 use profil inform train input trace record use ref input one hundr million instruct trace skip 400 million instruct except compress 2 billion instruct skip tabl 2 detail characterist benchmark trace 82 2bcgskew vs global histori base predictor first valid choic 2bcgskew predict scheme global predict scheme fig 5 show simul result predictor memor size rang alpha ev8 predictor display result assum convent branch histori predictor best histori length result present fig 6 show number addit mispredict configur fig 5 use log 2 tabl size instead best histori length illustr configur ffl 432k entri ie 256 kbit 2bcgskew use histori length 0 13 16 23 respect bim g0 meta g1 464k entri ie 512kbit 2bcgskew use histori length 0 17 20 27 length length equal tabl 15 256kbit configur 512kbit ffl bimod predictor 13 consist two 128k entri tabl respect bias taken taken branch 16 kentri bimod tabl total 544 kbit memor 1 optimum histori 1 origin proposit bimod predictor assum equal size three tabl larg size predictor use smaller bimod tabl costeffect benchmark set use 16k entri bimod tabl add benefit benchmark compress gcc go ijpeg li m88ksim perl vortex dyn cond branch x1000 12044 16035 11285 8894 16254 9706 13263 12757 static cond branch 46 12086 3710 904 251 409 273 2239 tabl 2 benchmark characterist figur 5 branch predict accuraci variou global histori scheme figur 6 addit mispredict use log 2 tabl size histori length benchmark set 20 log 2 histori length 17 bit use ffl 1m entri 2m bit gshare optimum histori length benchmark set 20 ie log 2 predictor tabl size ffl 288 kbit 576 kbit yag predictor 4 respec tive best histori length 23 25 small configur consist 16k entri bimod two 16k partial tag tabl call direct cach tag 6 bit wide bimod tabl predict taken resp nottaken nottaken resp taken direct cach search miss search direct cach bimod tabl provid predict hit direct cach provid predict log 2 histori length 14 bit resp 15 bit use 1 figur 7 impact inform vector branch predict accuraci first simul result confirm equival memor budget 2bcgskew outperform global histori branch predictor except yag clear winner yag predictor 2bcgskew howev yag predictor use partial tag array read check 16 tag one half cycl would difficult implement second data support predictor featur larg number entri need long histori length log 2 tabl size histori suboptim 83 qualiti inform vector discuss examin impact success modif inform vector branch predict accuraci assum 464k entri 2bcgskew predic tor configur accuraci best histori length report fig 7 ghist repres convent branch histori lghistno path assum lghist includ path inform lghistpath includ path inform 3old lghist consid three fetch block old histori ev8 info vector repres inform vector use alpha ev8 three fetch block old lghist histori includ path inform plu path inform three last block lghist expect optim lghist histori length shorter optim real branch histori 15 17 23 instead 17 20 27 respect tabl g0 meta g1 quit surprisingli see fig 7 lghist perform convent branch histori depend applic either small loss small benefit accuraci embed path inform lghist gener figur 8 adjust tabl size predictor alli benefici determin often use dealia otherwis alias histori path loss inform branch fetch block lghist balanc use histori branch eventhough repres shorter inform instanc vortex 23 lghist bit repres averag 36 branch tabl 3 repres averag number condit branch repres one bit lghist differ benchmark three fetch block old histori use three fetch block old histori slightli degrad accuraci predictor impact limit moreov use path inform three fetch block miss histori consist recov loss ev8 inform vector summari despit fact vector inform use index alpha branch predictor larg dictat implement constraint benchmark set vector inform achiev approxim level accuraci without constraint 84 reduc tabl size fig 8 show effect reduc tabl size base configur 464k entri 2bcgskew predictor 512kbit data denot small bim show perform bim size reduc 64k 16k 2bit counter perform small bim half size go meta hysteresi tabl denot ev8 size latter fit 352kbit budget alpha ev8 predictor inform vector use index predictor inform vector use alpha ev8 reduc size bim tabl impact benchmark set except go effect use half size hysteresi tabl g0 meta bare notic go present larg footprint consequ sensit size reduct figur 9 effect wordlin indic index function constraint simul result present far take account hardwar constraint index function 8 bit index must share hash comput column bit use one 2entri xor gate intuit constraint lead loss ef ficienc sinc restrict possibl choic index function howev remark 16 cach partial skew almost effici complet skew appli branch predictor share 8 bit indic hurt predict accuraci long share index uniformli distribut constraint use unhash bit wordlin number turn critic sinc restrict distribut share index ideal ev8 branch predictor one would desir get distribut share 8 bit index uniform possibl spread access g0 g1 meta entir tabl fig 9 illustr effect variou choic made select wordlin number address path assum pc address bit use share index path inform use lghist address path assum pc address bit use share index path inform embed lghist path assum 4 histori bit 2 pc bit wordlin number path inform use lghist ev8 illustr accuraci alpha ev8 branch predictor 4 histori bit use wordlin number index path inform embed histori final complet hash recal result assum hash inform bit 464k 2bcgskew ghist repres simul result assum 512kbit predictor constraint index function convent branch histori previous note incorpor path inform lghist small impact 2bcgskew predictor index use hash function hardwar constraint howev ad path inform histori alpha ev8 predictor make distribut lghist uniform allow use share index compress gcc go ijpeg li m88ksim perl vortex lghistghist 124 157 112 120 155 153 132 159 tabl 3 ratio lghistghist figur 10 limit use global histori therefor increas predict accuraci constraint column bit comput indirectli achiev posit impact forc us care design column index unshuffl function nearli total freedom comput unshuffl fulli exploit 11 bit xore unshuffl function tabl g1 index function use final design outperform standard hash function consid rest paper function origin defin skew associ cach 17exhibit good interbank dispers manual tune enforc three criteria describ section 75 summar 352 kbit alpha ev8 branch predictor stand comparison 512 kbit 2bcgskew predictor use convent branch histori 9 conclus branch predictor alpha ev8 defin begin 1999 featur 352 kbit memori deliv 16 branch predict per cycl two dynam succes instruct fetch block therefor global histori predict scheme use 1999 hybrid skew branch predictor 2bcgskew predict scheme 19 repres stateoftheart global histori predict scheme alpha ev8 branch predictor implement 2bcgskew predictor scheme enhanc optim updat polici use differ histori length differ tabl degre freedom definit 2bcgskew tune adapt predictor paramet silicon area chip layout constraint bimod compon smaller compon hysteresi tabl two compon halfsiz predictor tabl implement constraint impos three fetch block old compress form branch histori lghist instead effect branch histori howev inform vector use index alpha ev8 branch predictor stand comparison complet branch histori achiev combin path inform branch outcom build lghist use path inform three fetch block ignor lghist alpha ev8 fourway interleav bank singl port cycl branch predictor support request two dynam succes instruct fetch block requir hardwar conflict re olut sinc bank number comput guarante construct two dynam succes fetch block access two distinct predictor bank alpha ev8 branch predictor featur four logic compon implement two memori ar ray predict array hysteresi array fore definit index function four logi cal predictor tabl strongli constrain 8 bit must share among four indic furthermor time constraint restrict complex hash appli indic comput howev effici index function turn around constraint design despit implement size constraint alpha branch predictor deliv accuraci equival 464k entri 2bcgskew predictor use convent branch histori constraint index function impos futur gener microprocessor branch predict accuraci remain major issu even larger predictor predictor implement alpha ev8 may consid howev brute forc approach would limit return except applic larg number branch exemplifi benchmark set fig 10 show simul result 41m 2bit entri 2bcgskew predictor ad backup predictor compon 3 reli differ inform vector type local histori valu predict 9 6 new predict concept eg perceptron 11 tackl hard topredict branch seem promis sinc predictor face time constraint issu one may consid extend hierarchi predictor increas accuraci delay line predictor global histori branch predict backup branch predictor backup branch predictor would deliv predict later global histori branch predictor r next cach line set pre diction compaq choos smt alpha cascad predictor econom adapt branch target predict yag branch predictor method apparatu predict multipl condit branch digit 21264 set new standard effect specul updat branch histori branch predict accura cy improv branch predictor correl data valu branch predict simultan multithread dynam branch predict per ceptron dynam histori length fit third level adapt branch predic tion combin branch predictor trade conflict capac alias condit branch predictor case twoway skewedassoci cach skew associ cach specul updat local global branch histori quantit anal ysi studi branch predict strategi agre predictor mechan reduc neg branch histori interfer atom system build custom program analysi tool influenc branch predict tabl interfer branch predict scheme perform simultan multithread maxim onchip parallel exploit choic altern implement twolevel adapt branch predict compar analysi scheme correl branch predict tr altern implement twolevel adapt branch predict case twoway skewedassoci cach effect specul updat branch histori branch predict accuraci revisit compar analysi scheme correl branch predict next cach line set predict simultan multithread influenc branch predict tabl interfer branch predict scheme perform exploit choic multipleblock ahead branch predictor agre predictor trade conflict capac alias condit branch predictor bimod branch predictor dynam historylength fit yag branch predict scheme cascad predictor improv branch predictor correl data valu skewedassoci cach studi branch predict strategi controlflow specul valu predict superscalar processor dynam branch predict perceptron branch predict simultan multithread ctr wei zhang bramha allu loopbas leakag control branch predictor proceed 2004 intern confer compil architectur synthesi embed system septemb 2225 2004 washington dc usa kristoph c breen duncan g elliott alias antialias branch histori tabl predict acm sigarch comput architectur news v31 n5 p14 decemb ayos falcon jare stark alex ramirez konrad lai mateo valero better branch predict prophetcrit hybrid ieee micro v25 n1 p8089 januari 2005 andr seznec antoni fraboulet effect ahead pipelin instruct block address gener acm sigarch comput architectur news v31 n2 may daniel chaver lui piuel manuel prieto francisco tirado michael c huang branch predict demand energyeffici solut proceed intern symposium low power electron design august 2527 2003 seoul korea jamison collin dean tullsen hong wang control flow optim via dynam reconverg predict proceed 37th annual ieeeacm intern symposium microarchitectur p129140 decemb 0408 2004 portland oregon daniel jimenez piecewis linear branch predict acm sigarch comput architectur news v33 n2 p382393 may 2005 amirali baniasadi andrea moshovo sepa highli accur energyeffici branch predictor proceed 2004 intern symposium low power electron design august 0911 2004 newport beach california usa andr seznec eric toullec olivi rochecoust regist write special regist read special path complexityeffect wideissu superscalar processor proceed 35th annual acmiee intern symposium microarchitectur novemb 1822 2002 istanbul turkey renju thoma manoj franklin chri wilkerson jare stark improv branch predict dynam dataflowbas identif correl branch larg global histori acm sigarch comput architectur news v31 n2 may wei zhang bramha allu reduc branch predictor leakag energi exploit loop acm transact embed comput system tec v6 n2 p11e may 2007 chunrong lai shihlien lu yurong chen trista chen improv branch predict accuraci parallel conserv corrector proceed 2nd confer comput frontier may 0406 2005 ischia itali daniel jimnez fast pathbas neural branch predict proceed 36th annual ieeeacm intern symposium microarchitectur p243 decemb 0305 haitham akkari srikanth srinivasan konrad lai recycl wast exploit wrongpath execut improv branch predict proceed 17th annual intern confer supercomput june 2326 2003 san francisco ca usa e f torr p ibanez v vinal j llaberia store buffer design firstlevel multibank data cach acm sigarch comput architectur news v33 n2 p469480 may 2005 abha kumar nisheet jain mainak chaudhuri longlat branch much matter acm sigarch comput architectur news v34 n3 p915 june 2006 daniel jimnez improv latenc accuraci neural branch predict acm transact comput system toc v23 n2 p197218 may 2005 jamison collin suleyman sair brad calder dean tullsen pointer cach assist prefetch proceed 35th annual acmiee intern symposium microarchitectur novemb 1822 2002 istanbul turkey david tarjan kevin skadron merg path gshare index perceptron branch predict acm transact architectur code optim taco v2 n3 p280300 septemb 2005 andr seznec analysi ogeometr histori length branch predictor acm sigarch comput architectur news v33 n2 p394405 may 2005 ayos falcon jare stark alex ramirez konrad lai mateo valero prophetcrit hybrid branch predict acm sigarch comput architectur news v32 n2 p250 march 2004 oliverio j santana alex ramirez josep l larribapey mateo valero lowcomplex fetch architectur highperform superscalar processor acm transact architectur code optim taco v1 n2 p220245 june 2004 han vandierendonck koen de bosscher xorbas hash function ieee transact comput v54 n7 p800812 juli 2005 yuan xie gabriel h loh bryan black kerri bernstein design space explor 3d architectur acm journal emerg technolog comput system jetc v2 n2 p65103 april 2006 alex ramirez oliverio j santana josep l larribapey mateo valero fetch instruct stream proceed 35th annual acmiee intern symposium microarchitectur novemb 1822 2002 istanbul turkey bradford beckmann david wood manag wire delay larg chipmultiprocessor cach proceed 37th annual ieeeacm intern symposium microarchitectur p319330 decemb 0408 2004 portland oregon philo juang kevin skadron margaret martonosi zhigang hu dougla w clark philip w diodato stefano kaxira implement branchpredictor decay use quasistat memori cell acm transact architectur code optim taco v1 n2 p180219 june 2004