*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Wed Jan 04 01:35:01 EET 2023
         ppid/pid : 8576/8586
         hostname : localhost.localdomain
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /mnt/hgfs/shared/VLSI-Multipliers/src
         logfile  : /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.log.06
         tmpdir   : /tmp/oasys.8576/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/4_clear_designs.tcl
> delete_design
> remove_upf
error: upf is not enabled

    while executing
"reset_upf"
    (file "scripts/4_clear_designs.tcl" line 2)
    invoked from within
"tcl_source scripts/4_clear_designs.tcl"
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 0 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog fp_mul.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/work}
info:    File 'fp_mul.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/WELLTAP NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 ...(35 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module fp_mul
starting synthesize at 00:00:05(cpu)/0:00:18(wall) 63MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell WELLTAP in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fp_mul' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-400]
warning: blackbox for instance 'unsigned_seq_multiplier_dut' of 'unsigned_seq_multiplier' (parameters: N=24) in module 'fp_mul' (parameters: none) (controlled by parameter error_on_blackbox) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:79)[4])  [VLOG-622]
info:    module 'fp_mul' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_mul' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:08(cpu)/0:00:21(wall) 83MB(vsz)/345MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_synthesized.odb
info:    design 'fp_mul' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fp_mul' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> #set transition          0.707321
> #set io_clock_period     4.0
> set clock_period        2.0
> 
> 
> create_clock -name vsysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports reset]
warning: Empty from list 
warning: could not find 1 objects:
             reset
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
error:   can't read "transition": no such variable (/mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc:26)
> 
> set_input_delay -clock vsysclk -rise 0.2 [all_inputs]
> set_output_delay -clock vsysclk -fall 0.5 [all_outputs] 
> 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|      47|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       9|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |fp_mul  |           |            
  Total Instances       |     306|        728|      13.954
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       1|          0|       0.000
    Cells               |     305|        728|      13.954
      Buffers           |       0|          0|       0.000
      Inverters         |      50|         27|       0.718
      Clock-Gates       |       9|         36|       0.532
      Combinational     |     143|        200|       4.556
      Latches           |       0|          0|       0.000
      FlipFlops         |     103|        466|       8.149
       Single-Bit FF    |     103|        466|       8.149
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |      98|           |            
       Bits             |     103|        466|       8.149
         Load-Enabled   |       0|           |            
         Clock-Gated    |      98|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |        728|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] } -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]} -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> all_outputs
> group_path -name R2O -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> optimize -virtual
starting optimize at 00:00:09(cpu)/0:00:22(wall) 85MB(vsz)/345MB(peak)
Log file for child PID=8624:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=8625:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=8627:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=8628:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 726.4squm (#1, 0 secs)
info: optimized 'fp_mul__GC0' area changed -100.5squm (x1), total 625.9squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 625.9squm (#3, 0 secs)
done optimizing area at 00:00:13(cpu)/0:00:25(wall) 92MB(vsz)/365MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fp_mul' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 625.9squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 1169.7ps
info: activated path group I2R @ 1609.8ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1406.6ps
info: finished path group default @ 1169.7ps
info: finished path group R2O @ 1406.6ps
info: finished path group I2R @ 1609.8ps
info: reactivating path groups
info: reactivated path group default @ 1169.7ps
info: reactivated path group I2R @ 1609.8ps
info: reactivated path group R2O @ 1406.6ps
info: finished path group default @ 1169.7ps
info: finished path group R2O @ 1406.6ps
info: finished path group I2R @ 1609.8ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module fp_mul
info: optimized 'fp_mul__GC0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.04 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 1169.7ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:14(cpu)/0:00:26(wall) 99MB(vsz)/365MB(peak)
finished optimize at 00:00:14(cpu)/0:00:26(wall) 99MB(vsz)/365MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a_reg[23]/Q
    (Clocked by vsysclk R)
Endpoint: overflow_reg/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1966.3
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.7)
Data arrival time: 796.6
Slack: 1169.7
Logic depth: 11
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      8                                   
clk_gate_b_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
a_reg[23]/CK->Q          DFF_X1                  rf     92.3     92.3     92.3      0.0      0.0      0.9     10.6      3              /PD_TOP        (1.10)
i_0_0_102/A2->ZN         OR2_X4                  ff    139.1     46.8     46.8      0.0     14.8      0.3      3.1      1              /PD_TOP        (1.10)
i_0_0_0/CI->CO           FA_X1                   ff    209.0     69.9     69.9      0.0      7.9      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_1/CI->CO           FA_X1                   ff    281.5     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_2/CI->CO           FA_X1                   ff    354.0     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_3/CI->CO           FA_X1                   ff    426.5     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_4/CI->CO           FA_X1                   ff    499.0     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_5/CI->CO           FA_X1                   ff    571.5     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_6/CI->S            FA_X1                   fr    694.6    123.1    123.1      0.0     15.1      0.7      6.3      2              /PD_TOP        (1.10)
i_0_0_100/A4->ZN         AND4_X4                 rr    748.8     54.2     54.2      0.0     20.8      0.3      4.6      1              /PD_TOP        (1.10)
i_0_0_98/A2->ZN          NAND3_X4                rf    769.9     21.1     21.1      0.0     11.1      0.3      4.5      1              /PD_TOP        (1.10)
i_0_0_97/B2->ZN          AOI21_X2                fr    796.6     26.7     26.7      0.0     10.9      0.3      1.5      1              /PD_TOP        (1.10)
overflow_reg/D           DFF_X1                   r    796.6      0.0               0.0     16.9                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: rst
    (Clocked by vsysclk R)
Endpoint: c_out_reg[29]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1962.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 352.2
Slack: 1609.8
Logic depth: 5
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
rst                      {set_input_delay}        r    200.0    200.0    200.0                        2.3     39.7      4                                   
i_0_0_111/A->ZN          INV_X8                  rf    205.4      5.4      5.3      0.1      0.0      1.1     11.8      4              /PD_TOP        (1.10)
i_0_0_80/A1->ZN          NAND3_X4                fr    224.8     19.4     19.4      0.0      4.3      0.8     13.5      3              /PD_TOP        (1.10)
i_0_0_76/A2->ZN          NOR2_X4*                rf    275.4     50.6     50.6      0.0     17.3     11.0    123.6     30              /PD_TOP        (1.10)
i_0_0_74/B1->ZN          AOI22_X4                fr    347.6     72.2     71.8      0.4     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_73/A->ZN           INV_X4                  rf    352.2      4.6      4.6      0.0     50.3      0.3      1.4      1              /PD_TOP        (1.10)
c_out_reg[29]/D          DFF_X1                   f    352.2      0.0               0.0      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_out_reg[31]/Q
    (Clocked by vsysclk R)
Endpoint: c_out[31]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 93.4
Slack: 1406.6
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      8                                   
clk_gate_overflow_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     33              /PD_TOP        (1.10)
c_out_reg[31]/CK->Q      DFF_X1                  rf     93.3     93.3     93.3      0.0      0.0      1.4     11.4      1              /PD_TOP        (1.10)
c_out[31]                                         f     93.4      0.1               0.1     15.5                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|   1169.7
2    |I2R    | 1.000|      0.0|   1609.8
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1406.6
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 92.295000 -bottom 62.295 -top 92.295000
info:    create placement blockage 'blk_top' (0.000000 62.295000) (92.295000 92.295000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 92.295000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (92.295000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 92.295000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 92.295000)  [FP-103]
> create_blockage -name blk_right -type macro -left 62.295 -right 92.295000 -bottom 0 -top 92.295000
info:    create placement blockage 'blk_right' (62.295000 0.000000) (92.295000 92.295000)  [FP-103]
> optimize -place
starting optimize at 00:00:14(cpu)/0:00:27(wall) 99MB(vsz)/365MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1406 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1406 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1406 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 73.05% average utilization: 34.13%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 1169.7ps
info:	placing 99 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 71.08% average utilization: 38.53%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              4743.02
Average Wire      =                27.74
Longest Wire      =                50.34
Shortest Wire     =                 0.00
WNS               = 1169.7ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 1169.7ps
done optimize placement at 00:00:16(cpu)/0:00:28(wall) 286MB(vsz)/613MB(peak)
finished optimize at 00:00:16(cpu)/0:00:28(wall) 286MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/verilog/demo_fp_mul.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/verilog/demo_fp_mul.syn.v' for module 'fp_mul'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 125 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog fp_mul.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/work}
info:    File 'fp_mul.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/WELLTAP NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 ...(35 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module fp_mul
starting synthesize at 00:00:17(cpu)/0:01:42(wall) 283MB(vsz)/613MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell WELLTAP in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fp_mul' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-400]
warning: blackbox for instance 'unsigned_seq_multiplier_dut' of 'unsigned_seq_multiplier' (parameters: N=24) in module 'fp_mul' (parameters: none) (controlled by parameter error_on_blackbox) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:79)[4])  [VLOG-622]
info:    module 'fp_mul' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_mul' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:17(cpu)/0:01:43(wall) 293MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_synthesized.odb
info:    design 'fp_mul' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fp_mul' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> #set transition          0.707321
> #set io_clock_period     4.0
> set clock_period        2.0
> 
> 
> create_clock -name vsysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports reset]
warning: Empty from list 
warning: could not find 1 objects:
             reset
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
error:   can't read "transition": no such variable (/mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc:26)
> 
> set_input_delay -clock vsysclk -rise 0.2 [all_inputs]
> set_output_delay -clock vsysclk -fall 0.5 [all_outputs] 
> 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|      47|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       9|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |fp_mul  |           |            
  Total Instances       |     306|        728|      13.954
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       1|          0|       0.000
    Cells               |     305|        728|      13.954
      Buffers           |       0|          0|       0.000
      Inverters         |      50|         27|       0.718
      Clock-Gates       |       9|         36|       0.532
      Combinational     |     143|        200|       4.556
      Latches           |       0|          0|       0.000
      FlipFlops         |     103|        466|       8.149
       Single-Bit FF    |     103|        466|       8.149
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |      98|           |            
       Bits             |     103|        466|       8.149
         Load-Enabled   |       0|           |            
         Clock-Gated    |      98|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |        728|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] } -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]} -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> all_outputs
> group_path -name R2O -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> optimize -virtual
starting optimize at 00:00:17(cpu)/0:01:43(wall) 293MB(vsz)/613MB(peak)
Log file for child PID=8756:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=8758:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=8761:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=8765:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 726.4squm (#1, 1 secs)
info: optimized 'fp_mul__GC0' area changed -100.5squm (x1), total 625.9squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 625.9squm (#3, 0 secs)
done optimizing area at 00:00:27(cpu)/0:01:47(wall) 301MB(vsz)/613MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fp_mul' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 625.9squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ 1169.7ps
info: activated path group I2R @ 1609.8ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1406.6ps
info: finished path group default @ 1169.7ps
info: finished path group R2O @ 1406.6ps
info: finished path group I2R @ 1609.8ps
info: reactivating path groups
info: reactivated path group default @ 1169.7ps
info: reactivated path group I2R @ 1609.8ps
info: reactivated path group R2O @ 1406.6ps
info: finished path group default @ 1169.7ps
info: finished path group R2O @ 1406.6ps
info: finished path group I2R @ 1609.8ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module fp_mul
info: optimized 'fp_mul__GC0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.03 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 1169.7ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:28(cpu)/0:01:47(wall) 296MB(vsz)/613MB(peak)
finished optimize at 00:00:28(cpu)/0:01:47(wall) 296MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a_reg[23]/Q
    (Clocked by vsysclk R)
Endpoint: overflow_reg/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1966.3
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.7)
Data arrival time: 796.6
Slack: 1169.7
Logic depth: 11
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      8                                   
clk_gate_b_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
a_reg[23]/CK->Q          DFF_X1                  rf     92.3     92.3     92.3      0.0      0.0      0.9     10.6      3              /PD_TOP        (1.10)
i_0_0_102/A2->ZN         OR2_X4                  ff    139.1     46.8     46.8      0.0     14.8      0.3      3.1      1              /PD_TOP        (1.10)
i_0_0_0/CI->CO           FA_X1                   ff    209.0     69.9     69.9      0.0      7.9      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_1/CI->CO           FA_X1                   ff    281.5     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_2/CI->CO           FA_X1                   ff    354.0     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_3/CI->CO           FA_X1                   ff    426.5     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_4/CI->CO           FA_X1                   ff    499.0     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_5/CI->CO           FA_X1                   ff    571.5     72.5     72.5      0.0     15.1      0.4      3.1      1              /PD_TOP        (1.10)
i_0_0_6/CI->S            FA_X1                   fr    694.6    123.1    123.1      0.0     15.1      0.7      6.3      2              /PD_TOP        (1.10)
i_0_0_100/A4->ZN         AND4_X4                 rr    748.8     54.2     54.2      0.0     20.8      0.3      4.6      1              /PD_TOP        (1.10)
i_0_0_98/A2->ZN          NAND3_X4                rf    769.9     21.1     21.1      0.0     11.1      0.3      4.5      1              /PD_TOP        (1.10)
i_0_0_97/B2->ZN          AOI21_X2                fr    796.6     26.7     26.7      0.0     10.9      0.3      1.5      1              /PD_TOP        (1.10)
overflow_reg/D           DFF_X1                   r    796.6      0.0               0.0     16.9                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: rst
    (Clocked by vsysclk R)
Endpoint: c_out_reg[29]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1962.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 352.2
Slack: 1609.8
Logic depth: 5
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
rst                      {set_input_delay}        r    200.0    200.0    200.0                        2.3     39.7      4                                   
i_0_0_111/A->ZN          INV_X8                  rf    205.4      5.4      5.3      0.1      0.0      1.1     11.8      4              /PD_TOP        (1.10)
i_0_0_80/A1->ZN          NAND3_X4                fr    224.8     19.4     19.4      0.0      4.3      0.8     13.5      3              /PD_TOP        (1.10)
i_0_0_76/A2->ZN          NOR2_X4*                rf    275.4     50.6     50.6      0.0     17.3     11.0    123.6     30              /PD_TOP        (1.10)
i_0_0_74/B1->ZN          AOI22_X4                fr    347.6     72.2     71.8      0.4     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_73/A->ZN           INV_X4                  rf    352.2      4.6      4.6      0.0     50.3      0.3      1.4      1              /PD_TOP        (1.10)
c_out_reg[29]/D          DFF_X1                   f    352.2      0.0               0.0      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_out_reg[31]/Q
    (Clocked by vsysclk R)
Endpoint: c_out[31]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 93.4
Slack: 1406.6
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      8                                   
clk_gate_overflow_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     33              /PD_TOP        (1.10)
c_out_reg[31]/CK->Q      DFF_X1                  rf     93.3     93.3     93.3      0.0      0.0      1.4     11.4      1              /PD_TOP        (1.10)
c_out[31]                                         f     93.4      0.1               0.1     15.5                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|   1169.7
2    |I2R    | 1.000|      0.0|   1609.8
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1406.6
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 92.295000 -bottom 62.295 -top 92.295000
info:    create placement blockage 'blk_top' (0.000000 62.295000) (92.295000 92.295000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 92.295000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (92.295000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 92.295000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 92.295000)  [FP-103]
> create_blockage -name blk_right -type macro -left 62.295 -right 92.295000 -bottom 0 -top 92.295000
info:    create placement blockage 'blk_right' (62.295000 0.000000) (92.295000 92.295000)  [FP-103]
> optimize -place
starting optimize at 00:00:28(cpu)/0:01:48(wall) 296MB(vsz)/613MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1406 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1406 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1406 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 73.05% average utilization: 34.13%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 1169.7ps
info:	placing 99 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 71.08% average utilization: 38.53%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              4743.02
Average Wire      =                27.74
Longest Wire      =                50.34
Shortest Wire     =                 0.00
WNS               = 1169.7ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 1169.7ps
done optimize placement at 00:00:28(cpu)/0:01:48(wall) 296MB(vsz)/633MB(peak)
finished optimize at 00:00:28(cpu)/0:01:48(wall) 296MB(vsz)/633MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/verilog/demo_fp_mul.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/verilog/demo_fp_mul.syn.v' for module 'fp_mul'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

