
---------- Begin Simulation Statistics ----------
host_inst_rate                                 173254                       # Simulator instruction rate (inst/s)
host_mem_usage                                 407620                       # Number of bytes of host memory used
host_seconds                                   115.44                       # Real time elapsed on the host
host_tick_rate                              482951345                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.055751                       # Number of seconds simulated
sim_ticks                                 55750750500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7237801                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 62295.347280                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 59190.181843                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6149384                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    67803315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.150380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1088417                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            494608                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  35147603500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082043                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593808                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 72038.262781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 67652.230451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                846694                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   28683114900                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.319847                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              398165                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           149761                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16805084653                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52758.063244                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.594354                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           88767                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4683175000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8482660                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 64904.882408                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 61685.998481                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6996078                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     96486429900                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.175250                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1486582                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             644369                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  51952688153                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099286                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997442                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.380230                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8482660                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 64904.882408                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 61685.998481                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6996078                       # number of overall hits
system.cpu.dcache.overall_miss_latency    96486429900                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.175250                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1486582                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            644369                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  51952688153                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099286                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592796                       # number of replacements
system.cpu.dcache.sampled_refs                 593820                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.380230                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7478779                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501365680000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13181781                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 64451.183432                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 62600.318471                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13181105                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       43569000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  676                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                46                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39313000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 46666.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20922.388889                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       280000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13181781                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 64451.183432                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 62600.318471                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13181105                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        43569000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   676                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 46                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.714384                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            365.764528                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13181781                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 64451.183432                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 62600.318471                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13181105                       # number of overall hits
system.cpu.icache.overall_miss_latency       43569000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  676                       # number of overall misses
system.cpu.icache.overall_mshr_hits                46                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39313000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                365.764528                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13181105                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           553567410000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 50397.060746                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     17412285282                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                345502                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     69863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          599500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594439                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       75456.345179                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  63258.176479                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         158943                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            32860936500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.732617                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       435496                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     41497                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       24923468500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.662803                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  393996                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    66624.638198                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 51043.321652                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16549093756                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12678803795                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.895375                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594450                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        75456.203919                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   63257.931966                       # average overall mshr miss latency
system.l2.demand_hits                          158943                       # number of demand (read+write) hits
system.l2.demand_miss_latency             32861705000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.732622                       # miss rate for demand accesses
system.l2.demand_misses                        435507                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      41497                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        24924068000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.662809                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   394007                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.548547                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.133918                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   8987.389355                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2194.117752                       # Average occupied blocks per context
system.l2.overall_accesses                     594450                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       75456.203919                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  57249.273886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         158943                       # number of overall hits
system.l2.overall_miss_latency            32861705000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.732622                       # miss rate for overall accesses
system.l2.overall_misses                       435507                       # number of overall misses
system.l2.overall_mshr_hits                     41497                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       42336353282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.244022                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  739509                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.848510                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        293162                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       105181                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       606177                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           400959                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       100037                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         588692                       # number of replacements
system.l2.sampled_refs                         605076                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11181.507107                       # Cycle average of tags in use
system.l2.total_refs                           541770                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   554731720000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 87033169                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         109054                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       157584                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14245                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       201247                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         213817                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             10                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       729083                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     20025526                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.501350                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.720098                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     17990535     89.84%     89.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       260020      1.30%     91.14% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       271090      1.35%     92.49% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       255147      1.27%     93.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       203444      1.02%     94.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       136501      0.68%     95.46% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       114732      0.57%     96.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        64974      0.32%     96.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       729083      3.64%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     20025526                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14242                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9272608                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.446832                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.446832                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9475650                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12558                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     31641854                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6201821                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4281679                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1533842                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        66375                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6964862                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6933459                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31403                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6304774                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6273394                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31380                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        660088                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            660065                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            213817                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3161650                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7552681                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       386030                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31976541                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        849692                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.008739                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3161650                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       109064                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.306854                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21559368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.483185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.027397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       17168352     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          60536      0.28%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         121440      0.56%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         101397      0.47%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         175727      0.82%     81.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          99946      0.46%     82.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         174190      0.81%     83.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         141084      0.65%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3516696     16.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21559368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2908963                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159059                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               43932                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.580733                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7080385                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           660088                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6524664                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11496601                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.844271                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5508585                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.469856                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11531006                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18779                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5835493                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7760298                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2574197                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       942777                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19397025                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6420297                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1911296                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14209568                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        63021                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1533842                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       140465                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2667203                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1997                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1757                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4162326                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       387773                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1757                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8613                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10166                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.408692                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.408692                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       924526      5.73%      5.73% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8179      0.05%      5.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.79% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4546258     28.20%     33.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.99% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3124255     19.38%     53.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.37% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6798517     42.17%     95.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       719131      4.46%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16120866                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       172768                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.010717                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           12      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         3247      1.88%      1.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.89% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        73296     42.42%     44.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     44.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     44.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        93693     54.23%     98.54% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2520      1.46%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21559368                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.747743                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.395750                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14619822     67.81%     67.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2654651     12.31%     80.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1903055      8.83%     88.95% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1188260      5.51%     94.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       556244      2.58%     97.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       243145      1.13%     98.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       185012      0.86%     99.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       128880      0.60%     99.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        80299      0.37%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21559368                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.658846                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19353093                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16120866                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9352466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1540374                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      8635587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3161667                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3161650                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              17                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       334969                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        82441                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7760298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       942777                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24468331                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      8284484                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       153961                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6821911                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1069260                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        29247                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     43511204                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27903024                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26247763                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3716919                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1533842                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1202211                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     17054289                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2987049                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 59438                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
