
*** Running vivado
    with args -log mani_readout_LTC2324_read_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mani_readout_LTC2324_read_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source mani_readout_LTC2324_read_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:24 . Memory (MB): peak = 499.293 ; gain = 187.152
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: mani_readout_LTC2324_read_0_0
Command: synth_design -top mani_readout_LTC2324_read_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6156
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1370.621 ; gain = 438.270
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'LTC2324_read' with formal parameter declaration list [C:/Users/prebys/Xilinx/mani_readout/mani_readout.srcs/sources_1/new/LTC2324_read.v:30]
WARNING: [Synth 8-11065] parameter 'CNV' becomes localparam in 'LTC2324_read' with formal parameter declaration list [C:/Users/prebys/Xilinx/mani_readout/mani_readout.srcs/sources_1/new/LTC2324_read.v:31]
WARNING: [Synth 8-11065] parameter 'SCK_LO' becomes localparam in 'LTC2324_read' with formal parameter declaration list [C:/Users/prebys/Xilinx/mani_readout/mani_readout.srcs/sources_1/new/LTC2324_read.v:32]
WARNING: [Synth 8-11065] parameter 'SCK_HI' becomes localparam in 'LTC2324_read' with formal parameter declaration list [C:/Users/prebys/Xilinx/mani_readout/mani_readout.srcs/sources_1/new/LTC2324_read.v:33]
WARNING: [Synth 8-11065] parameter 'DONE' becomes localparam in 'LTC2324_read' with formal parameter declaration list [C:/Users/prebys/Xilinx/mani_readout/mani_readout.srcs/sources_1/new/LTC2324_read.v:34]
INFO: [Synth 8-6157] synthesizing module 'mani_readout_LTC2324_read_0_0' [c:/Users/prebys/Xilinx/mani_readout/mani_readout.gen/sources_1/bd/mani_readout/ip/mani_readout_LTC2324_read_0_0/synth/mani_readout_LTC2324_read_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LTC2324_read' [C:/Users/prebys/Xilinx/mani_readout/mani_readout.srcs/sources_1/new/LTC2324_read.v:13]
	Parameter CNV_DELAY bound to: 5 - type: integer 
	Parameter LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/prebys/Xilinx/mani_readout/mani_readout.srcs/sources_1/new/LTC2324_read.v:48]
INFO: [Synth 8-6155] done synthesizing module 'LTC2324_read' (0#1) [C:/Users/prebys/Xilinx/mani_readout/mani_readout.srcs/sources_1/new/LTC2324_read.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mani_readout_LTC2324_read_0_0' (0#1) [c:/Users/prebys/Xilinx/mani_readout/mani_readout.gen/sources_1/bd/mani_readout/ip/mani_readout_LTC2324_read_0_0/synth/mani_readout_LTC2324_read_0_0.v:53]
WARNING: [Synth 8-7129] Port control[7] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[6] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[5] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[4] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[3] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[2] in module LTC2324_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkout in module LTC2324_read is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1484.211 ; gain = 551.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.211 ; gain = 551.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 1484.211 ; gain = 551.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1484.211 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1523.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 1523.805 ; gain = 0.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LTC2324_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                            00001 |                              000
                 iSTATE0 |                            00010 |                              001
                 iSTATE1 |                            00100 |                              010
                  iSTATE |                            01000 |                              011
                 iSTATE2 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'LTC2324_read'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:58 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port control[7] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[6] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[5] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[4] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[3] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port control[2] in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkout in module mani_readout_LTC2324_read_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:04 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:49 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:49 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:01:50 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:32 ; elapsed = 00:02:05 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:32 ; elapsed = 00:02:05 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:33 ; elapsed = 00:02:05 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:33 ; elapsed = 00:02:05 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:33 ; elapsed = 00:02:05 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:33 ; elapsed = 00:02:05 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |     2|
|3     |LUT2   |    48|
|4     |LUT3   |     2|
|5     |LUT4   |     4|
|6     |LUT5   |     2|
|7     |FDRE   |    89|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:33 ; elapsed = 00:02:05 . Memory (MB): peak = 1523.805 ; gain = 591.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:58 . Memory (MB): peak = 1523.805 ; gain = 551.859
Synthesis Optimization Complete : Time (s): cpu = 00:01:33 ; elapsed = 00:02:06 . Memory (MB): peak = 1523.805 ; gain = 591.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1523.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1523.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: a3803d80
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:02:31 . Memory (MB): peak = 1523.805 ; gain = 1010.715
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1523.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/prebys/Xilinx/mani_readout/mani_readout.runs/mani_readout_LTC2324_read_0_0_synth_1/mani_readout_LTC2324_read_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mani_readout_LTC2324_read_0_0, cache-ID = cbf10ecd77f870cc
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1523.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/prebys/Xilinx/mani_readout/mani_readout.runs/mani_readout_LTC2324_read_0_0_synth_1/mani_readout_LTC2324_read_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mani_readout_LTC2324_read_0_0_utilization_synth.rpt -pb mani_readout_LTC2324_read_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr  7 17:16:36 2025...
