var xvert_2chibios_2v1_80_2mcuconf_8h =
[
    [ "STM32_ADC_ADC1_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ad19de93466026d8b03a895cae792bce9", null ],
    [ "STM32_ADC_ADC1_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a204f1110ffb3db498a3b85127d1ca4da", null ],
    [ "STM32_ADC_SDADC1_DMA_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a857fb68b86127e08c58a1dc9d2dc32f9", null ],
    [ "STM32_ADC_SDADC1_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#aa110ff4313002abe21389a3c48cf1d48", null ],
    [ "STM32_ADC_SDADC1_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a747cac544f23c6049355a4eeb543cc25", null ],
    [ "STM32_ADC_SDADC2_DMA_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a2bd35d44083a9b429966cb2017a50c9e", null ],
    [ "STM32_ADC_SDADC2_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a91e474d1860acef96e7c22e451dcab45", null ],
    [ "STM32_ADC_SDADC2_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a8039109b8f7c29df716aad46e098999e", null ],
    [ "STM32_ADC_SDADC3_DMA_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a606e1b354535853538f6576bcbc2d5fd", null ],
    [ "STM32_ADC_SDADC3_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a5a3f53cd183e7ae5724f267893988fa5", null ],
    [ "STM32_ADC_SDADC3_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ac56d468a78fd48d2f60f62c89f2f773b", null ],
    [ "STM32_ADC_USE_ADC1", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a7256aa7c13b88f877cfb8d4913dcec0a", null ],
    [ "STM32_ADC_USE_SDADC1", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a6e9be5084c29c5da3f33aefb58bbf439", null ],
    [ "STM32_ADC_USE_SDADC2", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a9982b8feba09a2277912c26fe9f50fac", null ],
    [ "STM32_ADC_USE_SDADC3", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a2293600177397347afa13bbbb5c39ed3", null ],
    [ "STM32_ADCPRE", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a671b452f988ee9b64e128fad72f656e6", null ],
    [ "STM32_CAN_CAN1_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#abe8dc2c331e59b626884d0b40433bfab", null ],
    [ "STM32_CAN_USE_CAN1", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a89f37b0b924eaabb6185f95446eed1dd", null ],
    [ "STM32_EXT_EXTI0_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#aa6279da05e644a4bd3bc531159ad34e6", null ],
    [ "STM32_EXT_EXTI10_15_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a3c45031ace768dff11d3791a466a7ad1", null ],
    [ "STM32_EXT_EXTI16_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#abd53222576d825b8a23d1d9fd6d78a6a", null ],
    [ "STM32_EXT_EXTI17_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#aff4ce61159313e9c4b43dd1c0f61fd47", null ],
    [ "STM32_EXT_EXTI18_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a12385bdf4411e5e3f9df2d0fc03f9873", null ],
    [ "STM32_EXT_EXTI19_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a22b733cbda9a4d21a53651971aa06372", null ],
    [ "STM32_EXT_EXTI1_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ac582474e7199168a6fb09792124d6546", null ],
    [ "STM32_EXT_EXTI20_23_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a39d624b253691f6c41a1a421e5874017", null ],
    [ "STM32_EXT_EXTI2_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a32a5323ec55bfb3e6590c8346ee76dc4", null ],
    [ "STM32_EXT_EXTI30_32_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#af172c422c6aeaa11a0a6ff0227b4637a", null ],
    [ "STM32_EXT_EXTI33_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a4566e8af2932b4c596780be65c722d58", null ],
    [ "STM32_EXT_EXTI3_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a360ce89f2744ed7e4ec5789201f557c3", null ],
    [ "STM32_EXT_EXTI4_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a09f92055e4901d4dc7613422ff8ca83e", null ],
    [ "STM32_EXT_EXTI5_9_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#afb8ec40127fee7c2c398e9e2ec096a71", null ],
    [ "STM32_GPT_TIM12_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#acbf13880831c81c27d5c7f65c737f70f", null ],
    [ "STM32_GPT_TIM14_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a42381c2949b271a74c562c3502403881", null ],
    [ "STM32_GPT_TIM2_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a314cec15b23670096752964ec5caf3ce", null ],
    [ "STM32_GPT_TIM3_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#aa0e96044581d47cc827e2cbeb0227a8e", null ],
    [ "STM32_GPT_TIM4_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a3f29be9a3823107fef0db45e685c21c8", null ],
    [ "STM32_GPT_TIM5_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a7dd2cd16d440c306ca4078c26c6b32a1", null ],
    [ "STM32_GPT_TIM6_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a7fe3dc866ef2fdf7f3280ff2a81a0206", null ],
    [ "STM32_GPT_TIM7_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a39e918aab997f42ca310524e74dc44ae", null ],
    [ "STM32_GPT_USE_TIM12", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ad9cad374b91eaa3e5ff2a68319d1721a", null ],
    [ "STM32_GPT_USE_TIM14", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a690972d52bfd04ed8051b61a661f2f53", null ],
    [ "STM32_GPT_USE_TIM2", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a87dac50603730367a564c5ba63c6e9a1", null ],
    [ "STM32_GPT_USE_TIM3", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a13e83c85f2c204e9302199f07dfc982e", null ],
    [ "STM32_GPT_USE_TIM4", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a8433ca3b26de12e90ad85d24ddc146ae", null ],
    [ "STM32_GPT_USE_TIM5", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a742ec02fd96ff66ed1de33aef54f0707", null ],
    [ "STM32_GPT_USE_TIM6", "xvert_2chibios_2v1_80_2mcuconf_8h.html#aab9d5547752dc673dc08c01b257bbc5e", null ],
    [ "STM32_GPT_USE_TIM7", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a841def6dae41ef14c28273dc71c917df", null ],
    [ "STM32_HPRE", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a035ea0d8259c0f89306c6a7d344705f2", null ],
    [ "STM32_HSE_ENABLED", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ad94c4a0da6c8c7a3d0b800fdc0dbebfa", null ],
    [ "STM32_HSI_ENABLED", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a2044f0288f2c20b27d6eee1e1a1e6256", null ],
    [ "STM32_I2C1SW", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a5f73f584e60bf235f5440ce5cee2ca20", null ],
    [ "STM32_I2C2SW", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a18db0548b32c7d9b8bc4448c670bfd1b", null ],
    [ "STM32_I2C_BUSY_TIMEOUT", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a84197e5ed8ac37628137ae10b1e55a80", null ],
    [ "STM32_I2C_DMA_ERROR_HOOK", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a98f682be6c4559a663f6279c867cd69a", null ],
    [ "STM32_I2C_I2C1_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#afd104f0cde2014ea9788f9e3f71de00a", null ],
    [ "STM32_I2C_I2C1_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a904706fc1fb970ddb6dc919a651cbc48", null ],
    [ "STM32_I2C_I2C2_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a6b4a662792401dae73ae072183bd8e02", null ],
    [ "STM32_I2C_I2C2_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ace43c4d497b0be3dbe8c28836fafd0a5", null ],
    [ "STM32_I2C_USE_DMA", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ab1566fe3aef27a80b09bbe82fae7eb16", null ],
    [ "STM32_I2C_USE_I2C1", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ad73fb3ae5b2aca05e0f5155cff7a8b2d", null ],
    [ "STM32_I2C_USE_I2C2", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a58845293676556a52d2046a00bcfbf9c", null ],
    [ "STM32_ICU_TIM2_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a639272943cb5b9bdcbd78e5ced2b52a0", null ],
    [ "STM32_ICU_TIM3_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a5a90d9b62fd7b1a0180c2aec7d00089d", null ],
    [ "STM32_ICU_TIM4_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a5c9e95d0806fd4faa34694d2f7ed8099", null ],
    [ "STM32_ICU_TIM5_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a4d41fed5b7b1c735e1ea5a26970dd564", null ],
    [ "STM32_ICU_USE_TIM2", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a9d125141e8f301e2b6d590067fd7890e", null ],
    [ "STM32_ICU_USE_TIM3", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a877fa83cee0173d5f451b77e59180725", null ],
    [ "STM32_ICU_USE_TIM4", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a91c55b2ce77da8f5c236bc960b30beed", null ],
    [ "STM32_ICU_USE_TIM5", "xvert_2chibios_2v1_80_2mcuconf_8h.html#afbb5ae4322aab0bda8084bd23f3eeb56", null ],
    [ "STM32_LSE_ENABLED", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a05b49e91f478558d33b2b862718758fa", null ],
    [ "STM32_LSI_ENABLED", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a02b4e3e6222baab7ee448cbbb2273370", null ],
    [ "STM32_MCOSEL", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ab395c2abfb2e6fd501ce4529bf09a05f", null ],
    [ "STM32_NO_INIT", "xvert_2chibios_2v1_80_2mcuconf_8h.html#affb519ca907542b6bff9104700c0009d", null ],
    [ "STM32_PLLMUL_VALUE", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a0015fc8f73017358a7025ba57a265a11", null ],
    [ "STM32_PLLSRC", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a811cfbd049f0ab00976def9593849d32", null ],
    [ "STM32_PLS", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a6f4f9c19c6b1a1c3694278a542e3c60d", null ],
    [ "STM32_PPRE1", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a5f9c3734d5d06c9ccd5214af5c78c4f8", null ],
    [ "STM32_PPRE2", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a3670f3886d02bb3010016bbf0db0db83", null ],
    [ "STM32_PREDIV_VALUE", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a6a1dc0d1f404db00250eee320ee70b60", null ],
    [ "STM32_PVD_ENABLE", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ab70d9b5c3764aac6282d594d8f6a88ec", null ],
    [ "STM32_PWM_TIM2_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a01b2a27910cfaed8a40043c8efe1e9a4", null ],
    [ "STM32_PWM_TIM3_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a8b4f8d9d4308f0503738704437284592", null ],
    [ "STM32_PWM_TIM4_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a072aabc3f06ec1702c1fc5eb3c6b01f8", null ],
    [ "STM32_PWM_TIM5_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ab5e7265edffef2f0b796b755ca4cfbad", null ],
    [ "STM32_PWM_USE_TIM2", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a061e9a31faab6d787c73d7f21893e483", null ],
    [ "STM32_PWM_USE_TIM3", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a3f108deab28dba83858c5a6d5089a322", null ],
    [ "STM32_PWM_USE_TIM4", "xvert_2chibios_2v1_80_2mcuconf_8h.html#aa4ecf8f03432b8aabf2f96ca370310d6", null ],
    [ "STM32_PWM_USE_TIM5", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ae98fcb3612d26b3cf74c2d28e4994249", null ],
    [ "STM32_RTCSEL", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a945eb1f70822303bd0191ef633e5eaca", null ],
    [ "STM32_SDPRE", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a34ea45aad57a22631a2f8a4ff144d14c", null ],
    [ "STM32_SERIAL_UART4_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a2bc2adc3f0b24eadf5705b40f03b7648", null ],
    [ "STM32_SERIAL_UART5_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a868d30e39ec6441e34b33a9db1028d60", null ],
    [ "STM32_SERIAL_USART1_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a7509c7a01a83276aa7768474357ec61d", null ],
    [ "STM32_SERIAL_USART2_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a562945e4ccd2bca4a4277eaa05ae70a0", null ],
    [ "STM32_SERIAL_USART3_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a228a6b5e5aed69db051dcea1ef58232a", null ],
    [ "STM32_SERIAL_USE_UART4", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a9863e1adf0d2aab7bf31b61fe4a6118e", null ],
    [ "STM32_SERIAL_USE_UART5", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a6366c26f605ce31e89deee1af686f5e6", null ],
    [ "STM32_SERIAL_USE_USART1", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a7f657adda8b7f6aa955f0806a29b0b9d", null ],
    [ "STM32_SERIAL_USE_USART2", "xvert_2chibios_2v1_80_2mcuconf_8h.html#acf6b4949732fac0a1ded862174aabba7", null ],
    [ "STM32_SERIAL_USE_USART3", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a59976b6c28b2561d2b6bd7e3940ea377", null ],
    [ "STM32_SPI_DMA_ERROR_HOOK", "xvert_2chibios_2v1_80_2mcuconf_8h.html#afda450bd11b4c1408739367b23c9f852", null ],
    [ "STM32_SPI_SPI1_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a22d3ce19419dc8bbc47f94c065f3271c", null ],
    [ "STM32_SPI_SPI1_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a0b3f4734d9855324ef89b57cb9858e49", null ],
    [ "STM32_SPI_SPI2_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a90bd623120d1e54038094fba54ba05c0", null ],
    [ "STM32_SPI_SPI2_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a47d90eaca23f3eea99d74d1bb3539541", null ],
    [ "STM32_SPI_SPI3_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a0330335b8223bb2fd7b30a8bf6748a25", null ],
    [ "STM32_SPI_SPI3_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a311306228435a4ddb879e8f0d80e3c10", null ],
    [ "STM32_SPI_USE_SPI1", "xvert_2chibios_2v1_80_2mcuconf_8h.html#af105fbdfb7b9076472b373ed0c7b3fef", null ],
    [ "STM32_SPI_USE_SPI2", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a626416dc22cf5f3deff2a8c7d8efa5b2", null ],
    [ "STM32_SPI_USE_SPI3", "xvert_2chibios_2v1_80_2mcuconf_8h.html#afe588bf112fc8f8a22c767aa3d3bcbb7", null ],
    [ "STM32_ST_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a0086a7a701003e795861e93bd2c7a7fd", null ],
    [ "STM32_ST_USE_TIMER", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a607a901e51e89bc6f1a2a1051a3cf359", null ],
    [ "STM32_SW", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a29204b81c265dd6e124fbcf12a2c8d6f", null ],
    [ "STM32_UART_DMA_ERROR_HOOK", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a9a4cb321d74c57b544a1628faaae1569", null ],
    [ "STM32_UART_USART1_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a8307c6c43bf456405efe19e5908d5a25", null ],
    [ "STM32_UART_USART1_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a050fc59913309402f34dd2ea6ab3cdf8", null ],
    [ "STM32_UART_USART2_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a02ab064f32c429288dce0b15b2e443a1", null ],
    [ "STM32_UART_USART2_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ad1d292d78abf8f0b5a9e210d217a1cfe", null ],
    [ "STM32_UART_USART3_DMA_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a4f49346cf0c36ac85466517ceff6299b", null ],
    [ "STM32_UART_USART3_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a9c9553fdd3fc1f7790cbcbd784d54d54", null ],
    [ "STM32_UART_USE_USART1", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a7b366b1eb660467c7ef9667705ad8308", null ],
    [ "STM32_UART_USE_USART2", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ad9f8b9dcf8dd01e163b8d47c56cee1aa", null ],
    [ "STM32_UART_USE_USART3", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a42b1761cd3b7e70eb3c5c90d9b92f52c", null ],
    [ "STM32_USART1SW", "xvert_2chibios_2v1_80_2mcuconf_8h.html#ade0c8b4992afc59bd1256c66c794bdeb", null ],
    [ "STM32_USART2SW", "xvert_2chibios_2v1_80_2mcuconf_8h.html#abb1ff66eb6982d137ed179e590485583", null ],
    [ "STM32_USART3SW", "xvert_2chibios_2v1_80_2mcuconf_8h.html#adee0147236bd6ccd062536f468d188f4", null ],
    [ "STM32_USB_CLOCK_REQUIRED", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a0b209febf2d61ba32600c35654ba1bfc", null ],
    [ "STM32_USB_LOW_POWER_ON_SUSPEND", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a6f90f2ca5b1d3aab2686d2ad2c02ab3a", null ],
    [ "STM32_USB_USB1_HP_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a5a54e2f2f452568276faa96392039e10", null ],
    [ "STM32_USB_USB1_LP_IRQ_PRIORITY", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a9464b56116f282eee1fb597fe62f9f7c", null ],
    [ "STM32_USB_USE_USB1", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a9a1f666e68948aec51fec38353e872c4", null ],
    [ "STM32_USBPRE", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a09841e6566ed7d5a9a925b4dbacc80a1", null ],
    [ "STM32_WDG_USE_IWDG", "xvert_2chibios_2v1_80_2mcuconf_8h.html#a3d89a31bf8ff315d8c13102cea1284ac", null ],
    [ "STM32F37x_MCUCONF", "xvert_2chibios_2v1_80_2mcuconf_8h.html#aa8711dc1d573e7a50172460e6a096636", null ]
];