Classic Timing Analyzer report for Complete_Processor
Fri Dec 15 10:32:37 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
  7. Clock Setup: 'clk_50M'
  8. Clock Hold: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
  9. Clock Hold: 'clk_50M'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------+------------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+
; Type                                                                                             ; Slack      ; Required Time                     ; Actual Time                      ; From                                                                                                        ; To                                                                                                         ; From Clock                                                                        ; To Clock                                                                          ; Failed Paths ;
+--------------------------------------------------------------------------------------------------+------------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                   ; N/A        ; None                              ; 8.473 ns                         ; mem_rst_bar                                                                                                 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; --                                                                                ; clk_50M                                                                           ; 0            ;
; Worst-case tco                                                                                   ; N/A        ; None                              ; 153.782 ns                       ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[1]                                                                                               ; clk_50M                                                                           ; --                                                                                ; 0            ;
; Worst-case tpd                                                                                   ; N/A        ; None                              ; 91.699 ns                        ; sw[9]                                                                                                       ; segment_1[1]                                                                                               ; --                                                                                ; --                                                                                ; 0            ;
; Worst-case th                                                                                    ; N/A        ; None                              ; 18.500 ns                        ; sw[1]                                                                                                       ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1                                                           ; --                                                                                ; clk_50M                                                                           ; 0            ;
; Clock Setup: 'clk_50M'                                                                           ; -41.243 ns ; 50.00 MHz ( period = 20.000 ns )  ; 9.76 MHz ( period = 102.486 ns ) ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M                                                                           ; clk_50M                                                                           ; 380          ;
; Clock Setup: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0' ; 95.944 ns  ; 10.00 MHz ( period = 100.000 ns ) ; 246.55 MHz ( period = 4.056 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[5]                                                                    ; pro_7segment_decoder:pro_7sd|clk_1K                                                                        ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'clk_50M'                                                                            ; -12.644 ns ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; instr[10]                                                                                                   ; SR2[3]                                                                                                     ; clk_50M                                                                           ; clk_50M                                                                           ; 16           ;
; Clock Hold: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'  ; 0.445 ns   ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; pro_7segment_decoder:pro_7sd|cnt_10M[1]                                                                     ; pro_7segment_decoder:pro_7sd|cnt_10M[1]                                                                    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                                                     ;            ;                                   ;                                  ;                                                                                                             ;                                                                                                            ;                                                                                   ;                                                                                   ; 396          ;
+--------------------------------------------------------------------------------------------------+------------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                   ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+-----------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; clk_50M  ; 1                     ; 5                   ; -2.419 ns ;              ;
; clk_50M                                                                           ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; enter_bar                                                                         ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+-----------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                            ;
+-----------+-----------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                     ; To                                       ; From Clock                                                                        ; To Clock                                                                          ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 95.944 ns ; 246.55 MHz ( period = 4.056 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.236 ns                 ; 2.292 ns                ;
; 96.200 ns ; 263.16 MHz ( period = 3.800 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.236 ns                 ; 2.036 ns                ;
; 96.402 ns ; 277.93 MHz ( period = 3.598 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.236 ns                 ; 1.834 ns                ;
; 96.555 ns ; 290.28 MHz ( period = 3.445 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.236 ns                 ; 1.681 ns                ;
; 96.710 ns ; 303.95 MHz ( period = 3.290 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.384 ns                 ; 1.674 ns                ;
; 96.731 ns ; 305.90 MHz ( period = 3.269 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.384 ns                 ; 1.653 ns                ;
; 96.824 ns ; 314.86 MHz ( period = 3.176 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.937 ns                ;
; 96.860 ns ; 318.47 MHz ( period = 3.140 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.384 ns                 ; 1.524 ns                ;
; 96.918 ns ; 324.46 MHz ( period = 3.082 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.843 ns                ;
; 96.972 ns ; 330.25 MHz ( period = 3.028 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.789 ns                ;
; 96.989 ns ; 332.12 MHz ( period = 3.011 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.236 ns                 ; 1.247 ns                ;
; 97.027 ns ; 336.36 MHz ( period = 2.973 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.384 ns                 ; 1.357 ns                ;
; 97.031 ns ; 336.81 MHz ( period = 2.969 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.730 ns                ;
; 97.072 ns ; 341.53 MHz ( period = 2.928 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.689 ns                ;
; 97.130 ns ; 348.43 MHz ( period = 2.870 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.631 ns                ;
; 97.136 ns ; 349.16 MHz ( period = 2.864 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.625 ns                ;
; 97.138 ns ; 349.41 MHz ( period = 2.862 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.384 ns                 ; 1.246 ns                ;
; 97.158 ns ; 351.86 MHz ( period = 2.842 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.384 ns                 ; 1.226 ns                ;
; 97.224 ns ; 360.23 MHz ( period = 2.776 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.537 ns                ;
; 97.251 ns ; 363.77 MHz ( period = 2.749 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.510 ns                ;
; 97.266 ns ; 365.76 MHz ( period = 2.734 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.495 ns                ;
; 97.278 ns ; 367.38 MHz ( period = 2.722 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.483 ns                ;
; 97.304 ns ; 370.92 MHz ( period = 2.696 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.457 ns                ;
; 97.333 ns ; 374.95 MHz ( period = 2.667 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.428 ns                ;
; 97.363 ns ; 379.22 MHz ( period = 2.637 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 98.236 ns                 ; 0.873 ns                ;
; 97.378 ns ; 381.39 MHz ( period = 2.622 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.383 ns                ;
; 97.380 ns ; 381.68 MHz ( period = 2.620 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.381 ns                ;
; 97.419 ns ; 387.45 MHz ( period = 2.581 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.342 ns                ;
; 97.420 ns ; 387.60 MHz ( period = 2.580 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.341 ns                ;
; 97.423 ns ; 388.05 MHz ( period = 2.577 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.338 ns                ;
; 97.438 ns ; 390.32 MHz ( period = 2.562 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.323 ns                ;
; 97.457 ns ; 393.24 MHz ( period = 2.543 ns )              ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.304 ns                ;
; 97.460 ns ; 393.70 MHz ( period = 2.540 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.301 ns                ;
; 97.479 ns ; 396.67 MHz ( period = 2.521 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.282 ns                ;
; 97.494 ns ; 399.04 MHz ( period = 2.506 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.267 ns                ;
; 97.503 ns ; 400.48 MHz ( period = 2.497 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.258 ns                ;
; 97.549 ns ; 408.00 MHz ( period = 2.451 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.212 ns                ;
; 97.588 ns ; 414.59 MHz ( period = 2.412 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.173 ns                ;
; 97.606 ns ; 417.71 MHz ( period = 2.394 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.155 ns                ;
; 97.634 ns ; 422.65 MHz ( period = 2.366 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.127 ns                ;
; 97.670 ns ; 429.18 MHz ( period = 2.330 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.091 ns                ;
; 97.670 ns ; 429.18 MHz ( period = 2.330 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.091 ns                ;
; 97.672 ns ; 429.55 MHz ( period = 2.328 ns )              ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.089 ns                ;
; 97.725 ns ; 439.56 MHz ( period = 2.275 ns )              ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 2.036 ns                ;
; 97.903 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.858 ns                ;
; 97.916 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.845 ns                ;
; 97.924 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.837 ns                ;
; 97.926 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.835 ns                ;
; 97.941 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.820 ns                ;
; 97.943 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.818 ns                ;
; 97.972 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.789 ns                ;
; 97.973 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.788 ns                ;
; 97.974 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.787 ns                ;
; 97.976 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.785 ns                ;
; 98.019 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.742 ns                ;
; 98.031 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.730 ns                ;
; 98.036 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.725 ns                ;
; 98.116 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.645 ns                ;
; 98.116 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.645 ns                ;
; 98.141 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.620 ns                ;
; 98.160 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.601 ns                ;
; 98.162 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.599 ns                ;
; 98.196 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.565 ns                ;
; 98.221 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.540 ns                ;
; 98.240 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.521 ns                ;
; 98.245 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.516 ns                ;
; 98.254 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.507 ns                ;
; 98.263 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.498 ns                ;
; 98.275 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.486 ns                ;
; 98.280 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.481 ns                ;
; 98.284 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.477 ns                ;
; 98.286 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.475 ns                ;
; 98.308 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.453 ns                ;
; 98.309 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.452 ns                ;
; 98.312 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.449 ns                ;
; 98.316 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.445 ns                ;
; 98.319 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.442 ns                ;
; 98.320 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.441 ns                ;
; 98.325 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.436 ns                ;
; 98.334 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.427 ns                ;
; 98.337 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.424 ns                ;
; 98.391 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.370 ns                ;
; 98.466 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.295 ns                ;
; 98.477 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.284 ns                ;
; 98.497 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.264 ns                ;
; 98.630 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.131 ns                ;
; 98.633 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.128 ns                ;
; 98.633 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.128 ns                ;
; 98.640 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.121 ns                ;
; 98.700 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.061 ns                ;
; 98.706 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.055 ns                ;
; 98.717 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.044 ns                ;
; 98.718 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.043 ns                ;
; 98.720 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.041 ns                ;
; 98.721 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.040 ns                ;
; 98.721 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.040 ns                ;
; 98.741 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.020 ns                ;
; 98.742 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.019 ns                ;
; 98.752 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 1.009 ns                ;
; 98.767 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.994 ns                ;
; 98.768 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.993 ns                ;
; 98.774 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.987 ns                ;
; 98.776 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.985 ns                ;
; 98.780 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.981 ns                ;
; 99.106 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.655 ns                ;
; 99.107 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.654 ns                ;
; 99.114 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.647 ns                ;
; 99.115 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.646 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
; 99.307 ns ; Restricted to 450.05 MHz ( period = 2.22 ns ) ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 100.000 ns                  ; 99.761 ns                 ; 0.454 ns                ;
+-----------+-----------------------------------------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50M'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                        ; To                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -41.243 ns                              ; 9.76 MHz ( period = 102.486 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 49.832 ns               ;
; -41.194 ns                              ; 9.77 MHz ( period = 102.388 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.427 ns                  ; 49.621 ns               ;
; -41.106 ns                              ; 9.78 MHz ( period = 102.212 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 49.695 ns               ;
; -40.870 ns                              ; 9.83 MHz ( period = 101.740 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 49.482 ns               ;
; -40.821 ns                              ; 9.84 MHz ( period = 101.642 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.450 ns                  ; 49.271 ns               ;
; -40.813 ns                              ; 9.84 MHz ( period = 101.626 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 49.402 ns               ;
; -40.733 ns                              ; 9.86 MHz ( period = 101.466 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 49.345 ns               ;
; -40.440 ns                              ; 9.91 MHz ( period = 100.880 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 49.052 ns               ;
; -40.060 ns                              ; 9.99 MHz ( period = 100.120 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 48.649 ns               ;
; -39.687 ns                              ; 10.06 MHz ( period = 99.374 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 48.299 ns               ;
; -37.794 ns                              ; 10.46 MHz ( period = 95.588 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 46.406 ns               ;
; -37.745 ns                              ; 10.47 MHz ( period = 95.490 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.450 ns                  ; 46.195 ns               ;
; -37.657 ns                              ; 10.49 MHz ( period = 95.314 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 46.269 ns               ;
; -37.501 ns                              ; 10.53 MHz ( period = 95.002 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 46.090 ns               ;
; -37.452 ns                              ; 10.54 MHz ( period = 94.904 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.427 ns                  ; 45.879 ns               ;
; -37.364 ns                              ; 10.56 MHz ( period = 94.728 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 45.953 ns               ;
; -37.364 ns                              ; 10.56 MHz ( period = 94.728 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 45.976 ns               ;
; -37.071 ns                              ; 10.62 MHz ( period = 94.142 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 45.660 ns               ;
; -36.611 ns                              ; 10.73 MHz ( period = 93.222 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 45.223 ns               ;
; -36.318 ns                              ; 10.79 MHz ( period = 92.636 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 44.907 ns               ;
; -35.672 ns                              ; 17.96 MHz ( period = 55.672 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 55.361 ns               ;
; -35.672 ns                              ; 17.96 MHz ( period = 55.672 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 55.361 ns               ;
; -35.672 ns                              ; 17.96 MHz ( period = 55.672 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 55.361 ns               ;
; -35.672 ns                              ; 17.96 MHz ( period = 55.672 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 55.361 ns               ;
; -35.299 ns                              ; 18.08 MHz ( period = 55.299 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 55.011 ns               ;
; -35.299 ns                              ; 18.08 MHz ( period = 55.299 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 55.011 ns               ;
; -35.299 ns                              ; 18.08 MHz ( period = 55.299 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 55.011 ns               ;
; -35.299 ns                              ; 18.08 MHz ( period = 55.299 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 55.011 ns               ;
; -34.231 ns                              ; 11.30 MHz ( period = 88.462 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 42.820 ns               ;
; -34.186 ns                              ; 11.32 MHz ( period = 88.372 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 42.798 ns               ;
; -34.182 ns                              ; 11.32 MHz ( period = 88.364 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.427 ns                  ; 42.609 ns               ;
; -34.137 ns                              ; 11.33 MHz ( period = 88.274 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.450 ns                  ; 42.587 ns               ;
; -34.094 ns                              ; 11.34 MHz ( period = 88.188 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 42.683 ns               ;
; -34.049 ns                              ; 11.35 MHz ( period = 88.098 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 42.661 ns               ;
; -33.801 ns                              ; 11.42 MHz ( period = 87.602 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 42.390 ns               ;
; -33.756 ns                              ; 11.43 MHz ( period = 87.512 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 42.368 ns               ;
; -33.048 ns                              ; 11.61 MHz ( period = 86.096 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 41.637 ns               ;
; -33.003 ns                              ; 11.63 MHz ( period = 86.006 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 41.615 ns               ;
; -32.639 ns                              ; 19.00 MHz ( period = 52.639 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 52.305 ns               ;
; -32.639 ns                              ; 19.00 MHz ( period = 52.639 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 52.305 ns               ;
; -32.639 ns                              ; 19.00 MHz ( period = 52.639 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 52.305 ns               ;
; -32.639 ns                              ; 19.00 MHz ( period = 52.639 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 52.305 ns               ;
; -32.266 ns                              ; 19.13 MHz ( period = 52.266 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 51.955 ns               ;
; -32.266 ns                              ; 19.13 MHz ( period = 52.266 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 51.955 ns               ;
; -32.266 ns                              ; 19.13 MHz ( period = 52.266 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 51.955 ns               ;
; -32.266 ns                              ; 19.13 MHz ( period = 52.266 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 51.955 ns               ;
; -32.223 ns                              ; 19.15 MHz ( period = 52.223 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 51.935 ns               ;
; -32.223 ns                              ; 19.15 MHz ( period = 52.223 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 51.935 ns               ;
; -32.223 ns                              ; 19.15 MHz ( period = 52.223 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 51.935 ns               ;
; -32.223 ns                              ; 19.15 MHz ( period = 52.223 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 51.935 ns               ;
; -31.930 ns                              ; 19.26 MHz ( period = 51.930 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 51.619 ns               ;
; -31.930 ns                              ; 19.26 MHz ( period = 51.930 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 51.619 ns               ;
; -31.930 ns                              ; 19.26 MHz ( period = 51.930 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 51.619 ns               ;
; -31.930 ns                              ; 19.26 MHz ( period = 51.930 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 51.619 ns               ;
; -30.105 ns                              ; 12.47 MHz ( period = 80.210 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 38.694 ns               ;
; -30.060 ns                              ; 12.48 MHz ( period = 80.120 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 38.672 ns               ;
; -30.056 ns                              ; 12.48 MHz ( period = 80.112 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.427 ns                  ; 38.483 ns               ;
; -30.011 ns                              ; 12.50 MHz ( period = 80.022 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.450 ns                  ; 38.461 ns               ;
; -29.968 ns                              ; 12.51 MHz ( period = 79.936 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 38.557 ns               ;
; -29.923 ns                              ; 12.52 MHz ( period = 79.846 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 38.535 ns               ;
; -29.675 ns                              ; 12.60 MHz ( period = 79.350 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 38.264 ns               ;
; -29.630 ns                              ; 12.62 MHz ( period = 79.260 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 38.242 ns               ;
; -29.190 ns                              ; 20.33 MHz ( period = 49.190 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 48.879 ns               ;
; -29.190 ns                              ; 20.33 MHz ( period = 49.190 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 48.879 ns               ;
; -29.190 ns                              ; 20.33 MHz ( period = 49.190 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 48.879 ns               ;
; -29.190 ns                              ; 20.33 MHz ( period = 49.190 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 48.879 ns               ;
; -28.922 ns                              ; 12.85 MHz ( period = 77.844 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 37.511 ns               ;
; -28.897 ns                              ; 20.45 MHz ( period = 48.897 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 48.563 ns               ;
; -28.897 ns                              ; 20.45 MHz ( period = 48.897 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 48.563 ns               ;
; -28.897 ns                              ; 20.45 MHz ( period = 48.897 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 48.563 ns               ;
; -28.897 ns                              ; 20.45 MHz ( period = 48.897 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 48.563 ns               ;
; -28.877 ns                              ; 12.86 MHz ( period = 77.754 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 37.489 ns               ;
; -28.660 ns                              ; 20.55 MHz ( period = 48.660 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 48.349 ns               ;
; -28.660 ns                              ; 20.55 MHz ( period = 48.660 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 48.349 ns               ;
; -28.660 ns                              ; 20.55 MHz ( period = 48.660 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 48.349 ns               ;
; -28.660 ns                              ; 20.55 MHz ( period = 48.660 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 48.349 ns               ;
; -28.615 ns                              ; 20.57 MHz ( period = 48.615 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 48.327 ns               ;
; -28.615 ns                              ; 20.57 MHz ( period = 48.615 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 48.327 ns               ;
; -28.615 ns                              ; 20.57 MHz ( period = 48.615 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 48.327 ns               ;
; -28.615 ns                              ; 20.57 MHz ( period = 48.615 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 48.327 ns               ;
; -25.642 ns                              ; 14.03 MHz ( period = 71.284 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 34.231 ns               ;
; -25.627 ns                              ; 21.92 MHz ( period = 45.627 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 45.293 ns               ;
; -25.627 ns                              ; 21.92 MHz ( period = 45.627 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 45.293 ns               ;
; -25.627 ns                              ; 21.92 MHz ( period = 45.627 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 45.293 ns               ;
; -25.627 ns                              ; 21.92 MHz ( period = 45.627 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 45.293 ns               ;
; -25.600 ns                              ; 14.04 MHz ( period = 71.200 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 34.212 ns               ;
; -25.593 ns                              ; 14.05 MHz ( period = 71.186 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.427 ns                  ; 34.020 ns               ;
; -25.582 ns                              ; 21.94 MHz ( period = 45.582 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 45.271 ns               ;
; -25.582 ns                              ; 21.94 MHz ( period = 45.582 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 45.271 ns               ;
; -25.582 ns                              ; 21.94 MHz ( period = 45.582 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 45.271 ns               ;
; -25.582 ns                              ; 21.94 MHz ( period = 45.582 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 45.271 ns               ;
; -25.551 ns                              ; 14.06 MHz ( period = 71.102 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.450 ns                  ; 34.001 ns               ;
; -25.505 ns                              ; 14.08 MHz ( period = 71.010 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 34.094 ns               ;
; -25.463 ns                              ; 14.10 MHz ( period = 70.926 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 34.075 ns               ;
; -25.212 ns                              ; 14.20 MHz ( period = 70.424 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 33.801 ns               ;
; -25.170 ns                              ; 14.22 MHz ( period = 70.340 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 33.782 ns               ;
; -24.534 ns                              ; 22.45 MHz ( period = 44.534 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 44.223 ns               ;
; -24.534 ns                              ; 22.45 MHz ( period = 44.534 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 44.223 ns               ;
; -24.534 ns                              ; 22.45 MHz ( period = 44.534 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 44.223 ns               ;
; -24.534 ns                              ; 22.45 MHz ( period = 44.534 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 44.223 ns               ;
; -24.489 ns                              ; 22.48 MHz ( period = 44.489 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 44.201 ns               ;
; -24.489 ns                              ; 22.48 MHz ( period = 44.489 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 44.201 ns               ;
; -24.489 ns                              ; 22.48 MHz ( period = 44.489 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 44.201 ns               ;
; -24.489 ns                              ; 22.48 MHz ( period = 44.489 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 44.201 ns               ;
; -24.459 ns                              ; 14.51 MHz ( period = 68.918 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 33.048 ns               ;
; -24.417 ns                              ; 14.53 MHz ( period = 68.834 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 33.029 ns               ;
; -23.044 ns                              ; 15.13 MHz ( period = 66.088 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 31.633 ns               ;
; -23.006 ns                              ; 15.15 MHz ( period = 66.012 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 31.618 ns               ;
; -22.995 ns                              ; 15.15 MHz ( period = 65.990 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.427 ns                  ; 31.422 ns               ;
; -22.957 ns                              ; 15.17 MHz ( period = 65.914 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.450 ns                  ; 31.407 ns               ;
; -22.907 ns                              ; 15.19 MHz ( period = 65.814 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 31.496 ns               ;
; -22.869 ns                              ; 15.21 MHz ( period = 65.738 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 31.481 ns               ;
; -22.614 ns                              ; 15.33 MHz ( period = 65.228 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 31.203 ns               ;
; -22.576 ns                              ; 15.35 MHz ( period = 65.152 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 31.188 ns               ;
; -21.861 ns                              ; 15.69 MHz ( period = 63.722 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 30.450 ns               ;
; -21.823 ns                              ; 15.71 MHz ( period = 63.646 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 30.435 ns               ;
; -21.501 ns                              ; 24.10 MHz ( period = 41.501 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 41.167 ns               ;
; -21.501 ns                              ; 24.10 MHz ( period = 41.501 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 41.167 ns               ;
; -21.501 ns                              ; 24.10 MHz ( period = 41.501 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 41.167 ns               ;
; -21.501 ns                              ; 24.10 MHz ( period = 41.501 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 41.167 ns               ;
; -21.456 ns                              ; 24.12 MHz ( period = 41.456 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 41.145 ns               ;
; -21.456 ns                              ; 24.12 MHz ( period = 41.456 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 41.145 ns               ;
; -21.456 ns                              ; 24.12 MHz ( period = 41.456 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 41.145 ns               ;
; -21.456 ns                              ; 24.12 MHz ( period = 41.456 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 41.145 ns               ;
; -20.071 ns                              ; 24.96 MHz ( period = 40.071 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 39.760 ns               ;
; -20.071 ns                              ; 24.96 MHz ( period = 40.071 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 39.760 ns               ;
; -20.071 ns                              ; 24.96 MHz ( period = 40.071 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 39.760 ns               ;
; -20.071 ns                              ; 24.96 MHz ( period = 40.071 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 39.760 ns               ;
; -20.029 ns                              ; 24.98 MHz ( period = 40.029 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 39.741 ns               ;
; -20.029 ns                              ; 24.98 MHz ( period = 40.029 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 39.741 ns               ;
; -20.029 ns                              ; 24.98 MHz ( period = 40.029 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 39.741 ns               ;
; -20.029 ns                              ; 24.98 MHz ( period = 40.029 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 39.741 ns               ;
; -19.196 ns                              ; 17.13 MHz ( period = 58.392 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 27.785 ns               ;
; -19.147 ns                              ; 17.15 MHz ( period = 58.294 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.427 ns                  ; 27.574 ns               ;
; -19.144 ns                              ; 17.16 MHz ( period = 58.288 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 27.756 ns               ;
; -19.095 ns                              ; 17.19 MHz ( period = 58.190 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.450 ns                  ; 27.545 ns               ;
; -19.059 ns                              ; 17.21 MHz ( period = 58.118 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 27.648 ns               ;
; -19.007 ns                              ; 17.24 MHz ( period = 58.014 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 27.619 ns               ;
; -18.766 ns                              ; 17.38 MHz ( period = 57.532 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 27.355 ns               ;
; -18.714 ns                              ; 17.41 MHz ( period = 57.428 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 27.326 ns               ;
; -18.013 ns                              ; 17.85 MHz ( period = 56.026 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 26.602 ns               ;
; -17.961 ns                              ; 17.88 MHz ( period = 55.922 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 26.573 ns               ;
; -17.473 ns                              ; 26.69 MHz ( period = 37.473 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 37.162 ns               ;
; -17.473 ns                              ; 26.69 MHz ( period = 37.473 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 37.162 ns               ;
; -17.473 ns                              ; 26.69 MHz ( period = 37.473 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 37.162 ns               ;
; -17.473 ns                              ; 26.69 MHz ( period = 37.473 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 37.162 ns               ;
; -17.435 ns                              ; 26.71 MHz ( period = 37.435 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 37.147 ns               ;
; -17.435 ns                              ; 26.71 MHz ( period = 37.435 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 37.147 ns               ;
; -17.435 ns                              ; 26.71 MHz ( period = 37.435 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 37.147 ns               ;
; -17.435 ns                              ; 26.71 MHz ( period = 37.435 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 37.147 ns               ;
; -17.327 ns                              ; 18.30 MHz ( period = 54.654 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 25.916 ns               ;
; -17.278 ns                              ; 18.33 MHz ( period = 54.556 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.427 ns                  ; 25.705 ns               ;
; -17.277 ns                              ; 18.33 MHz ( period = 54.554 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 25.889 ns               ;
; -17.228 ns                              ; 18.36 MHz ( period = 54.456 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.450 ns                  ; 25.678 ns               ;
; -17.190 ns                              ; 18.39 MHz ( period = 54.380 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 25.779 ns               ;
; -17.140 ns                              ; 18.42 MHz ( period = 54.280 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 25.752 ns               ;
; -17.038 ns                              ; 27.00 MHz ( period = 37.038 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 36.704 ns               ;
; -17.038 ns                              ; 27.00 MHz ( period = 37.038 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 36.704 ns               ;
; -17.038 ns                              ; 27.00 MHz ( period = 37.038 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 36.704 ns               ;
; -17.038 ns                              ; 27.00 MHz ( period = 37.038 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 36.704 ns               ;
; -16.996 ns                              ; 27.03 MHz ( period = 36.996 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 36.685 ns               ;
; -16.996 ns                              ; 27.03 MHz ( period = 36.996 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 36.685 ns               ;
; -16.996 ns                              ; 27.03 MHz ( period = 36.996 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 36.685 ns               ;
; -16.996 ns                              ; 27.03 MHz ( period = 36.996 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 36.685 ns               ;
; -16.897 ns                              ; 18.59 MHz ( period = 53.794 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 25.486 ns               ;
; -16.847 ns                              ; 18.62 MHz ( period = 53.694 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 25.459 ns               ;
; -16.144 ns                              ; 19.12 MHz ( period = 52.288 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 24.733 ns               ;
; -16.094 ns                              ; 19.16 MHz ( period = 52.188 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 24.706 ns               ;
; -14.440 ns                              ; 29.04 MHz ( period = 34.440 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 34.106 ns               ;
; -14.440 ns                              ; 29.04 MHz ( period = 34.440 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 34.106 ns               ;
; -14.440 ns                              ; 29.04 MHz ( period = 34.440 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 34.106 ns               ;
; -14.440 ns                              ; 29.04 MHz ( period = 34.440 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.666 ns                 ; 34.106 ns               ;
; -14.402 ns                              ; 29.07 MHz ( period = 34.402 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 34.091 ns               ;
; -14.402 ns                              ; 29.07 MHz ( period = 34.402 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 34.091 ns               ;
; -14.402 ns                              ; 29.07 MHz ( period = 34.402 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 34.091 ns               ;
; -14.402 ns                              ; 29.07 MHz ( period = 34.402 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 34.091 ns               ;
; -13.979 ns                              ; 20.85 MHz ( period = 47.958 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 22.568 ns               ;
; -13.964 ns                              ; 20.86 MHz ( period = 47.928 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 22.576 ns               ;
; -13.930 ns                              ; 20.89 MHz ( period = 47.860 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.427 ns                  ; 22.357 ns               ;
; -13.915 ns                              ; 20.91 MHz ( period = 47.830 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.450 ns                  ; 22.365 ns               ;
; -13.842 ns                              ; 20.97 MHz ( period = 47.684 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 22.431 ns               ;
; -13.827 ns                              ; 20.98 MHz ( period = 47.654 ns )                    ; instr[8]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 22.439 ns               ;
; -13.625 ns                              ; 29.74 MHz ( period = 33.625 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 33.314 ns               ;
; -13.625 ns                              ; 29.74 MHz ( period = 33.625 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 33.314 ns               ;
; -13.625 ns                              ; 29.74 MHz ( period = 33.625 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 33.314 ns               ;
; -13.625 ns                              ; 29.74 MHz ( period = 33.625 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 33.314 ns               ;
; -13.573 ns                              ; 29.79 MHz ( period = 33.573 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 33.285 ns               ;
; -13.573 ns                              ; 29.79 MHz ( period = 33.573 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 33.285 ns               ;
; -13.573 ns                              ; 29.79 MHz ( period = 33.573 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 33.285 ns               ;
; -13.573 ns                              ; 29.79 MHz ( period = 33.573 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.712 ns                 ; 33.285 ns               ;
; -13.549 ns                              ; 21.23 MHz ( period = 47.098 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 22.138 ns               ;
; -13.534 ns                              ; 21.25 MHz ( period = 47.068 ns )                    ; instr[10]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 22.146 ns               ;
; -12.796 ns                              ; 21.93 MHz ( period = 45.592 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 21.385 ns               ;
; -12.781 ns                              ; 21.95 MHz ( period = 45.562 ns )                    ; instr[7]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.612 ns                  ; 21.393 ns               ;
; -11.829 ns                              ; 22.91 MHz ( period = 43.658 ns )                    ; instr[9]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.589 ns                  ; 20.418 ns               ;
; -11.780 ns                              ; 22.96 MHz ( period = 43.560 ns )                    ; instr[15]                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9 ; clk_50M    ; clk_50M  ; 10.000 ns                   ; 8.427 ns                  ; 20.207 ns               ;
; -11.756 ns                              ; 31.49 MHz ( period = 31.756 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 31.445 ns               ;
; -11.756 ns                              ; 31.49 MHz ( period = 31.756 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 31.445 ns               ;
; -11.756 ns                              ; 31.49 MHz ( period = 31.756 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 31.445 ns               ;
; -11.756 ns                              ; 31.49 MHz ( period = 31.756 ns )                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk_50M    ; clk_50M  ; 20.000 ns                   ; 19.689 ns                 ; 31.445 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                             ;                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                  ;
+---------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                     ; To                                       ; From Clock                                                                        ; To Clock                                                                          ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns      ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.637 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.646 ns                 ;
; 0.638 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.647 ns                 ;
; 0.644 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.653 ns                 ;
; 0.645 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.654 ns                 ;
; 0.646 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.655 ns                 ;
; 0.649 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.658 ns                 ;
; 0.654 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.663 ns                 ;
; 0.654 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.663 ns                 ;
; 0.805 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.814 ns                 ;
; 0.805 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.814 ns                 ;
; 0.972 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.976 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.978 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.987 ns                 ;
; 0.984 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.985 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.987 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 0.987 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.996 ns                 ;
; 1.000 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.009 ns                 ;
; 1.002 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.011 ns                 ;
; 1.010 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.019 ns                 ;
; 1.011 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.020 ns                 ;
; 1.031 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.040 ns                 ;
; 1.031 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.040 ns                 ;
; 1.032 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.041 ns                 ;
; 1.033 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.042 ns                 ;
; 1.034 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.043 ns                 ;
; 1.035 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.044 ns                 ;
; 1.035 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.044 ns                 ;
; 1.035 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.044 ns                 ;
; 1.046 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.055 ns                 ;
; 1.046 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.055 ns                 ;
; 1.051 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.060 ns                 ;
; 1.052 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.061 ns                 ;
; 1.053 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.062 ns                 ;
; 1.112 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[3]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.121 ns                 ;
; 1.119 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.128 ns                 ;
; 1.119 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.128 ns                 ;
; 1.122 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.131 ns                 ;
; 1.123 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.132 ns                 ;
; 1.123 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.132 ns                 ;
; 1.247 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.256 ns                 ;
; 1.255 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[1]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.264 ns                 ;
; 1.275 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.284 ns                 ;
; 1.286 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.295 ns                 ;
; 1.290 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.299 ns                 ;
; 1.290 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.299 ns                 ;
; 1.361 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[2]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.370 ns                 ;
; 1.415 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.424 ns                 ;
; 1.418 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.427 ns                 ;
; 1.419 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.428 ns                 ;
; 1.419 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.428 ns                 ;
; 1.427 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.436 ns                 ;
; 1.432 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.441 ns                 ;
; 1.433 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.442 ns                 ;
; 1.436 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.445 ns                 ;
; 1.440 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.449 ns                 ;
; 1.440 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.449 ns                 ;
; 1.443 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.452 ns                 ;
; 1.444 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.453 ns                 ;
; 1.462 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.471 ns                 ;
; 1.464 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.473 ns                 ;
; 1.466 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.475 ns                 ;
; 1.468 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.477 ns                 ;
; 1.471 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.480 ns                 ;
; 1.471 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.480 ns                 ;
; 1.472 ns      ; pro_7segment_decoder:pro_7sd|cnt_10[0]   ; pro_7segment_decoder:pro_7sd|clk_1       ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.481 ns                 ;
; 1.477 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.486 ns                 ;
; 1.478 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.487 ns                 ;
; 1.489 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.498 ns                 ;
; 1.498 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.507 ns                 ;
; 1.507 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[1]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.516 ns                 ;
; 1.512 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.521 ns                 ;
; 1.531 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.540 ns                 ;
; 1.556 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.565 ns                 ;
; 1.592 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.601 ns                 ;
; 1.604 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.613 ns                 ;
; 1.611 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.620 ns                 ;
; 1.624 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.633 ns                 ;
; 1.624 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.633 ns                 ;
; 1.636 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[0]  ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.645 ns                 ;
; 1.636 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.645 ns                 ;
; 1.716 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.725 ns                 ;
; 1.733 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.742 ns                 ;
; 1.775 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.784 ns                 ;
; 1.777 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.786 ns                 ;
; 1.778 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.787 ns                 ;
; 1.779 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[3]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.788 ns                 ;
; 1.780 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.789 ns                 ;
; 1.826 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.835 ns                 ;
; 1.832 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[5]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.841 ns                 ;
; 1.834 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|cnt_10M[4]  ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.843 ns                 ;
; 1.836 ns      ; pro_7segment_decoder:pro_7sd|cnt_10M[2]  ; pro_7segment_decoder:pro_7sd|clk_100K    ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.845 ns                 ;
; 2.082 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.091 ns                 ;
; 2.389 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[1] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.516 ns                  ; 0.873 ns                 ;
; 2.594 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[1]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.368 ns                  ; 1.226 ns                 ;
; 2.614 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[0]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.368 ns                  ; 1.246 ns                 ;
; 2.725 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[4]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.368 ns                  ; 1.357 ns                 ;
; 2.763 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[0] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.516 ns                  ; 1.247 ns                 ;
; 2.892 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[3]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.368 ns                  ; 1.524 ns                 ;
; 3.021 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[2]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.368 ns                  ; 1.653 ns                 ;
; 3.042 ns      ; pro_7segment_decoder:pro_7sd|cnt_1K[5]   ; pro_7segment_decoder:pro_7sd|clk_10      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.368 ns                  ; 1.674 ns                 ;
; 3.197 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[3] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.516 ns                  ; 1.681 ns                 ;
; 3.350 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[2] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.516 ns                  ; 1.834 ns                 ;
; 3.552 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[4] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.516 ns                  ; 2.036 ns                 ;
; 3.808 ns      ; pro_7segment_decoder:pro_7sd|cnt_100K[5] ; pro_7segment_decoder:pro_7sd|clk_1K      ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -1.516 ns                  ; 2.292 ns                 ;
+---------------+------------------------------------------+------------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_50M'                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -12.644 ns                              ; instr[10]                                                                                                   ; SR2[3]                                                                                                      ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 13.766 ns                  ; 1.122 ns                 ;
; -12.445 ns                              ; instr[9]                                                                                                    ; SR2[2]                                                                                                      ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 13.765 ns                  ; 1.320 ns                 ;
; -12.404 ns                              ; instr[8]                                                                                                    ; SR2[1]                                                                                                      ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 13.764 ns                  ; 1.360 ns                 ;
; -12.377 ns                              ; instr[7]                                                                                                    ; SR2[0]                                                                                                      ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 13.766 ns                  ; 1.389 ns                 ;
; -10.490 ns                              ; instr[12]                                                                                                   ; SR1[1]                                                                                                      ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 11.944 ns                  ; 1.454 ns                 ;
; -10.250 ns                              ; instr[14]                                                                                                   ; SR1[3]                                                                                                      ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 11.945 ns                  ; 1.695 ns                 ;
; -10.000 ns                              ; instr[11]                                                                                                   ; SR1[0]                                                                                                      ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 11.933 ns                  ; 1.933 ns                 ;
; -9.917 ns                               ; instr[13]                                                                                                   ; SR1[2]                                                                                                      ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 11.781 ns                  ; 1.864 ns                 ;
; -2.499 ns                               ; state.S42                                                                                                   ; DR[3]                                                                                                       ; clk_50M    ; clk_50M  ; -10.000 ns                 ; 5.181 ns                   ; 2.682 ns                 ;
; -2.477 ns                               ; state.S42                                                                                                   ; DR[2]                                                                                                       ; clk_50M    ; clk_50M  ; -10.000 ns                 ; 5.181 ns                   ; 2.704 ns                 ;
; -2.463 ns                               ; state.S42                                                                                                   ; DR[0]                                                                                                       ; clk_50M    ; clk_50M  ; -10.000 ns                 ; 5.180 ns                   ; 2.717 ns                 ;
; -2.457 ns                               ; state.S42                                                                                                   ; DR[1]                                                                                                       ; clk_50M    ; clk_50M  ; -10.000 ns                 ; 5.179 ns                   ; 2.722 ns                 ;
; -2.190 ns                               ; state.S42                                                                                                   ; SR1[2]                                                                                                      ; clk_50M    ; clk_50M  ; -10.000 ns                 ; 4.944 ns                   ; 2.754 ns                 ;
; -2.054 ns                               ; state.S42                                                                                                   ; SR1[3]                                                                                                      ; clk_50M    ; clk_50M  ; -10.000 ns                 ; 5.109 ns                   ; 3.055 ns                 ;
; -2.041 ns                               ; state.S42                                                                                                   ; SR1[0]                                                                                                      ; clk_50M    ; clk_50M  ; -10.000 ns                 ; 5.096 ns                   ; 3.055 ns                 ;
; -1.852 ns                               ; state.S42                                                                                                   ; SR1[1]                                                                                                      ; clk_50M    ; clk_50M  ; -10.000 ns                 ; 5.108 ns                   ; 3.256 ns                 ;
; 0.445 ns                                ; count[3]                                                                                                    ; count[3]                                                                                                    ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; count[2]                                                                                                    ; count[2]                                                                                                    ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; count[1]                                                                                                    ; count[1]                                                                                                    ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; count[0]                                                                                                    ; count[0]                                                                                                    ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.638 ns                                ; count[0]                                                                                                    ; count[3]                                                                                                    ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.009 ns                   ; 0.647 ns                 ;
; 0.641 ns                                ; count[0]                                                                                                    ; count[2]                                                                                                    ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.009 ns                   ; 0.650 ns                 ;
; 0.643 ns                                ; count[0]                                                                                                    ; count[1]                                                                                                    ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.009 ns                   ; 0.652 ns                 ;
; 0.969 ns                                ; count[2]                                                                                                    ; count[3]                                                                                                    ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.009 ns                   ; 0.978 ns                 ;
; 1.023 ns                                ; count[1]                                                                                                    ; count[2]                                                                                                    ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.009 ns                   ; 1.032 ns                 ;
; 1.024 ns                                ; count[1]                                                                                                    ; count[3]                                                                                                    ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.009 ns                   ; 1.033 ns                 ;
; 1.207 ns                                ; count[2]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg2 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.779 ns                   ; 1.986 ns                 ;
; 1.247 ns                                ; count[0]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.779 ns                   ; 2.026 ns                 ;
; 1.260 ns                                ; count[2]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg2 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.756 ns                   ; 2.016 ns                 ;
; 1.305 ns                                ; count[0]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.756 ns                   ; 2.061 ns                 ;
; 1.405 ns                                ; count[3]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg3 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.779 ns                   ; 2.184 ns                 ;
; 1.458 ns                                ; count[3]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg3 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.756 ns                   ; 2.214 ns                 ;
; 1.668 ns                                ; count[1]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg1 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.756 ns                   ; 2.424 ns                 ;
; 1.977 ns                                ; count[1]                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg1 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.779 ns                   ; 2.756 ns                 ;
; 2.512 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 2.709 ns                 ;
; 2.518 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 2.715 ns                 ;
; 2.569 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 2.743 ns                 ;
; 2.575 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 2.749 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.786 ns                                ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; -0.006 ns                  ; 2.780 ns                 ;
; 2.818 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.015 ns                 ;
; 2.824 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.021 ns                 ;
; 2.830 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.027 ns                 ;
; 2.881 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.055 ns                 ;
; 2.887 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.061 ns                 ;
; 3.130 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.327 ns                 ;
; 3.172 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.346 ns                 ;
; 3.188 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.385 ns                 ;
; 3.196 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.393 ns                 ;
; 3.209 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.406 ns                 ;
; 3.211 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_we_reg       ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.198 ns                   ; 3.409 ns                 ;
; 3.218 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.392 ns                 ;
; 3.224 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.421 ns                 ;
; 3.230 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.427 ns                 ;
; 3.244 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.441 ns                 ;
; 3.245 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_we_reg       ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.175 ns                   ; 3.420 ns                 ;
; 3.247 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.421 ns                 ;
; 3.250 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.447 ns                 ;
; 3.262 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.436 ns                 ;
; 3.281 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.455 ns                 ;
; 3.287 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.461 ns                 ;
; 3.301 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.475 ns                 ;
; 3.307 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.481 ns                 ;
; 3.484 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.658 ns                 ;
; 3.530 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.727 ns                 ;
; 3.550 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.747 ns                 ;
; 3.611 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_we_reg       ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.198 ns                   ; 3.809 ns                 ;
; 3.645 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_we_reg       ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.175 ns                   ; 3.820 ns                 ;
; 3.651 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.848 ns                 ;
; 3.672 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 3.869 ns                 ;
; 3.681 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.855 ns                 ;
; 3.725 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 3.899 ns                 ;
; 3.837 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.034 ns                 ;
; 3.884 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.058 ns                 ;
; 3.888 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.062 ns                 ;
; 3.904 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.078 ns                 ;
; 3.920 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.117 ns                 ;
; 3.928 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.125 ns                 ;
; 3.938 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_we_reg       ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.198 ns                   ; 4.136 ns                 ;
; 3.941 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.138 ns                 ;
; 3.950 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.124 ns                 ;
; 3.972 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_we_reg       ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.175 ns                   ; 4.147 ns                 ;
; 3.979 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.153 ns                 ;
; 3.994 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.168 ns                 ;
; 4.005 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.202 ns                 ;
; 4.007 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.204 ns                 ;
; 4.021 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.218 ns                 ;
; 4.050 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.224 ns                 ;
; 4.051 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.248 ns                 ;
; 4.052 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.226 ns                 ;
; 4.057 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.254 ns                 ;
; 4.063 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.237 ns                 ;
; 4.072 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.269 ns                 ;
; 4.081 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.255 ns                 ;
; 4.125 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.299 ns                 ;
; 4.377 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.574 ns                 ;
; 4.398 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.572 ns                 ;
; 4.428 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.602 ns                 ;
; 4.471 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.668 ns                 ;
; 4.473 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.670 ns                 ;
; 4.487 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.684 ns                 ;
; 4.516 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.690 ns                 ;
; 4.518 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.692 ns                 ;
; 4.523 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.720 ns                 ;
; 4.529 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.703 ns                 ;
; 4.630 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.827 ns                 ;
; 4.647 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.844 ns                 ;
; 4.670 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.867 ns                 ;
; 4.699 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.873 ns                 ;
; 4.708 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.882 ns                 ;
; 4.737 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.934 ns                 ;
; 4.739 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.936 ns                 ;
; 4.753 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.950 ns                 ;
; 4.782 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.956 ns                 ;
; 4.784 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.958 ns                 ;
; 4.789 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.986 ns                 ;
; 4.795 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.969 ns                 ;
; 4.799 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 4.996 ns                 ;
; 4.814 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 4.988 ns                 ;
; 4.823 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.020 ns                 ;
; 4.864 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.038 ns                 ;
; 4.871 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.068 ns                 ;
; 4.873 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.047 ns                 ;
; 4.873 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.070 ns                 ;
; 4.887 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.084 ns                 ;
; 4.916 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.090 ns                 ;
; 4.918 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.092 ns                 ;
; 4.923 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.120 ns                 ;
; 4.929 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.103 ns                 ;
; 4.968 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.142 ns                 ;
; 5.003 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.177 ns                 ;
; 5.096 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.293 ns                 ;
; 5.113 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.310 ns                 ;
; 5.130 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.304 ns                 ;
; 5.136 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.333 ns                 ;
; 5.165 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.339 ns                 ;
; 5.174 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.348 ns                 ;
; 5.261 ns                                ; state.S32                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.458 ns                 ;
; 5.264 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.438 ns                 ;
; 5.265 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.462 ns                 ;
; 5.280 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.454 ns                 ;
; 5.289 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.486 ns                 ;
; 5.339 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.513 ns                 ;
; 5.362 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.559 ns                 ;
; 5.379 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.576 ns                 ;
; 5.402 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.599 ns                 ;
; 5.431 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.605 ns                 ;
; 5.434 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.608 ns                 ;
; 5.440 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.614 ns                 ;
; 5.469 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.643 ns                 ;
; 5.496 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.693 ns                 ;
; 5.513 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.710 ns                 ;
; 5.531 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.728 ns                 ;
; 5.536 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.733 ns                 ;
; 5.546 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.720 ns                 ;
; 5.555 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.752 ns                 ;
; 5.565 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.739 ns                 ;
; 5.574 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.748 ns                 ;
; 5.605 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.779 ns                 ;
; 5.665 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.862 ns                 ;
; 5.680 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.854 ns                 ;
; 5.689 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.886 ns                 ;
; 5.700 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.874 ns                 ;
; 5.727 ns                                ; state.S22                                                                                                   ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 5.924 ns                 ;
; 5.735 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.909 ns                 ;
; 5.739 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 5.913 ns                 ;
; 5.834 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 6.008 ns                 ;
; 5.869 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.174 ns                   ; 6.043 ns                 ;
; 5.993 ns                                ; state.S1                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 6.190 ns                 ;
; 6.127 ns                                ; state.S5                                                                                                    ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M    ; clk_50M  ; 0.000 ns                   ; 0.197 ns                   ; 6.324 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                         ;                                                                                                             ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                       ;
+-------+--------------+------------+-------------+-------------------------------------------------------------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                                                                          ; To Clock  ;
+-------+--------------+------------+-------------+-------------------------------------------------------------------------------------------------------------+-----------+
; N/A   ; None         ; 8.473 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M   ;
; N/A   ; None         ; 8.215 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M   ;
; N/A   ; None         ; 8.180 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M   ;
; N/A   ; None         ; 8.085 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M   ;
; N/A   ; None         ; 8.035 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M   ;
; N/A   ; None         ; 8.026 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M   ;
; N/A   ; None         ; 8.011 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M   ;
; N/A   ; None         ; 7.920 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M   ;
; N/A   ; None         ; 7.911 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M   ;
; N/A   ; None         ; 7.882 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M   ;
; N/A   ; None         ; 7.859 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M   ;
; N/A   ; None         ; 7.842 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M   ;
; N/A   ; None         ; 7.610 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M   ;
; N/A   ; None         ; 7.275 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M   ;
; N/A   ; None         ; 7.269 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M   ;
; N/A   ; None         ; 7.264 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M   ;
; N/A   ; None         ; 7.262 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M   ;
; N/A   ; None         ; 7.233 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M   ;
; N/A   ; None         ; 7.219 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M   ;
; N/A   ; None         ; 7.217 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M   ;
; N/A   ; None         ; 6.774 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M   ;
; N/A   ; None         ; 6.723 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M   ;
; N/A   ; None         ; 6.471 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M   ;
; N/A   ; None         ; 6.427 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M   ;
; N/A   ; None         ; 6.418 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M   ;
; N/A   ; None         ; 6.397 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M   ;
; N/A   ; None         ; 6.230 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M   ;
; N/A   ; None         ; 5.991 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_we_reg       ; clk_50M   ;
; N/A   ; None         ; 5.957 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_we_reg       ; clk_50M   ;
; N/A   ; None         ; 5.876 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M   ;
; N/A   ; None         ; 5.633 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M   ;
; N/A   ; None         ; 5.627 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M   ;
; N/A   ; None         ; 5.576 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M   ;
; N/A   ; None         ; 5.570 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M   ;
; N/A   ; None         ; 5.114 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M   ;
; N/A   ; None         ; 5.088 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg2 ; clk_50M   ;
; N/A   ; None         ; 5.056 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M   ;
; N/A   ; None         ; 5.035 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg2 ; clk_50M   ;
; N/A   ; None         ; 5.011 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg1 ; clk_50M   ;
; N/A   ; None         ; 4.753 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg3 ; clk_50M   ;
; N/A   ; None         ; 4.702 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg1 ; clk_50M   ;
; N/A   ; None         ; 4.700 ns   ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg3 ; clk_50M   ;
; N/A   ; None         ; 4.296 ns   ; mem_rst_bar ; count[1]                                                                                                    ; clk_50M   ;
; N/A   ; None         ; 4.296 ns   ; mem_rst_bar ; count[2]                                                                                                    ; clk_50M   ;
; N/A   ; None         ; 4.296 ns   ; mem_rst_bar ; count[3]                                                                                                    ; clk_50M   ;
; N/A   ; None         ; 4.019 ns   ; mem_rst_bar ; count[0]                                                                                                    ; clk_50M   ;
; N/A   ; None         ; 0.659 ns   ; sw[0]       ; nxt_state.S1                                                                                                ; enter_bar ;
; N/A   ; None         ; 0.466 ns   ; sw[1]       ; nxt_state.S1                                                                                                ; enter_bar ;
; N/A   ; None         ; 0.303 ns   ; sw[2]       ; nxt_state.S1                                                                                                ; enter_bar ;
; N/A   ; None         ; 0.243 ns   ; sw[4]       ; instr[9]                                                                                                    ; clk_50M   ;
; N/A   ; None         ; 0.193 ns   ; sw[0]       ; nxt_state.S31                                                                                               ; enter_bar ;
; N/A   ; None         ; 0.129 ns   ; sw[0]       ; nxt_state.S21                                                                                               ; enter_bar ;
; N/A   ; None         ; 0.092 ns   ; sw[0]       ; nxt_state.S41                                                                                               ; enter_bar ;
; N/A   ; None         ; 0.029 ns   ; sw[0]       ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0                                                            ; clk_50M   ;
; N/A   ; None         ; 0.005 ns   ; sw[0]       ; instr[0]                                                                                                    ; clk_50M   ;
; N/A   ; None         ; 0.001 ns   ; sw[1]       ; nxt_state.S41                                                                                               ; enter_bar ;
; N/A   ; None         ; 0.001 ns   ; sw[1]       ; nxt_state.S21                                                                                               ; enter_bar ;
; N/A   ; None         ; 0.000 ns   ; sw[1]       ; nxt_state.S31                                                                                               ; enter_bar ;
; N/A   ; None         ; -0.145 ns  ; sw[0]       ; instr[5]                                                                                                    ; clk_50M   ;
; N/A   ; None         ; -0.156 ns  ; sw[2]       ; nxt_state.S41                                                                                               ; enter_bar ;
; N/A   ; None         ; -0.158 ns  ; sw[2]       ; nxt_state.S31                                                                                               ; enter_bar ;
; N/A   ; None         ; -0.161 ns  ; sw[2]       ; nxt_state.S21                                                                                               ; enter_bar ;
; N/A   ; None         ; -0.191 ns  ; sw[5]       ; instr[15]                                                                                                   ; clk_50M   ;
; N/A   ; None         ; -0.298 ns  ; sw[5]       ; instr[10]                                                                                                   ; clk_50M   ;
; N/A   ; None         ; -0.501 ns  ; sw[3]       ; instr[8]                                                                                                    ; clk_50M   ;
; N/A   ; None         ; -0.522 ns  ; sw[1]       ; instr[6]                                                                                                    ; clk_50M   ;
; N/A   ; None         ; -1.018 ns  ; sw[0]       ; save_data[0]                                                                                                ; clk_50M   ;
; N/A   ; None         ; -1.437 ns  ; sw[2]       ; instr[7]                                                                                                    ; clk_50M   ;
; N/A   ; None         ; -1.720 ns  ; sw[1]       ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1                                                            ; clk_50M   ;
; N/A   ; None         ; -2.169 ns  ; sw[4]       ; save_data[4]                                                                                                ; clk_50M   ;
; N/A   ; None         ; -2.430 ns  ; sw[7]       ; instr[12]                                                                                                   ; clk_50M   ;
; N/A   ; None         ; -2.640 ns  ; sw[6]       ; instr[11]                                                                                                   ; clk_50M   ;
; N/A   ; None         ; -2.726 ns  ; sw[9]       ; instr[14]                                                                                                   ; clk_50M   ;
; N/A   ; None         ; -2.728 ns  ; sw[8]       ; instr[13]                                                                                                   ; clk_50M   ;
; N/A   ; None         ; -2.754 ns  ; sw[7]       ; save_data[7]                                                                                                ; clk_50M   ;
; N/A   ; None         ; -2.837 ns  ; sw[8]       ; save_data[8]                                                                                                ; clk_50M   ;
; N/A   ; None         ; -2.846 ns  ; sw[9]       ; save_data[9]                                                                                                ; clk_50M   ;
; N/A   ; None         ; -2.884 ns  ; sw[5]       ; save_data[5]                                                                                                ; clk_50M   ;
; N/A   ; None         ; -2.909 ns  ; sw[6]       ; save_data[6]                                                                                                ; clk_50M   ;
; N/A   ; None         ; -2.927 ns  ; sw[3]       ; save_data[3]                                                                                                ; clk_50M   ;
; N/A   ; None         ; -3.072 ns  ; sw[1]       ; save_data[1]                                                                                                ; clk_50M   ;
; N/A   ; None         ; -3.241 ns  ; sw[2]       ; save_data[2]                                                                                                ; clk_50M   ;
; N/A   ; None         ; -11.698 ns ; sw[0]       ; SR1[0]                                                                                                      ; clk_50M   ;
; N/A   ; None         ; -12.837 ns ; sw[3]       ; DR[3]                                                                                                       ; clk_50M   ;
; N/A   ; None         ; -12.869 ns ; sw[3]       ; DR[2]                                                                                                       ; clk_50M   ;
; N/A   ; None         ; -13.307 ns ; sw[0]       ; DR[0]                                                                                                       ; clk_50M   ;
; N/A   ; None         ; -13.480 ns ; sw[4]       ; DR[3]                                                                                                       ; clk_50M   ;
; N/A   ; None         ; -13.812 ns ; sw[2]       ; SR1[2]                                                                                                      ; clk_50M   ;
; N/A   ; None         ; -14.004 ns ; sw[1]       ; DR[1]                                                                                                       ; clk_50M   ;
; N/A   ; None         ; -14.027 ns ; sw[3]       ; SR1[3]                                                                                                      ; clk_50M   ;
; N/A   ; None         ; -14.241 ns ; sw[1]       ; DR[0]                                                                                                       ; clk_50M   ;
; N/A   ; None         ; -14.357 ns ; sw[1]       ; SR1[1]                                                                                                      ; clk_50M   ;
; N/A   ; None         ; -14.544 ns ; sw[2]       ; DR[2]                                                                                                       ; clk_50M   ;
; N/A   ; None         ; -14.716 ns ; sw[2]       ; DR[1]                                                                                                       ; clk_50M   ;
+-------+--------------+------------+-------------+-------------------------------------------------------------------------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                        ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 153.782 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.782 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.782 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.782 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.477 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.477 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.477 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.477 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.408 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.408 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.408 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.408 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.337 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.337 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.337 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.337 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.240 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.240 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.240 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.240 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.240 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.240 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.240 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.240 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.210 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.210 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.210 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 153.210 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.749 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.749 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.749 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.749 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.444 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.444 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.444 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.444 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.375 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.375 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.375 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.375 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.304 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.304 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.304 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.304 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.207 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.207 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.207 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.207 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.207 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.207 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.207 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.207 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.177 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.177 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.177 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 150.177 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 149.353 ns ; instr[9]                                                                                                    ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 149.304 ns ; instr[15]                                                                                                   ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 149.216 ns ; instr[8]                                                                                                    ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 149.048 ns ; instr[9]                                                                                                    ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.999 ns ; instr[15]                                                                                                   ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.979 ns ; instr[9]                                                                                                    ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.930 ns ; instr[15]                                                                                                   ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.923 ns ; instr[10]                                                                                                   ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.911 ns ; instr[8]                                                                                                    ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.908 ns ; instr[9]                                                                                                    ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.859 ns ; instr[15]                                                                                                   ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.842 ns ; instr[8]                                                                                                    ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.811 ns ; instr[9]                                                                                                    ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.811 ns ; instr[9]                                                                                                    ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.781 ns ; instr[9]                                                                                                    ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.771 ns ; instr[8]                                                                                                    ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.762 ns ; instr[15]                                                                                                   ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.762 ns ; instr[15]                                                                                                   ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.732 ns ; instr[15]                                                                                                   ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.674 ns ; instr[8]                                                                                                    ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.674 ns ; instr[8]                                                                                                    ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.644 ns ; instr[8]                                                                                                    ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.618 ns ; instr[10]                                                                                                   ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.549 ns ; instr[10]                                                                                                   ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.478 ns ; instr[10]                                                                                                   ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.381 ns ; instr[10]                                                                                                   ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.381 ns ; instr[10]                                                                                                   ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.351 ns ; instr[10]                                                                                                   ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 148.170 ns ; instr[7]                                                                                                    ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 147.865 ns ; instr[7]                                                                                                    ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 147.796 ns ; instr[7]                                                                                                    ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 147.725 ns ; instr[7]                                                                                                    ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 147.628 ns ; instr[7]                                                                                                    ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 147.628 ns ; instr[7]                                                                                                    ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 147.598 ns ; instr[7]                                                                                                    ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 138.341 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.341 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.341 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.341 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.272 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.272 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.272 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.272 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.260 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.260 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.260 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.260 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.250 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.250 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.250 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.250 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.236 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.236 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.236 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.236 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.225 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.225 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.225 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 138.225 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 137.928 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 137.928 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 137.928 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 137.928 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.308 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.308 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.308 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.308 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.239 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.239 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.239 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.239 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.227 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.227 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.227 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.227 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.217 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.217 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.217 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.217 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.203 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.203 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.203 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.203 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.192 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.192 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.192 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 135.192 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 134.895 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0 ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 134.895 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1 ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 134.895 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2 ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 134.895 ns ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3 ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.912 ns ; instr[9]                                                                                                    ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.863 ns ; instr[15]                                                                                                   ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.843 ns ; instr[9]                                                                                                    ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.831 ns ; instr[9]                                                                                                    ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.821 ns ; instr[9]                                                                                                    ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.807 ns ; instr[9]                                                                                                    ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.796 ns ; instr[9]                                                                                                    ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.794 ns ; instr[15]                                                                                                   ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.782 ns ; instr[15]                                                                                                   ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.775 ns ; instr[8]                                                                                                    ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.772 ns ; instr[15]                                                                                                   ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.758 ns ; instr[15]                                                                                                   ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.747 ns ; instr[15]                                                                                                   ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.706 ns ; instr[8]                                                                                                    ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.694 ns ; instr[8]                                                                                                    ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.684 ns ; instr[8]                                                                                                    ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.670 ns ; instr[8]                                                                                                    ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.659 ns ; instr[8]                                                                                                    ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.499 ns ; instr[9]                                                                                                    ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.482 ns ; instr[10]                                                                                                   ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.450 ns ; instr[15]                                                                                                   ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.413 ns ; instr[10]                                                                                                   ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.401 ns ; instr[10]                                                                                                   ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.391 ns ; instr[10]                                                                                                   ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.377 ns ; instr[10]                                                                                                   ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.366 ns ; instr[10]                                                                                                   ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.362 ns ; instr[8]                                                                                                    ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 133.069 ns ; instr[10]                                                                                                   ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 132.729 ns ; instr[7]                                                                                                    ; segment_10[1] ; clk_50M    ;
; N/A                                     ; None                                                ; 132.660 ns ; instr[7]                                                                                                    ; segment_10[5] ; clk_50M    ;
; N/A                                     ; None                                                ; 132.648 ns ; instr[7]                                                                                                    ; segment_10[4] ; clk_50M    ;
; N/A                                     ; None                                                ; 132.638 ns ; instr[7]                                                                                                    ; segment_10[3] ; clk_50M    ;
; N/A                                     ; None                                                ; 132.624 ns ; instr[7]                                                                                                    ; segment_10[0] ; clk_50M    ;
; N/A                                     ; None                                                ; 132.613 ns ; instr[7]                                                                                                    ; segment_10[2] ; clk_50M    ;
; N/A                                     ; None                                                ; 132.316 ns ; instr[7]                                                                                                    ; segment_10[6] ; clk_50M    ;
; N/A                                     ; None                                                ; 129.968 ns ; instr[6]                                                                                                    ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 129.663 ns ; instr[6]                                                                                                    ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 129.594 ns ; instr[6]                                                                                                    ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 129.523 ns ; instr[6]                                                                                                    ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 129.426 ns ; instr[6]                                                                                                    ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 129.426 ns ; instr[6]                                                                                                    ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 129.396 ns ; instr[6]                                                                                                    ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 128.541 ns ; instr[5]                                                                                                    ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 128.236 ns ; instr[5]                                                                                                    ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 128.167 ns ; instr[5]                                                                                                    ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 128.096 ns ; instr[5]                                                                                                    ; segment_1[2]  ; clk_50M    ;
; N/A                                     ; None                                                ; 127.999 ns ; instr[5]                                                                                                    ; segment_1[6]  ; clk_50M    ;
; N/A                                     ; None                                                ; 127.999 ns ; instr[5]                                                                                                    ; segment_1[4]  ; clk_50M    ;
; N/A                                     ; None                                                ; 127.969 ns ; instr[5]                                                                                                    ; segment_1[5]  ; clk_50M    ;
; N/A                                     ; None                                                ; 127.918 ns ; state.S22                                                                                                   ; segment_1[1]  ; clk_50M    ;
; N/A                                     ; None                                                ; 127.613 ns ; state.S22                                                                                                   ; segment_1[0]  ; clk_50M    ;
; N/A                                     ; None                                                ; 127.544 ns ; state.S22                                                                                                   ; segment_1[3]  ; clk_50M    ;
; N/A                                     ; None                                                ; 127.503 ns ; instr[0]                                                                                                    ; segment_1[1]  ; clk_50M    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                             ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; tpd                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------+-----------------+
; Slack                                   ; Required P2P Time                                   ; Actual P2P Time ; From  ; To              ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------+-----------------+
; N/A                                     ; None                                                ; 91.699 ns       ; sw[9] ; segment_1[1]    ;
; N/A                                     ; None                                                ; 91.631 ns       ; sw[5] ; segment_1[1]    ;
; N/A                                     ; None                                                ; 91.561 ns       ; sw[6] ; segment_1[1]    ;
; N/A                                     ; None                                                ; 91.543 ns       ; sw[8] ; segment_1[1]    ;
; N/A                                     ; None                                                ; 91.518 ns       ; sw[3] ; segment_1[1]    ;
; N/A                                     ; None                                                ; 91.486 ns       ; sw[4] ; segment_1[1]    ;
; N/A                                     ; None                                                ; 91.425 ns       ; sw[7] ; segment_1[1]    ;
; N/A                                     ; None                                                ; 91.394 ns       ; sw[9] ; segment_1[0]    ;
; N/A                                     ; None                                                ; 91.326 ns       ; sw[5] ; segment_1[0]    ;
; N/A                                     ; None                                                ; 91.325 ns       ; sw[9] ; segment_1[3]    ;
; N/A                                     ; None                                                ; 91.257 ns       ; sw[5] ; segment_1[3]    ;
; N/A                                     ; None                                                ; 91.256 ns       ; sw[6] ; segment_1[0]    ;
; N/A                                     ; None                                                ; 91.254 ns       ; sw[9] ; segment_1[2]    ;
; N/A                                     ; None                                                ; 91.238 ns       ; sw[8] ; segment_1[0]    ;
; N/A                                     ; None                                                ; 91.213 ns       ; sw[3] ; segment_1[0]    ;
; N/A                                     ; None                                                ; 91.187 ns       ; sw[6] ; segment_1[3]    ;
; N/A                                     ; None                                                ; 91.186 ns       ; sw[5] ; segment_1[2]    ;
; N/A                                     ; None                                                ; 91.181 ns       ; sw[4] ; segment_1[0]    ;
; N/A                                     ; None                                                ; 91.169 ns       ; sw[8] ; segment_1[3]    ;
; N/A                                     ; None                                                ; 91.157 ns       ; sw[9] ; segment_1[6]    ;
; N/A                                     ; None                                                ; 91.157 ns       ; sw[9] ; segment_1[4]    ;
; N/A                                     ; None                                                ; 91.144 ns       ; sw[3] ; segment_1[3]    ;
; N/A                                     ; None                                                ; 91.127 ns       ; sw[9] ; segment_1[5]    ;
; N/A                                     ; None                                                ; 91.120 ns       ; sw[7] ; segment_1[0]    ;
; N/A                                     ; None                                                ; 91.116 ns       ; sw[6] ; segment_1[2]    ;
; N/A                                     ; None                                                ; 91.112 ns       ; sw[4] ; segment_1[3]    ;
; N/A                                     ; None                                                ; 91.098 ns       ; sw[8] ; segment_1[2]    ;
; N/A                                     ; None                                                ; 91.089 ns       ; sw[5] ; segment_1[6]    ;
; N/A                                     ; None                                                ; 91.089 ns       ; sw[5] ; segment_1[4]    ;
; N/A                                     ; None                                                ; 91.073 ns       ; sw[3] ; segment_1[2]    ;
; N/A                                     ; None                                                ; 91.059 ns       ; sw[5] ; segment_1[5]    ;
; N/A                                     ; None                                                ; 91.051 ns       ; sw[7] ; segment_1[3]    ;
; N/A                                     ; None                                                ; 91.041 ns       ; sw[4] ; segment_1[2]    ;
; N/A                                     ; None                                                ; 91.019 ns       ; sw[6] ; segment_1[6]    ;
; N/A                                     ; None                                                ; 91.019 ns       ; sw[6] ; segment_1[4]    ;
; N/A                                     ; None                                                ; 91.001 ns       ; sw[8] ; segment_1[6]    ;
; N/A                                     ; None                                                ; 91.001 ns       ; sw[8] ; segment_1[4]    ;
; N/A                                     ; None                                                ; 90.989 ns       ; sw[6] ; segment_1[5]    ;
; N/A                                     ; None                                                ; 90.980 ns       ; sw[7] ; segment_1[2]    ;
; N/A                                     ; None                                                ; 90.976 ns       ; sw[3] ; segment_1[6]    ;
; N/A                                     ; None                                                ; 90.976 ns       ; sw[3] ; segment_1[4]    ;
; N/A                                     ; None                                                ; 90.971 ns       ; sw[8] ; segment_1[5]    ;
; N/A                                     ; None                                                ; 90.946 ns       ; sw[3] ; segment_1[5]    ;
; N/A                                     ; None                                                ; 90.944 ns       ; sw[4] ; segment_1[6]    ;
; N/A                                     ; None                                                ; 90.944 ns       ; sw[4] ; segment_1[4]    ;
; N/A                                     ; None                                                ; 90.914 ns       ; sw[4] ; segment_1[5]    ;
; N/A                                     ; None                                                ; 90.883 ns       ; sw[7] ; segment_1[6]    ;
; N/A                                     ; None                                                ; 90.883 ns       ; sw[7] ; segment_1[4]    ;
; N/A                                     ; None                                                ; 90.853 ns       ; sw[7] ; segment_1[5]    ;
; N/A                                     ; None                                                ; 90.301 ns       ; sw[2] ; segment_1[1]    ;
; N/A                                     ; None                                                ; 89.996 ns       ; sw[2] ; segment_1[0]    ;
; N/A                                     ; None                                                ; 89.927 ns       ; sw[2] ; segment_1[3]    ;
; N/A                                     ; None                                                ; 89.856 ns       ; sw[2] ; segment_1[2]    ;
; N/A                                     ; None                                                ; 89.759 ns       ; sw[2] ; segment_1[6]    ;
; N/A                                     ; None                                                ; 89.759 ns       ; sw[2] ; segment_1[4]    ;
; N/A                                     ; None                                                ; 89.729 ns       ; sw[2] ; segment_1[5]    ;
; N/A                                     ; None                                                ; 76.258 ns       ; sw[9] ; segment_10[1]   ;
; N/A                                     ; None                                                ; 76.190 ns       ; sw[5] ; segment_10[1]   ;
; N/A                                     ; None                                                ; 76.189 ns       ; sw[9] ; segment_10[5]   ;
; N/A                                     ; None                                                ; 76.177 ns       ; sw[9] ; segment_10[4]   ;
; N/A                                     ; None                                                ; 76.167 ns       ; sw[9] ; segment_10[3]   ;
; N/A                                     ; None                                                ; 76.153 ns       ; sw[9] ; segment_10[0]   ;
; N/A                                     ; None                                                ; 76.142 ns       ; sw[9] ; segment_10[2]   ;
; N/A                                     ; None                                                ; 76.121 ns       ; sw[5] ; segment_10[5]   ;
; N/A                                     ; None                                                ; 76.120 ns       ; sw[6] ; segment_10[1]   ;
; N/A                                     ; None                                                ; 76.109 ns       ; sw[5] ; segment_10[4]   ;
; N/A                                     ; None                                                ; 76.102 ns       ; sw[8] ; segment_10[1]   ;
; N/A                                     ; None                                                ; 76.099 ns       ; sw[5] ; segment_10[3]   ;
; N/A                                     ; None                                                ; 76.085 ns       ; sw[5] ; segment_10[0]   ;
; N/A                                     ; None                                                ; 76.077 ns       ; sw[3] ; segment_10[1]   ;
; N/A                                     ; None                                                ; 76.074 ns       ; sw[5] ; segment_10[2]   ;
; N/A                                     ; None                                                ; 76.051 ns       ; sw[6] ; segment_10[5]   ;
; N/A                                     ; None                                                ; 76.045 ns       ; sw[4] ; segment_10[1]   ;
; N/A                                     ; None                                                ; 76.039 ns       ; sw[6] ; segment_10[4]   ;
; N/A                                     ; None                                                ; 76.033 ns       ; sw[8] ; segment_10[5]   ;
; N/A                                     ; None                                                ; 76.029 ns       ; sw[6] ; segment_10[3]   ;
; N/A                                     ; None                                                ; 76.021 ns       ; sw[8] ; segment_10[4]   ;
; N/A                                     ; None                                                ; 76.015 ns       ; sw[6] ; segment_10[0]   ;
; N/A                                     ; None                                                ; 76.011 ns       ; sw[8] ; segment_10[3]   ;
; N/A                                     ; None                                                ; 76.008 ns       ; sw[3] ; segment_10[5]   ;
; N/A                                     ; None                                                ; 76.004 ns       ; sw[6] ; segment_10[2]   ;
; N/A                                     ; None                                                ; 75.997 ns       ; sw[8] ; segment_10[0]   ;
; N/A                                     ; None                                                ; 75.996 ns       ; sw[3] ; segment_10[4]   ;
; N/A                                     ; None                                                ; 75.986 ns       ; sw[3] ; segment_10[3]   ;
; N/A                                     ; None                                                ; 75.986 ns       ; sw[8] ; segment_10[2]   ;
; N/A                                     ; None                                                ; 75.984 ns       ; sw[7] ; segment_10[1]   ;
; N/A                                     ; None                                                ; 75.976 ns       ; sw[4] ; segment_10[5]   ;
; N/A                                     ; None                                                ; 75.972 ns       ; sw[3] ; segment_10[0]   ;
; N/A                                     ; None                                                ; 75.964 ns       ; sw[4] ; segment_10[4]   ;
; N/A                                     ; None                                                ; 75.961 ns       ; sw[3] ; segment_10[2]   ;
; N/A                                     ; None                                                ; 75.954 ns       ; sw[4] ; segment_10[3]   ;
; N/A                                     ; None                                                ; 75.940 ns       ; sw[4] ; segment_10[0]   ;
; N/A                                     ; None                                                ; 75.929 ns       ; sw[4] ; segment_10[2]   ;
; N/A                                     ; None                                                ; 75.915 ns       ; sw[7] ; segment_10[5]   ;
; N/A                                     ; None                                                ; 75.903 ns       ; sw[7] ; segment_10[4]   ;
; N/A                                     ; None                                                ; 75.893 ns       ; sw[7] ; segment_10[3]   ;
; N/A                                     ; None                                                ; 75.879 ns       ; sw[7] ; segment_10[0]   ;
; N/A                                     ; None                                                ; 75.868 ns       ; sw[7] ; segment_10[2]   ;
; N/A                                     ; None                                                ; 75.845 ns       ; sw[9] ; segment_10[6]   ;
; N/A                                     ; None                                                ; 75.777 ns       ; sw[5] ; segment_10[6]   ;
; N/A                                     ; None                                                ; 75.707 ns       ; sw[6] ; segment_10[6]   ;
; N/A                                     ; None                                                ; 75.689 ns       ; sw[8] ; segment_10[6]   ;
; N/A                                     ; None                                                ; 75.664 ns       ; sw[3] ; segment_10[6]   ;
; N/A                                     ; None                                                ; 75.632 ns       ; sw[4] ; segment_10[6]   ;
; N/A                                     ; None                                                ; 75.571 ns       ; sw[7] ; segment_10[6]   ;
; N/A                                     ; None                                                ; 74.860 ns       ; sw[2] ; segment_10[1]   ;
; N/A                                     ; None                                                ; 74.791 ns       ; sw[2] ; segment_10[5]   ;
; N/A                                     ; None                                                ; 74.779 ns       ; sw[2] ; segment_10[4]   ;
; N/A                                     ; None                                                ; 74.769 ns       ; sw[2] ; segment_10[3]   ;
; N/A                                     ; None                                                ; 74.755 ns       ; sw[2] ; segment_10[0]   ;
; N/A                                     ; None                                                ; 74.744 ns       ; sw[2] ; segment_10[2]   ;
; N/A                                     ; None                                                ; 74.447 ns       ; sw[2] ; segment_10[6]   ;
; N/A                                     ; None                                                ; 56.291 ns       ; sw[0] ; segment_1[1]    ;
; N/A                                     ; None                                                ; 55.986 ns       ; sw[0] ; segment_1[0]    ;
; N/A                                     ; None                                                ; 55.917 ns       ; sw[0] ; segment_1[3]    ;
; N/A                                     ; None                                                ; 55.846 ns       ; sw[0] ; segment_1[2]    ;
; N/A                                     ; None                                                ; 55.749 ns       ; sw[0] ; segment_1[6]    ;
; N/A                                     ; None                                                ; 55.749 ns       ; sw[0] ; segment_1[4]    ;
; N/A                                     ; None                                                ; 55.719 ns       ; sw[0] ; segment_1[5]    ;
; N/A                                     ; None                                                ; 54.715 ns       ; sw[1] ; segment_1[1]    ;
; N/A                                     ; None                                                ; 54.410 ns       ; sw[1] ; segment_1[0]    ;
; N/A                                     ; None                                                ; 54.341 ns       ; sw[1] ; segment_1[3]    ;
; N/A                                     ; None                                                ; 54.270 ns       ; sw[1] ; segment_1[2]    ;
; N/A                                     ; None                                                ; 54.173 ns       ; sw[1] ; segment_1[6]    ;
; N/A                                     ; None                                                ; 54.173 ns       ; sw[1] ; segment_1[4]    ;
; N/A                                     ; None                                                ; 54.143 ns       ; sw[1] ; segment_1[5]    ;
; N/A                                     ; None                                                ; 50.652 ns       ; sw[9] ; segment_100[6]  ;
; N/A                                     ; None                                                ; 50.584 ns       ; sw[5] ; segment_100[6]  ;
; N/A                                     ; None                                                ; 50.564 ns       ; sw[9] ; segment_100[3]  ;
; N/A                                     ; None                                                ; 50.546 ns       ; sw[9] ; segment_100[2]  ;
; N/A                                     ; None                                                ; 50.540 ns       ; sw[9] ; segment_100[5]  ;
; N/A                                     ; None                                                ; 50.514 ns       ; sw[6] ; segment_100[6]  ;
; N/A                                     ; None                                                ; 50.496 ns       ; sw[8] ; segment_100[6]  ;
; N/A                                     ; None                                                ; 50.496 ns       ; sw[5] ; segment_100[3]  ;
; N/A                                     ; None                                                ; 50.487 ns       ; sw[9] ; segment_100[0]  ;
; N/A                                     ; None                                                ; 50.478 ns       ; sw[5] ; segment_100[2]  ;
; N/A                                     ; None                                                ; 50.472 ns       ; sw[5] ; segment_100[5]  ;
; N/A                                     ; None                                                ; 50.471 ns       ; sw[3] ; segment_100[6]  ;
; N/A                                     ; None                                                ; 50.439 ns       ; sw[4] ; segment_100[6]  ;
; N/A                                     ; None                                                ; 50.426 ns       ; sw[6] ; segment_100[3]  ;
; N/A                                     ; None                                                ; 50.419 ns       ; sw[5] ; segment_100[0]  ;
; N/A                                     ; None                                                ; 50.408 ns       ; sw[8] ; segment_100[3]  ;
; N/A                                     ; None                                                ; 50.408 ns       ; sw[6] ; segment_100[2]  ;
; N/A                                     ; None                                                ; 50.402 ns       ; sw[6] ; segment_100[5]  ;
; N/A                                     ; None                                                ; 50.390 ns       ; sw[8] ; segment_100[2]  ;
; N/A                                     ; None                                                ; 50.384 ns       ; sw[8] ; segment_100[5]  ;
; N/A                                     ; None                                                ; 50.383 ns       ; sw[3] ; segment_100[3]  ;
; N/A                                     ; None                                                ; 50.378 ns       ; sw[7] ; segment_100[6]  ;
; N/A                                     ; None                                                ; 50.365 ns       ; sw[3] ; segment_100[2]  ;
; N/A                                     ; None                                                ; 50.359 ns       ; sw[3] ; segment_100[5]  ;
; N/A                                     ; None                                                ; 50.351 ns       ; sw[4] ; segment_100[3]  ;
; N/A                                     ; None                                                ; 50.349 ns       ; sw[6] ; segment_100[0]  ;
; N/A                                     ; None                                                ; 50.344 ns       ; sw[9] ; segment_100[4]  ;
; N/A                                     ; None                                                ; 50.344 ns       ; sw[9] ; segment_100[1]  ;
; N/A                                     ; None                                                ; 50.333 ns       ; sw[4] ; segment_100[2]  ;
; N/A                                     ; None                                                ; 50.331 ns       ; sw[8] ; segment_100[0]  ;
; N/A                                     ; None                                                ; 50.327 ns       ; sw[4] ; segment_100[5]  ;
; N/A                                     ; None                                                ; 50.306 ns       ; sw[3] ; segment_100[0]  ;
; N/A                                     ; None                                                ; 50.290 ns       ; sw[7] ; segment_100[3]  ;
; N/A                                     ; None                                                ; 50.276 ns       ; sw[5] ; segment_100[4]  ;
; N/A                                     ; None                                                ; 50.276 ns       ; sw[5] ; segment_100[1]  ;
; N/A                                     ; None                                                ; 50.274 ns       ; sw[4] ; segment_100[0]  ;
; N/A                                     ; None                                                ; 50.272 ns       ; sw[7] ; segment_100[2]  ;
; N/A                                     ; None                                                ; 50.266 ns       ; sw[7] ; segment_100[5]  ;
; N/A                                     ; None                                                ; 50.213 ns       ; sw[7] ; segment_100[0]  ;
; N/A                                     ; None                                                ; 50.206 ns       ; sw[6] ; segment_100[4]  ;
; N/A                                     ; None                                                ; 50.206 ns       ; sw[6] ; segment_100[1]  ;
; N/A                                     ; None                                                ; 50.188 ns       ; sw[8] ; segment_100[4]  ;
; N/A                                     ; None                                                ; 50.188 ns       ; sw[8] ; segment_100[1]  ;
; N/A                                     ; None                                                ; 50.163 ns       ; sw[3] ; segment_100[4]  ;
; N/A                                     ; None                                                ; 50.163 ns       ; sw[3] ; segment_100[1]  ;
; N/A                                     ; None                                                ; 50.131 ns       ; sw[4] ; segment_100[4]  ;
; N/A                                     ; None                                                ; 50.131 ns       ; sw[4] ; segment_100[1]  ;
; N/A                                     ; None                                                ; 50.070 ns       ; sw[7] ; segment_100[4]  ;
; N/A                                     ; None                                                ; 50.070 ns       ; sw[7] ; segment_100[1]  ;
; N/A                                     ; None                                                ; 49.254 ns       ; sw[2] ; segment_100[6]  ;
; N/A                                     ; None                                                ; 49.166 ns       ; sw[2] ; segment_100[3]  ;
; N/A                                     ; None                                                ; 49.148 ns       ; sw[2] ; segment_100[2]  ;
; N/A                                     ; None                                                ; 49.142 ns       ; sw[2] ; segment_100[5]  ;
; N/A                                     ; None                                                ; 49.089 ns       ; sw[2] ; segment_100[0]  ;
; N/A                                     ; None                                                ; 48.946 ns       ; sw[2] ; segment_100[4]  ;
; N/A                                     ; None                                                ; 48.946 ns       ; sw[2] ; segment_100[1]  ;
; N/A                                     ; None                                                ; 40.850 ns       ; sw[0] ; segment_10[1]   ;
; N/A                                     ; None                                                ; 40.781 ns       ; sw[0] ; segment_10[5]   ;
; N/A                                     ; None                                                ; 40.769 ns       ; sw[0] ; segment_10[4]   ;
; N/A                                     ; None                                                ; 40.759 ns       ; sw[0] ; segment_10[3]   ;
; N/A                                     ; None                                                ; 40.745 ns       ; sw[0] ; segment_10[0]   ;
; N/A                                     ; None                                                ; 40.734 ns       ; sw[0] ; segment_10[2]   ;
; N/A                                     ; None                                                ; 40.437 ns       ; sw[0] ; segment_10[6]   ;
; N/A                                     ; None                                                ; 39.274 ns       ; sw[1] ; segment_10[1]   ;
; N/A                                     ; None                                                ; 39.205 ns       ; sw[1] ; segment_10[5]   ;
; N/A                                     ; None                                                ; 39.193 ns       ; sw[1] ; segment_10[4]   ;
; N/A                                     ; None                                                ; 39.183 ns       ; sw[1] ; segment_10[3]   ;
; N/A                                     ; None                                                ; 39.169 ns       ; sw[1] ; segment_10[0]   ;
; N/A                                     ; None                                                ; 39.158 ns       ; sw[1] ; segment_10[2]   ;
; N/A                                     ; None                                                ; 38.861 ns       ; sw[1] ; segment_10[6]   ;
; N/A                                     ; None                                                ; 16.286 ns       ; sw[9] ; segment_1000[1] ;
; N/A                                     ; None                                                ; 16.218 ns       ; sw[5] ; segment_1000[1] ;
; N/A                                     ; None                                                ; 16.148 ns       ; sw[6] ; segment_1000[1] ;
; N/A                                     ; None                                                ; 16.130 ns       ; sw[8] ; segment_1000[1] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;       ;                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                              ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                                                                          ; To Clock  ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------------------------------------------------------------+-----------+
; N/A           ; None        ; 18.500 ns ; sw[1]       ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1                                                            ; clk_50M   ;
; N/A           ; None        ; 16.747 ns ; sw[0]       ; pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0                                                            ; clk_50M   ;
; N/A           ; None        ; 15.636 ns ; sw[2]       ; DR[2]                                                                                                       ; clk_50M   ;
; N/A           ; None        ; 15.582 ns ; sw[2]       ; DR[1]                                                                                                       ; clk_50M   ;
; N/A           ; None        ; 15.230 ns ; sw[1]       ; SR1[1]                                                                                                      ; clk_50M   ;
; N/A           ; None        ; 15.107 ns ; sw[1]       ; DR[0]                                                                                                       ; clk_50M   ;
; N/A           ; None        ; 14.906 ns ; sw[3]       ; SR1[3]                                                                                                      ; clk_50M   ;
; N/A           ; None        ; 14.870 ns ; sw[1]       ; DR[1]                                                                                                       ; clk_50M   ;
; N/A           ; None        ; 14.702 ns ; sw[2]       ; SR1[2]                                                                                                      ; clk_50M   ;
; N/A           ; None        ; 14.584 ns ; sw[4]       ; DR[3]                                                                                                       ; clk_50M   ;
; N/A           ; None        ; 14.173 ns ; sw[0]       ; DR[0]                                                                                                       ; clk_50M   ;
; N/A           ; None        ; 13.961 ns ; sw[3]       ; DR[2]                                                                                                       ; clk_50M   ;
; N/A           ; None        ; 13.941 ns ; sw[3]       ; DR[3]                                                                                                       ; clk_50M   ;
; N/A           ; None        ; 12.581 ns ; sw[0]       ; SR1[0]                                                                                                      ; clk_50M   ;
; N/A           ; None        ; 4.245 ns  ; sw[2]       ; save_data[2]                                                                                                ; clk_50M   ;
; N/A           ; None        ; 3.951 ns  ; sw[6]       ; save_data[6]                                                                                                ; clk_50M   ;
; N/A           ; None        ; 3.876 ns  ; sw[1]       ; save_data[1]                                                                                                ; clk_50M   ;
; N/A           ; None        ; 3.861 ns  ; sw[8]       ; save_data[8]                                                                                                ; clk_50M   ;
; N/A           ; None        ; 3.851 ns  ; sw[9]       ; save_data[9]                                                                                                ; clk_50M   ;
; N/A           ; None        ; 3.728 ns  ; sw[3]       ; save_data[3]                                                                                                ; clk_50M   ;
; N/A           ; None        ; 3.683 ns  ; sw[5]       ; save_data[5]                                                                                                ; clk_50M   ;
; N/A           ; None        ; 3.640 ns  ; sw[6]       ; instr[11]                                                                                                   ; clk_50M   ;
; N/A           ; None        ; 3.562 ns  ; sw[7]       ; save_data[7]                                                                                                ; clk_50M   ;
; N/A           ; None        ; 3.545 ns  ; sw[8]       ; instr[13]                                                                                                   ; clk_50M   ;
; N/A           ; None        ; 3.537 ns  ; sw[9]       ; instr[14]                                                                                                   ; clk_50M   ;
; N/A           ; None        ; 3.242 ns  ; sw[7]       ; instr[12]                                                                                                   ; clk_50M   ;
; N/A           ; None        ; 2.973 ns  ; sw[4]       ; save_data[4]                                                                                                ; clk_50M   ;
; N/A           ; None        ; 2.274 ns  ; sw[2]       ; instr[7]                                                                                                    ; clk_50M   ;
; N/A           ; None        ; 1.826 ns  ; sw[0]       ; save_data[0]                                                                                                ; clk_50M   ;
; N/A           ; None        ; 1.648 ns  ; sw[3]       ; instr[8]                                                                                                    ; clk_50M   ;
; N/A           ; None        ; 1.526 ns  ; sw[1]       ; instr[6]                                                                                                    ; clk_50M   ;
; N/A           ; None        ; 1.485 ns  ; sw[5]       ; instr[10]                                                                                                   ; clk_50M   ;
; N/A           ; None        ; 1.305 ns  ; sw[5]       ; instr[15]                                                                                                   ; clk_50M   ;
; N/A           ; None        ; 0.952 ns  ; sw[0]       ; instr[5]                                                                                                    ; clk_50M   ;
; N/A           ; None        ; 0.897 ns  ; sw[4]       ; instr[9]                                                                                                    ; clk_50M   ;
; N/A           ; None        ; 0.816 ns  ; sw[0]       ; instr[0]                                                                                                    ; clk_50M   ;
; N/A           ; None        ; 0.409 ns  ; sw[2]       ; nxt_state.S21                                                                                               ; enter_bar ;
; N/A           ; None        ; 0.406 ns  ; sw[2]       ; nxt_state.S31                                                                                               ; enter_bar ;
; N/A           ; None        ; 0.404 ns  ; sw[2]       ; nxt_state.S41                                                                                               ; enter_bar ;
; N/A           ; None        ; 0.248 ns  ; sw[1]       ; nxt_state.S31                                                                                               ; enter_bar ;
; N/A           ; None        ; 0.247 ns  ; sw[1]       ; nxt_state.S41                                                                                               ; enter_bar ;
; N/A           ; None        ; 0.247 ns  ; sw[1]       ; nxt_state.S21                                                                                               ; enter_bar ;
; N/A           ; None        ; 0.156 ns  ; sw[0]       ; nxt_state.S41                                                                                               ; enter_bar ;
; N/A           ; None        ; 0.119 ns  ; sw[0]       ; nxt_state.S21                                                                                               ; enter_bar ;
; N/A           ; None        ; 0.055 ns  ; sw[0]       ; nxt_state.S31                                                                                               ; enter_bar ;
; N/A           ; None        ; -0.055 ns ; sw[2]       ; nxt_state.S1                                                                                                ; enter_bar ;
; N/A           ; None        ; -0.218 ns ; sw[1]       ; nxt_state.S1                                                                                                ; enter_bar ;
; N/A           ; None        ; -0.411 ns ; sw[0]       ; nxt_state.S1                                                                                                ; enter_bar ;
; N/A           ; None        ; -3.771 ns ; mem_rst_bar ; count[0]                                                                                                    ; clk_50M   ;
; N/A           ; None        ; -4.048 ns ; mem_rst_bar ; count[1]                                                                                                    ; clk_50M   ;
; N/A           ; None        ; -4.048 ns ; mem_rst_bar ; count[2]                                                                                                    ; clk_50M   ;
; N/A           ; None        ; -4.048 ns ; mem_rst_bar ; count[3]                                                                                                    ; clk_50M   ;
; N/A           ; None        ; -4.150 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M   ;
; N/A           ; None        ; -4.160 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M   ;
; N/A           ; None        ; -4.211 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg12 ; clk_50M   ;
; N/A           ; None        ; -4.213 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg14 ; clk_50M   ;
; N/A           ; None        ; -4.410 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg3 ; clk_50M   ;
; N/A           ; None        ; -4.412 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg1 ; clk_50M   ;
; N/A           ; None        ; -4.456 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M   ;
; N/A           ; None        ; -4.463 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg3 ; clk_50M   ;
; N/A           ; None        ; -4.521 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M   ;
; N/A           ; None        ; -4.536 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg8  ; clk_50M   ;
; N/A           ; None        ; -4.721 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg1 ; clk_50M   ;
; N/A           ; None        ; -4.733 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M   ;
; N/A           ; None        ; -4.745 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg2 ; clk_50M   ;
; N/A           ; None        ; -4.766 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M   ;
; N/A           ; None        ; -4.783 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk_50M   ;
; N/A           ; None        ; -4.798 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg2 ; clk_50M   ;
; N/A           ; None        ; -4.810 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg15 ; clk_50M   ;
; N/A           ; None        ; -4.824 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_address_reg0 ; clk_50M   ;
; N/A           ; None        ; -4.838 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M   ;
; N/A           ; None        ; -4.922 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M   ;
; N/A           ; None        ; -4.945 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M   ;
; N/A           ; None        ; -4.974 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk_50M   ;
; N/A           ; None        ; -4.983 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk_50M   ;
; N/A           ; None        ; -5.211 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk_50M   ;
; N/A           ; None        ; -5.248 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M   ;
; N/A           ; None        ; -5.363 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M   ;
; N/A           ; None        ; -5.371 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M   ;
; N/A           ; None        ; -5.372 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M   ;
; N/A           ; None        ; -5.393 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg13 ; clk_50M   ;
; N/A           ; None        ; -5.399 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M   ;
; N/A           ; None        ; -5.401 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M   ;
; N/A           ; None        ; -5.409 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M   ;
; N/A           ; None        ; -5.419 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M   ;
; N/A           ; None        ; -5.422 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg11 ; clk_50M   ;
; N/A           ; None        ; -5.425 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg10 ; clk_50M   ;
; N/A           ; None        ; -5.444 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk_50M   ;
; N/A           ; None        ; -5.446 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk_50M   ;
; N/A           ; None        ; -5.451 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk_50M   ;
; N/A           ; None        ; -5.541 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk_50M   ;
; N/A           ; None        ; -5.667 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_we_reg       ; clk_50M   ;
; N/A           ; None        ; -5.701 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_we_reg       ; clk_50M   ;
; N/A           ; None        ; -5.760 ns ; mem_rst_bar ; RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg9  ; clk_50M   ;
+---------------+-------------+-----------+-------------+-------------------------------------------------------------------------------------------------------------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Dec 15 10:32:32 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Complete_Processor -c Complete_Processor --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SR1[0]" is a latch
    Warning: Node "SR1[1]" is a latch
    Warning: Node "SR1[2]" is a latch
    Warning: Node "SR1[3]" is a latch
    Warning: Node "instr[7]" is a latch
    Warning: Node "instr[15]" is a latch
    Warning: Node "instr[0]" is a latch
    Warning: Node "save_data[0]" is a latch
    Warning: Node "DR[0]" is a latch
    Warning: Node "DR[1]" is a latch
    Warning: Node "DR[2]" is a latch
    Warning: Node "DR[3]" is a latch
    Warning: Node "save_data[1]" is a latch
    Warning: Node "save_data[2]" is a latch
    Warning: Node "save_data[3]" is a latch
    Warning: Node "save_data[4]" is a latch
    Warning: Node "save_data[5]" is a latch
    Warning: Node "save_data[6]" is a latch
    Warning: Node "save_data[7]" is a latch
    Warning: Node "save_data[8]" is a latch
    Warning: Node "save_data[9]" is a latch
    Warning: Node "SR2[0]" is a latch
    Warning: Node "SR2[1]" is a latch
    Warning: Node "SR2[2]" is a latch
    Warning: Node "SR2[3]" is a latch
    Warning: Node "instr[6]" is a latch
    Warning: Node "instr[11]" is a latch
    Warning: Node "instr[12]" is a latch
    Warning: Node "instr[13]" is a latch
    Warning: Node "instr[14]" is a latch
    Warning: Node "instr[8]" is a latch
    Warning: Node "instr[9]" is a latch
    Warning: Node "instr[10]" is a latch
    Warning: Node "instr[5]" is a latch
    Warning: Node "pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[0]~0" is a latch
    Warning: Node "pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "enter_bar" is an undefined clock
Warning: Found 123 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "instr[5]" as buffer
    Info: Detected ripple clock "instr[10]" as buffer
    Info: Detected ripple clock "instr[9]" as buffer
    Info: Detected ripple clock "instr[8]" as buffer
    Info: Detected ripple clock "instr[6]" as buffer
    Info: Detected ripple clock "instr[0]" as buffer
    Info: Detected ripple clock "instr[15]" as buffer
    Info: Detected ripple clock "instr[7]" as buffer
    Info: Detected ripple clock "pro_7segment_decoder:pro_7sd|clk_100K" as buffer
    Info: Detected ripple clock "pro_7segment_decoder:pro_7sd|clk_1K" as buffer
    Info: Detected ripple clock "pro_7segment_decoder:pro_7sd|clk_10" as buffer
    Info: Detected gated clock "WideOr3~0" as buffer
    Info: Detected gated clock "Selector5~0" as buffer
    Info: Detected gated clock "Selector4~0" as buffer
    Info: Detected gated clock "Selector3~0" as buffer
    Info: Detected gated clock "Selector5~1" as buffer
    Info: Detected gated clock "Selector4~1" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~1" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~3" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~5" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~7" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~9" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~11" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~13" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~15" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~17" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~19" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~21" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~23" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~25" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~27" as buffer
    Info: Detected gated clock "ALU:pro_alu|Equal0~1" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT17" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT25" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT20" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT24" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT21" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT31" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT28" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT19" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT18" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT26" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT27" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT16" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT23" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT22" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT29" as buffer
    Info: Detected gated clock "ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT30" as buffer
    Info: Detected gated clock "B_Data[13]~2" as buffer
    Info: Detected gated clock "B_Data[12]~3" as buffer
    Info: Detected gated clock "B_Data[9]~6" as buffer
    Info: Detected gated clock "B_Data[8]~7" as buffer
    Info: Detected gated clock "B_Data[7]~8" as buffer
    Info: Detected gated clock "B_Data[6]~9" as buffer
    Info: Detected gated clock "B_Data[10]~5" as buffer
    Info: Detected gated clock "B_Data[11]~4" as buffer
    Info: Detected gated clock "B_Data[14]~1" as buffer
    Info: Detected ripple clock "state.S21" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~29" as buffer
    Info: Detected gated clock "B_Data[4]~11" as buffer
    Info: Detected gated clock "ALU:pro_alu|Equal0~2" as buffer
    Info: Detected gated clock "ALU:pro_alu|Equal0~3" as buffer
    Info: Detected gated clock "B_Data[5]~10" as buffer
    Info: Detected gated clock "B_Data[3]~12" as buffer
    Info: Detected gated clock "B_Data[2]~13" as buffer
    Info: Detected gated clock "B_Data[1]~14" as buffer
    Info: Detected ripple clock "state.S31" as buffer
    Info: Detected gated clock "WideOr17~0" as buffer
    Info: Detected gated clock "ALU:pro_alu|LessThan1~30" as buffer
    Info: Detected gated clock "B_Data[15]~0" as buffer
    Info: Detected gated clock "ALU:pro_alu|Equal0~4" as buffer
    Info: Detected gated clock "ALU:pro_alu|Equal0~0" as buffer
    Info: Detected ripple clock "state.S32" as buffer
    Info: Detected gated clock "WideOr18~0" as buffer
    Info: Detected ripple clock "state.S22" as buffer
    Info: Detected ripple clock "state.S1" as buffer
    Info: Detected gated clock "ALU:pro_alu|Mux0~0" as buffer
    Info: Detected gated clock "ALU:pro_alu|Equal0~5" as buffer
    Info: Detected ripple clock "state.S42" as buffer
    Info: Detected ripple clock "state.S41" as buffer
    Info: Detected ripple clock "state.S5" as buffer
    Info: Detected gated clock "ALU:pro_alu|Mux0~1" as buffer
    Info: Detected ripple clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3" as buffer
    Info: Detected ripple clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2" as buffer
    Info: Detected ripple clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1" as buffer
    Info: Detected ripple clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a15" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a14" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a13" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a12" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a11" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a10" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a9" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a8" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a7" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a6" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a5" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a4" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a3" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a2" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a1" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0" as buffer
    Info: Detected gated clock "B_Data[0]~15" as buffer
    Info: Detected ripple clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3" as buffer
    Info: Detected ripple clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg2" as buffer
    Info: Detected ripple clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg1" as buffer
    Info: Detected ripple clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a15" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a14" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a13" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a12" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a11" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a10" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a9" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a8" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a7" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a6" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a5" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a4" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a3" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a2" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a1" as buffer
    Info: Detected gated clock "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 95.944 ns for clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" between source register "pro_7segment_decoder:pro_7sd|cnt_100K[5]" and destination register "pro_7segment_decoder:pro_7sd|clk_1K"
    Info: Fmax is 246.55 MHz (period= 4.056 ns)
    Info: + Largest register to register requirement is 98.236 ns
        Info: + Setup relationship between source and destination is 100.000 ns
            Info: + Latch edge is 97.581 ns
                Info: Clock period of Destination clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.525 ns
            Info: + Shortest clock path from clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" to destination register is 3.753 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.879 ns) = 2.803 ns; Loc. = LCFF_X24_Y25_N27; Fanout = 3; REG Node = 'pro_7segment_decoder:pro_7sd|clk_100K'
                Info: 4: + IC(0.348 ns) + CELL(0.602 ns) = 3.753 ns; Loc. = LCFF_X24_Y25_N31; Fanout = 3; REG Node = 'pro_7segment_decoder:pro_7sd|clk_1K'
                Info: Total cell delay = 1.481 ns ( 39.46 % )
                Info: Total interconnect delay = 2.272 ns ( 60.54 % )
            Info: - Longest clock path from clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" to source register is 5.278 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.879 ns) = 2.803 ns; Loc. = LCFF_X24_Y25_N27; Fanout = 3; REG Node = 'pro_7segment_decoder:pro_7sd|clk_100K'
                Info: 4: + IC(0.885 ns) + CELL(0.000 ns) = 3.688 ns; Loc. = CLKCTRL_G9; Fanout = 6; COMB Node = 'pro_7segment_decoder:pro_7sd|clk_100K~clkctrl'
                Info: 5: + IC(0.988 ns) + CELL(0.602 ns) = 5.278 ns; Loc. = LCFF_X23_Y25_N3; Fanout = 2; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_100K[5]'
                Info: Total cell delay = 1.481 ns ( 28.06 % )
                Info: Total interconnect delay = 3.797 ns ( 71.94 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 2.292 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y25_N3; Fanout = 2; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_100K[5]'
        Info: 2: + IC(0.608 ns) + CELL(0.541 ns) = 1.149 ns; Loc. = LCCOMB_X23_Y25_N26; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|Equal41~0'
        Info: 3: + IC(0.526 ns) + CELL(0.521 ns) = 2.196 ns; Loc. = LCCOMB_X24_Y25_N30; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|clk_1K~0'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 2.292 ns; Loc. = LCFF_X24_Y25_N31; Fanout = 3; REG Node = 'pro_7segment_decoder:pro_7sd|clk_1K'
        Info: Total cell delay = 1.158 ns ( 50.52 % )
        Info: Total interconnect delay = 1.134 ns ( 49.48 % )
Info: Slack time is -41.243 ns for clock "clk_50M" between source register "instr[9]" and destination memory "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0"
    Info: Fmax is 9.76 MHz (period= 102.486 ns)
    Info: + Largest register to memory requirement is 8.589 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "clk_50M" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.000 ns
                Info: Clock period of Source clock "clk_50M" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.371 ns
            Info: + Shortest clock path from clock "clk_50M" to destination memory is 3.639 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 92; CLK Node = 'clk_50M'
                Info: 2: + IC(1.867 ns) + CELL(0.746 ns) = 3.639 ns; Loc. = M4K_X41_Y14; Fanout = 1; MEM Node = 'RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0'
                Info: Total cell delay = 1.772 ns ( 48.69 % )
                Info: Total interconnect delay = 1.867 ns ( 51.31 % )
            Info: - Longest clock path from clock "clk_50M" to source register is 5.010 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 92; CLK Node = 'clk_50M'
                Info: 2: + IC(1.769 ns) + CELL(0.879 ns) = 3.674 ns; Loc. = LCFF_X42_Y12_N11; Fanout = 9; REG Node = 'state.S41'
                Info: 3: + IC(1.014 ns) + CELL(0.322 ns) = 5.010 ns; Loc. = LCCOMB_X42_Y14_N2; Fanout = 2; REG Node = 'instr[9]'
                Info: Total cell delay = 2.227 ns ( 44.45 % )
                Info: Total interconnect delay = 2.783 ns ( 55.55 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is 0.040 ns
    Info: - Longest register to memory delay is 49.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X42_Y14_N2; Fanout = 2; REG Node = 'instr[9]'
        Info: 2: + IC(0.551 ns) + CELL(0.319 ns) = 0.870 ns; Loc. = LCCOMB_X42_Y14_N20; Fanout = 64; COMB Node = 'B_Data[2]~13'
        Info: 3: + IC(0.885 ns) + CELL(0.322 ns) = 2.077 ns; Loc. = LCCOMB_X40_Y14_N0; Fanout = 2; COMB Node = 'ALU:pro_alu|Equal0~0'
        Info: 4: + IC(0.838 ns) + CELL(0.178 ns) = 3.093 ns; Loc. = LCCOMB_X42_Y14_N30; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|selnose[0]~3'
        Info: 5: + IC(0.306 ns) + CELL(0.177 ns) = 3.576 ns; Loc. = LCCOMB_X42_Y14_N4; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[0]~1'
        Info: 6: + IC(0.545 ns) + CELL(0.278 ns) = 4.399 ns; Loc. = LCCOMB_X43_Y14_N8; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[0]~2'
        Info: 7: + IC(0.307 ns) + CELL(0.319 ns) = 5.025 ns; Loc. = LCCOMB_X43_Y14_N28; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[17]~3'
        Info: 8: + IC(0.308 ns) + CELL(0.495 ns) = 5.828 ns; Loc. = LCCOMB_X43_Y14_N4; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_2_result_int[2]~5'
        Info: 9: + IC(0.000 ns) + CELL(0.458 ns) = 6.286 ns; Loc. = LCCOMB_X43_Y14_N6; Fanout = 4; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_2_result_int[3]~6'
        Info: 10: + IC(0.323 ns) + CELL(0.178 ns) = 6.787 ns; Loc. = LCCOMB_X43_Y14_N30; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[32]~7'
        Info: 11: + IC(0.312 ns) + CELL(0.495 ns) = 7.594 ns; Loc. = LCCOMB_X43_Y14_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_3_result_int[1]~3'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 7.674 ns; Loc. = LCCOMB_X43_Y14_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_3_result_int[2]~5'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 7.754 ns; Loc. = LCCOMB_X43_Y14_N22; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_3_result_int[3]~7'
        Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 8.212 ns; Loc. = LCCOMB_X43_Y14_N24; Fanout = 5; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_3_result_int[4]~8'
        Info: 15: + IC(0.895 ns) + CELL(0.178 ns) = 9.285 ns; Loc. = LCCOMB_X43_Y15_N2; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[48]~11'
        Info: 16: + IC(0.310 ns) + CELL(0.495 ns) = 10.090 ns; Loc. = LCCOMB_X43_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_4_result_int[1]~3'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.170 ns; Loc. = LCCOMB_X43_Y15_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_4_result_int[2]~5'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.250 ns; Loc. = LCCOMB_X43_Y15_N24; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_4_result_int[3]~7'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 10.330 ns; Loc. = LCCOMB_X43_Y15_N26; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_4_result_int[4]~9'
        Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 10.788 ns; Loc. = LCCOMB_X43_Y15_N28; Fanout = 6; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_4_result_int[5]~10'
        Info: 21: + IC(0.319 ns) + CELL(0.178 ns) = 11.285 ns; Loc. = LCCOMB_X43_Y15_N8; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[64]~16'
        Info: 22: + IC(0.542 ns) + CELL(0.495 ns) = 12.322 ns; Loc. = LCCOMB_X42_Y15_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[1]~3'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 12.402 ns; Loc. = LCCOMB_X42_Y15_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[2]~5'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 12.482 ns; Loc. = LCCOMB_X42_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[3]~7'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 12.562 ns; Loc. = LCCOMB_X42_Y15_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[4]~9'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 12.642 ns; Loc. = LCCOMB_X42_Y15_N24; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[5]~11'
        Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 13.100 ns; Loc. = LCCOMB_X42_Y15_N26; Fanout = 7; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[6]~12'
        Info: 28: + IC(0.308 ns) + CELL(0.178 ns) = 13.586 ns; Loc. = LCCOMB_X42_Y15_N10; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[80]~22'
        Info: 29: + IC(0.834 ns) + CELL(0.495 ns) = 14.915 ns; Loc. = LCCOMB_X40_Y15_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[1]~3'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 14.995 ns; Loc. = LCCOMB_X40_Y15_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[2]~5'
        Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 15.075 ns; Loc. = LCCOMB_X40_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[3]~7'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 15.155 ns; Loc. = LCCOMB_X40_Y15_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[4]~9'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 15.235 ns; Loc. = LCCOMB_X40_Y15_N24; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[5]~11'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 15.315 ns; Loc. = LCCOMB_X40_Y15_N26; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[6]~13'
        Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 15.773 ns; Loc. = LCCOMB_X40_Y15_N28; Fanout = 8; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[7]~14'
        Info: 36: + IC(0.310 ns) + CELL(0.178 ns) = 16.261 ns; Loc. = LCCOMB_X40_Y15_N30; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[96]~29'
        Info: 37: + IC(0.509 ns) + CELL(0.495 ns) = 17.265 ns; Loc. = LCCOMB_X39_Y15_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[1]~3'
        Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 17.345 ns; Loc. = LCCOMB_X39_Y15_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[2]~5'
        Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 17.425 ns; Loc. = LCCOMB_X39_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[3]~7'
        Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 17.505 ns; Loc. = LCCOMB_X39_Y15_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[4]~9'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 17.585 ns; Loc. = LCCOMB_X39_Y15_N24; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[5]~11'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 17.665 ns; Loc. = LCCOMB_X39_Y15_N26; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[6]~13'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 17.745 ns; Loc. = LCCOMB_X39_Y15_N28; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[7]~15'
        Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 18.203 ns; Loc. = LCCOMB_X39_Y15_N30; Fanout = 9; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[8]~16'
        Info: 45: + IC(0.302 ns) + CELL(0.178 ns) = 18.683 ns; Loc. = LCCOMB_X39_Y15_N8; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[112]~37'
        Info: 46: + IC(0.550 ns) + CELL(0.495 ns) = 19.728 ns; Loc. = LCCOMB_X38_Y15_N8; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[1]~3'
        Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 19.808 ns; Loc. = LCCOMB_X38_Y15_N10; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[2]~5'
        Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 19.888 ns; Loc. = LCCOMB_X38_Y15_N12; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[3]~7'
        Info: 49: + IC(0.000 ns) + CELL(0.174 ns) = 20.062 ns; Loc. = LCCOMB_X38_Y15_N14; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~9'
        Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 20.142 ns; Loc. = LCCOMB_X38_Y15_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~11'
        Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 20.222 ns; Loc. = LCCOMB_X38_Y15_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~13'
        Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 20.302 ns; Loc. = LCCOMB_X38_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~15'
        Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 20.382 ns; Loc. = LCCOMB_X38_Y15_N22; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~17'
        Info: 54: + IC(0.000 ns) + CELL(0.458 ns) = 20.840 ns; Loc. = LCCOMB_X38_Y15_N24; Fanout = 10; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~18'
        Info: 55: + IC(0.838 ns) + CELL(0.178 ns) = 21.856 ns; Loc. = LCCOMB_X36_Y15_N2; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[128]~46'
        Info: 56: + IC(0.297 ns) + CELL(0.495 ns) = 22.648 ns; Loc. = LCCOMB_X36_Y15_N6; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[1]~3'
        Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 22.728 ns; Loc. = LCCOMB_X36_Y15_N8; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[2]~5'
        Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 22.808 ns; Loc. = LCCOMB_X36_Y15_N10; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~7'
        Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 22.888 ns; Loc. = LCCOMB_X36_Y15_N12; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~9'
        Info: 60: + IC(0.000 ns) + CELL(0.174 ns) = 23.062 ns; Loc. = LCCOMB_X36_Y15_N14; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~11'
        Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 23.142 ns; Loc. = LCCOMB_X36_Y15_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~13'
        Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 23.222 ns; Loc. = LCCOMB_X36_Y15_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~15'
        Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 23.302 ns; Loc. = LCCOMB_X36_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~17'
        Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 23.382 ns; Loc. = LCCOMB_X36_Y15_N22; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~19'
        Info: 65: + IC(0.000 ns) + CELL(0.458 ns) = 23.840 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 11; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~20'
        Info: 66: + IC(0.607 ns) + CELL(0.178 ns) = 24.625 ns; Loc. = LCCOMB_X37_Y15_N8; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[146]~54'
        Info: 67: + IC(0.910 ns) + CELL(0.495 ns) = 26.030 ns; Loc. = LCCOMB_X36_Y13_N8; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_10_result_int[3]~7'
        Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 26.110 ns; Loc. = LCCOMB_X36_Y13_N10; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_10_result_int[4]~9'
        Info: 69: + IC(0.000 ns) + CELL(0.080 ns) = 26.190 ns; Loc. = LCCOMB_X36_Y13_N12; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_10_result_int[5]~11'
        Info: 70: + IC(0.000 ns) + CELL(0.174 ns) = 26.364 ns; Loc. = LCCOMB_X36_Y13_N14; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_10_result_int[6]~13'
        Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 26.444 ns; Loc. = LCCOMB_X36_Y13_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_10_result_int[7]~15'
        Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 26.524 ns; Loc. = LCCOMB_X36_Y13_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_10_result_int[8]~17'
        Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 26.604 ns; Loc. = LCCOMB_X36_Y13_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_10_result_int[9]~19'
        Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 26.684 ns; Loc. = LCCOMB_X36_Y13_N22; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_10_result_int[10]~21'
        Info: 75: + IC(0.000 ns) + CELL(0.458 ns) = 27.142 ns; Loc. = LCCOMB_X36_Y13_N24; Fanout = 12; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_10_result_int[11]~22'
        Info: 76: + IC(0.932 ns) + CELL(0.322 ns) = 28.396 ns; Loc. = LCCOMB_X37_Y15_N6; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[166]~61'
        Info: 77: + IC(0.901 ns) + CELL(0.495 ns) = 29.792 ns; Loc. = LCCOMB_X38_Y13_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_11_result_int[7]~15'
        Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 29.872 ns; Loc. = LCCOMB_X38_Y13_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_11_result_int[8]~17'
        Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 29.952 ns; Loc. = LCCOMB_X38_Y13_N24; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_11_result_int[9]~19'
        Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 30.032 ns; Loc. = LCCOMB_X38_Y13_N26; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_11_result_int[10]~21'
        Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 30.112 ns; Loc. = LCCOMB_X38_Y13_N28; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_11_result_int[11]~23'
        Info: 82: + IC(0.000 ns) + CELL(0.458 ns) = 30.570 ns; Loc. = LCCOMB_X38_Y13_N30; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_11_result_int[12]~24'
        Info: 83: + IC(0.293 ns) + CELL(0.178 ns) = 31.041 ns; Loc. = LCCOMB_X38_Y13_N4; Fanout = 12; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|selnose[187]~13'
        Info: 84: + IC(1.186 ns) + CELL(0.178 ns) = 32.405 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[180]~75'
        Info: 85: + IC(0.502 ns) + CELL(0.517 ns) = 33.424 ns; Loc. = LCCOMB_X37_Y14_N12; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_12_result_int[5]~11'
        Info: 86: + IC(0.000 ns) + CELL(0.174 ns) = 33.598 ns; Loc. = LCCOMB_X37_Y14_N14; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_12_result_int[6]~13'
        Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 33.678 ns; Loc. = LCCOMB_X37_Y14_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_12_result_int[7]~15'
        Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 33.758 ns; Loc. = LCCOMB_X37_Y14_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_12_result_int[8]~17'
        Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 33.838 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_12_result_int[9]~19'
        Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 33.918 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_12_result_int[10]~21'
        Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 33.998 ns; Loc. = LCCOMB_X37_Y14_N24; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_12_result_int[11]~23'
        Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 34.078 ns; Loc. = LCCOMB_X37_Y14_N26; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_12_result_int[12]~25'
        Info: 93: + IC(0.000 ns) + CELL(0.458 ns) = 34.536 ns; Loc. = LCCOMB_X37_Y14_N28; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_12_result_int[13]~26'
        Info: 94: + IC(0.286 ns) + CELL(0.178 ns) = 35.000 ns; Loc. = LCCOMB_X37_Y14_N0; Fanout = 14; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|selnose[204]~14'
        Info: 95: + IC(0.953 ns) + CELL(0.178 ns) = 36.131 ns; Loc. = LCCOMB_X37_Y13_N18; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[195]~89'
        Info: 96: + IC(1.192 ns) + CELL(0.495 ns) = 37.818 ns; Loc. = LCCOMB_X39_Y14_N8; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[4]~9'
        Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 37.898 ns; Loc. = LCCOMB_X39_Y14_N10; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[5]~11'
        Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 37.978 ns; Loc. = LCCOMB_X39_Y14_N12; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[6]~13'
        Info: 99: + IC(0.000 ns) + CELL(0.174 ns) = 38.152 ns; Loc. = LCCOMB_X39_Y14_N14; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[7]~15'
        Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 38.232 ns; Loc. = LCCOMB_X39_Y14_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[8]~17'
        Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 38.312 ns; Loc. = LCCOMB_X39_Y14_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[9]~19'
        Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 38.392 ns; Loc. = LCCOMB_X39_Y14_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[10]~21'
        Info: 103: + IC(0.000 ns) + CELL(0.080 ns) = 38.472 ns; Loc. = LCCOMB_X39_Y14_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[11]~23'
        Info: 104: + IC(0.000 ns) + CELL(0.080 ns) = 38.552 ns; Loc. = LCCOMB_X39_Y14_N24; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[12]~25'
        Info: 105: + IC(0.000 ns) + CELL(0.080 ns) = 38.632 ns; Loc. = LCCOMB_X39_Y14_N26; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[13]~27'
        Info: 106: + IC(0.000 ns) + CELL(0.458 ns) = 39.090 ns; Loc. = LCCOMB_X39_Y14_N28; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_13_result_int[14]~28'
        Info: 107: + IC(0.546 ns) + CELL(0.178 ns) = 39.814 ns; Loc. = LCCOMB_X38_Y14_N16; Fanout = 15; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|selnose[221]~15'
        Info: 108: + IC(0.357 ns) + CELL(0.322 ns) = 40.493 ns; Loc. = LCCOMB_X38_Y14_N22; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[208]~106'
        Info: 109: + IC(0.829 ns) + CELL(0.495 ns) = 41.817 ns; Loc. = LCCOMB_X35_Y14_N2; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[1]~3'
        Info: 110: + IC(0.000 ns) + CELL(0.080 ns) = 41.897 ns; Loc. = LCCOMB_X35_Y14_N4; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[2]~5'
        Info: 111: + IC(0.000 ns) + CELL(0.080 ns) = 41.977 ns; Loc. = LCCOMB_X35_Y14_N6; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[3]~7'
        Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 42.057 ns; Loc. = LCCOMB_X35_Y14_N8; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[4]~9'
        Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 42.137 ns; Loc. = LCCOMB_X35_Y14_N10; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[5]~11'
        Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 42.217 ns; Loc. = LCCOMB_X35_Y14_N12; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[6]~13'
        Info: 115: + IC(0.000 ns) + CELL(0.174 ns) = 42.391 ns; Loc. = LCCOMB_X35_Y14_N14; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[7]~15'
        Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 42.471 ns; Loc. = LCCOMB_X35_Y14_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[8]~17'
        Info: 117: + IC(0.000 ns) + CELL(0.080 ns) = 42.551 ns; Loc. = LCCOMB_X35_Y14_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[9]~19'
        Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 42.631 ns; Loc. = LCCOMB_X35_Y14_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[10]~21'
        Info: 119: + IC(0.000 ns) + CELL(0.080 ns) = 42.711 ns; Loc. = LCCOMB_X35_Y14_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[11]~23'
        Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 42.791 ns; Loc. = LCCOMB_X35_Y14_N24; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[12]~25'
        Info: 121: + IC(0.000 ns) + CELL(0.080 ns) = 42.871 ns; Loc. = LCCOMB_X35_Y14_N26; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[13]~27'
        Info: 122: + IC(0.000 ns) + CELL(0.080 ns) = 42.951 ns; Loc. = LCCOMB_X35_Y14_N28; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[14]~29'
        Info: 123: + IC(0.000 ns) + CELL(0.458 ns) = 43.409 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 16; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_14_result_int[15]~30'
        Info: 124: + IC(0.523 ns) + CELL(0.322 ns) = 44.254 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[231]~114'
        Info: 125: + IC(1.177 ns) + CELL(0.495 ns) = 45.926 ns; Loc. = LCCOMB_X34_Y13_N0; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_15_result_int[8]~17'
        Info: 126: + IC(0.000 ns) + CELL(0.080 ns) = 46.006 ns; Loc. = LCCOMB_X34_Y13_N2; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_15_result_int[9]~19'
        Info: 127: + IC(0.000 ns) + CELL(0.080 ns) = 46.086 ns; Loc. = LCCOMB_X34_Y13_N4; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_15_result_int[10]~21'
        Info: 128: + IC(0.000 ns) + CELL(0.080 ns) = 46.166 ns; Loc. = LCCOMB_X34_Y13_N6; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_15_result_int[11]~23'
        Info: 129: + IC(0.000 ns) + CELL(0.080 ns) = 46.246 ns; Loc. = LCCOMB_X34_Y13_N8; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_15_result_int[12]~25'
        Info: 130: + IC(0.000 ns) + CELL(0.080 ns) = 46.326 ns; Loc. = LCCOMB_X34_Y13_N10; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_15_result_int[13]~27'
        Info: 131: + IC(0.000 ns) + CELL(0.080 ns) = 46.406 ns; Loc. = LCCOMB_X34_Y13_N12; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_15_result_int[14]~29'
        Info: 132: + IC(0.000 ns) + CELL(0.174 ns) = 46.580 ns; Loc. = LCCOMB_X34_Y13_N14; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_15_result_int[15]~31'
        Info: 133: + IC(0.000 ns) + CELL(0.458 ns) = 47.038 ns; Loc. = LCCOMB_X34_Y13_N16; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_15_result_int[16]~32'
        Info: 134: + IC(0.302 ns) + CELL(0.322 ns) = 47.662 ns; Loc. = LCCOMB_X34_Y13_N28; Fanout = 2; COMB Node = 'ALU:pro_alu|Mux16~3'
        Info: 135: + IC(0.297 ns) + CELL(0.178 ns) = 48.137 ns; Loc. = LCCOMB_X34_Y13_N26; Fanout = 2; COMB Node = 'Write_data[0]~19'
        Info: 136: + IC(1.578 ns) + CELL(0.117 ns) = 49.832 ns; Loc. = M4K_X41_Y14; Fanout = 1; MEM Node = 'RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 26.072 ns ( 52.32 % )
        Info: Total interconnect delay = 23.760 ns ( 47.68 % )
Warning: Can't achieve timing requirement Clock Setup: 'clk_50M' along 380 path(s). See Report window for details.
Info: No valid register-to-register data paths exist for clock "enter_bar"
Info: Minimum slack time is 445 ps for clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" between source register "pro_7segment_decoder:pro_7sd|cnt_10M[1]" and destination register "pro_7segment_decoder:pro_7sd|cnt_10M[1]"
    Info: + Shortest register to register delay is 0.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y25_N23; Fanout = 6; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_10M[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X24_Y25_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|cnt_10M~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X24_Y25_N23; Fanout = 6; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_10M[1]'
        Info: Total cell delay = 0.454 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.419 ns
                Info: Clock period of Destination clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.419 ns
                Info: Clock period of Source clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" is 100.000 ns with  offset of -2.419 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" to destination register is 2.526 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X24_Y25_N23; Fanout = 6; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_10M[1]'
                Info: Total cell delay = 0.602 ns ( 23.83 % )
                Info: Total interconnect delay = 1.924 ns ( 76.17 % )
            Info: - Shortest clock path from clock "pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0" to source register is 2.526 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.929 ns) + CELL(0.000 ns) = 0.929 ns; Loc. = CLKCTRL_G3; Fanout = 7; COMB Node = 'pro_7segment_decoder:pro_7sd|my_clock_gen:clock_gen|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.526 ns; Loc. = LCFF_X24_Y25_N23; Fanout = 6; REG Node = 'pro_7segment_decoder:pro_7sd|cnt_10M[1]'
                Info: Total cell delay = 0.602 ns ( 23.83 % )
                Info: Total interconnect delay = 1.924 ns ( 76.17 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: Minimum slack time is -12.644 ns for clock "clk_50M" between source register "instr[10]" and destination register "SR2[3]"
    Info: + Shortest register to register delay is 1.122 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X42_Y14_N16; Fanout = 3; REG Node = 'instr[10]'
        Info: 2: + IC(0.803 ns) + CELL(0.319 ns) = 1.122 ns; Loc. = LCCOMB_X44_Y14_N18; Fanout = 1; REG Node = 'SR2[3]'
        Info: Total cell delay = 0.319 ns ( 28.43 % )
        Info: Total interconnect delay = 0.803 ns ( 71.57 % )
    Info: - Smallest register to register requirement is 13.766 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "clk_50M" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.000 ns
                Info: Clock period of Source clock "clk_50M" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 13.766 ns
            Info: + Longest clock path from clock "clk_50M" to destination register is 18.776 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 92; CLK Node = 'clk_50M'
                Info: 2: + IC(1.810 ns) + CELL(0.879 ns) = 3.715 ns; Loc. = LCFF_X39_Y12_N25; Fanout = 16; REG Node = 'state.S42'
                Info: 3: + IC(13.473 ns) + CELL(0.000 ns) = 17.188 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'state.S42~clkctrl'
                Info: 4: + IC(1.410 ns) + CELL(0.178 ns) = 18.776 ns; Loc. = LCCOMB_X44_Y14_N18; Fanout = 1; REG Node = 'SR2[3]'
                Info: Total cell delay = 2.083 ns ( 11.09 % )
                Info: Total interconnect delay = 16.693 ns ( 88.91 % )
            Info: - Shortest clock path from clock "clk_50M" to source register is 5.010 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 92; CLK Node = 'clk_50M'
                Info: 2: + IC(1.769 ns) + CELL(0.879 ns) = 3.674 ns; Loc. = LCFF_X42_Y12_N11; Fanout = 9; REG Node = 'state.S41'
                Info: 3: + IC(1.017 ns) + CELL(0.319 ns) = 5.010 ns; Loc. = LCCOMB_X42_Y14_N16; Fanout = 3; REG Node = 'instr[10]'
                Info: Total cell delay = 2.224 ns ( 44.39 % )
                Info: Total interconnect delay = 2.786 ns ( 55.61 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: + Micro hold delay of destination is 0.000 ns
Warning: Can't achieve minimum setup and hold requirement clk_50M along 16 path(s). See Report window for details.
Info: tsu for memory "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1" (data pin = "mem_rst_bar", clock pin = "clk_50M") is 8.473 ns
    Info: + Longest pin to memory delay is 12.095 ns
        Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_T22; Fanout = 32; PIN Node = 'mem_rst_bar'
        Info: 2: + IC(5.771 ns) + CELL(0.322 ns) = 6.967 ns; Loc. = LCCOMB_X40_Y12_N16; Fanout = 2; COMB Node = 'Selector13~0'
        Info: 3: + IC(0.301 ns) + CELL(0.322 ns) = 7.590 ns; Loc. = LCCOMB_X40_Y12_N28; Fanout = 9; COMB Node = 'Selector7~0'
        Info: 4: + IC(0.841 ns) + CELL(0.178 ns) = 8.609 ns; Loc. = LCCOMB_X37_Y12_N30; Fanout = 10; COMB Node = 'Equal1~1'
        Info: 5: + IC(1.482 ns) + CELL(0.322 ns) = 10.413 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 2; COMB Node = 'Write_data[1]~18'
        Info: 6: + IC(1.565 ns) + CELL(0.117 ns) = 12.095 ns; Loc. = M4K_X41_Y13; Fanout = 1; MEM Node = 'RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 2.135 ns ( 17.65 % )
        Info: Total interconnect delay = 9.960 ns ( 82.35 % )
    Info: + Micro setup delay of destination is 0.040 ns
    Info: - Shortest clock path from clock "clk_50M" to destination memory is 3.662 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 92; CLK Node = 'clk_50M'
        Info: 2: + IC(1.890 ns) + CELL(0.746 ns) = 3.662 ns; Loc. = M4K_X41_Y13; Fanout = 1; MEM Node = 'RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_0|altsyncram_f3n1:auto_generated|ram_block1a0~porta_datain_reg1'
        Info: Total cell delay = 1.772 ns ( 48.39 % )
        Info: Total interconnect delay = 1.890 ns ( 51.61 % )
Info: tco from clock "clk_50M" to destination pin "segment_1[1]" through memory "RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0" is 153.782 ns
    Info: + Longest clock path from clock "clk_50M" to source memory is 3.676 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 92; CLK Node = 'clk_50M'
        Info: 2: + IC(1.867 ns) + CELL(0.783 ns) = 3.676 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: Total cell delay = 1.809 ns ( 49.21 % )
        Info: Total interconnect delay = 1.867 ns ( 50.79 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 149.872 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X41_Y14; Fanout = 4; MEM Node = 'RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a14'
        Info: 3: + IC(1.145 ns) + CELL(0.458 ns) = 4.977 ns; Loc. = LCCOMB_X39_Y13_N10; Fanout = 5; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|sel[138]~0'
        Info: 4: + IC(0.306 ns) + CELL(0.178 ns) = 5.461 ns; Loc. = LCCOMB_X39_Y13_N26; Fanout = 4; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|selnose[153]~2'
        Info: 5: + IC(0.859 ns) + CELL(0.319 ns) = 6.639 ns; Loc. = LCCOMB_X43_Y13_N4; Fanout = 4; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|sel[86]'
        Info: 6: + IC(0.907 ns) + CELL(0.178 ns) = 7.724 ns; Loc. = LCCOMB_X42_Y15_N4; Fanout = 6; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|sel[51]~1'
        Info: 7: + IC(0.892 ns) + CELL(0.319 ns) = 8.935 ns; Loc. = LCCOMB_X42_Y14_N24; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|selnose[17]~5'
        Info: 8: + IC(0.525 ns) + CELL(0.521 ns) = 9.981 ns; Loc. = LCCOMB_X43_Y14_N10; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|selnose[17]~7'
        Info: 9: + IC(0.317 ns) + CELL(0.178 ns) = 10.476 ns; Loc. = LCCOMB_X43_Y14_N14; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[16]~4'
        Info: 10: + IC(0.306 ns) + CELL(0.495 ns) = 11.277 ns; Loc. = LCCOMB_X43_Y14_N2; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_2_result_int[1]~3'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 11.357 ns; Loc. = LCCOMB_X43_Y14_N4; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_2_result_int[2]~5'
        Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 11.815 ns; Loc. = LCCOMB_X43_Y14_N6; Fanout = 4; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_2_result_int[3]~6'
        Info: 13: + IC(0.323 ns) + CELL(0.178 ns) = 12.316 ns; Loc. = LCCOMB_X43_Y14_N30; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[32]~7'
        Info: 14: + IC(0.312 ns) + CELL(0.495 ns) = 13.123 ns; Loc. = LCCOMB_X43_Y14_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_3_result_int[1]~3'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 13.203 ns; Loc. = LCCOMB_X43_Y14_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_3_result_int[2]~5'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 13.283 ns; Loc. = LCCOMB_X43_Y14_N22; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_3_result_int[3]~7'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 13.741 ns; Loc. = LCCOMB_X43_Y14_N24; Fanout = 5; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_3_result_int[4]~8'
        Info: 18: + IC(0.895 ns) + CELL(0.178 ns) = 14.814 ns; Loc. = LCCOMB_X43_Y15_N2; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[48]~11'
        Info: 19: + IC(0.310 ns) + CELL(0.495 ns) = 15.619 ns; Loc. = LCCOMB_X43_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_4_result_int[1]~3'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 15.699 ns; Loc. = LCCOMB_X43_Y15_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_4_result_int[2]~5'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 15.779 ns; Loc. = LCCOMB_X43_Y15_N24; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_4_result_int[3]~7'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 15.859 ns; Loc. = LCCOMB_X43_Y15_N26; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_4_result_int[4]~9'
        Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 16.317 ns; Loc. = LCCOMB_X43_Y15_N28; Fanout = 6; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_4_result_int[5]~10'
        Info: 24: + IC(0.319 ns) + CELL(0.178 ns) = 16.814 ns; Loc. = LCCOMB_X43_Y15_N8; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[64]~16'
        Info: 25: + IC(0.542 ns) + CELL(0.495 ns) = 17.851 ns; Loc. = LCCOMB_X42_Y15_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[1]~3'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 17.931 ns; Loc. = LCCOMB_X42_Y15_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[2]~5'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 18.011 ns; Loc. = LCCOMB_X42_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[3]~7'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 18.091 ns; Loc. = LCCOMB_X42_Y15_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[4]~9'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 18.171 ns; Loc. = LCCOMB_X42_Y15_N24; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[5]~11'
        Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 18.629 ns; Loc. = LCCOMB_X42_Y15_N26; Fanout = 7; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_5_result_int[6]~12'
        Info: 31: + IC(0.308 ns) + CELL(0.178 ns) = 19.115 ns; Loc. = LCCOMB_X42_Y15_N10; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[80]~22'
        Info: 32: + IC(0.834 ns) + CELL(0.495 ns) = 20.444 ns; Loc. = LCCOMB_X40_Y15_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[1]~3'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 20.524 ns; Loc. = LCCOMB_X40_Y15_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[2]~5'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 20.604 ns; Loc. = LCCOMB_X40_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[3]~7'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 20.684 ns; Loc. = LCCOMB_X40_Y15_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[4]~9'
        Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 20.764 ns; Loc. = LCCOMB_X40_Y15_N24; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[5]~11'
        Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 20.844 ns; Loc. = LCCOMB_X40_Y15_N26; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[6]~13'
        Info: 38: + IC(0.000 ns) + CELL(0.458 ns) = 21.302 ns; Loc. = LCCOMB_X40_Y15_N28; Fanout = 8; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_6_result_int[7]~14'
        Info: 39: + IC(0.310 ns) + CELL(0.178 ns) = 21.790 ns; Loc. = LCCOMB_X40_Y15_N30; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[96]~29'
        Info: 40: + IC(0.509 ns) + CELL(0.495 ns) = 22.794 ns; Loc. = LCCOMB_X39_Y15_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[1]~3'
        Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 22.874 ns; Loc. = LCCOMB_X39_Y15_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[2]~5'
        Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 22.954 ns; Loc. = LCCOMB_X39_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[3]~7'
        Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 23.034 ns; Loc. = LCCOMB_X39_Y15_N22; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[4]~9'
        Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 23.114 ns; Loc. = LCCOMB_X39_Y15_N24; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[5]~11'
        Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 23.194 ns; Loc. = LCCOMB_X39_Y15_N26; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[6]~13'
        Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 23.274 ns; Loc. = LCCOMB_X39_Y15_N28; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[7]~15'
        Info: 47: + IC(0.000 ns) + CELL(0.458 ns) = 23.732 ns; Loc. = LCCOMB_X39_Y15_N30; Fanout = 9; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_7_result_int[8]~16'
        Info: 48: + IC(0.302 ns) + CELL(0.178 ns) = 24.212 ns; Loc. = LCCOMB_X39_Y15_N8; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[112]~37'
        Info: 49: + IC(0.550 ns) + CELL(0.495 ns) = 25.257 ns; Loc. = LCCOMB_X38_Y15_N8; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[1]~3'
        Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 25.337 ns; Loc. = LCCOMB_X38_Y15_N10; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[2]~5'
        Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 25.417 ns; Loc. = LCCOMB_X38_Y15_N12; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[3]~7'
        Info: 52: + IC(0.000 ns) + CELL(0.174 ns) = 25.591 ns; Loc. = LCCOMB_X38_Y15_N14; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[4]~9'
        Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 25.671 ns; Loc. = LCCOMB_X38_Y15_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[5]~11'
        Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 25.751 ns; Loc. = LCCOMB_X38_Y15_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[6]~13'
        Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 25.831 ns; Loc. = LCCOMB_X38_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[7]~15'
        Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 25.911 ns; Loc. = LCCOMB_X38_Y15_N22; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[8]~17'
        Info: 57: + IC(0.000 ns) + CELL(0.458 ns) = 26.369 ns; Loc. = LCCOMB_X38_Y15_N24; Fanout = 10; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_8_result_int[9]~18'
        Info: 58: + IC(0.838 ns) + CELL(0.178 ns) = 27.385 ns; Loc. = LCCOMB_X36_Y15_N2; Fanout = 3; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|StageOut[128]~46'
        Info: 59: + IC(0.297 ns) + CELL(0.495 ns) = 28.177 ns; Loc. = LCCOMB_X36_Y15_N6; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[1]~3'
        Info: 60: + IC(0.000 ns) + CELL(0.080 ns) = 28.257 ns; Loc. = LCCOMB_X36_Y15_N8; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[2]~5'
        Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 28.337 ns; Loc. = LCCOMB_X36_Y15_N10; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[3]~7'
        Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 28.417 ns; Loc. = LCCOMB_X36_Y15_N12; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[4]~9'
        Info: 63: + IC(0.000 ns) + CELL(0.174 ns) = 28.591 ns; Loc. = LCCOMB_X36_Y15_N14; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[5]~11'
        Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 28.671 ns; Loc. = LCCOMB_X36_Y15_N16; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[6]~13'
        Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 28.751 ns; Loc. = LCCOMB_X36_Y15_N18; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[7]~15'
        Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 28.831 ns; Loc. = LCCOMB_X36_Y15_N20; Fanout = 2; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[8]~17'
        Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 28.911 ns; Loc. = LCCOMB_X36_Y15_N22; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[9]~19'
        Info: 68: + IC(0.000 ns) + CELL(0.458 ns) = 29.369 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 11; COMB Node = 'ALU:pro_alu|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_9_result_int[10]~20'
        Info: 69: + IC(0.536 ns) + CELL(0.178 ns) = 30.083 ns; Loc. = LCCOMB_X35_Y15_N10; Fanout = 1; COMB Node = 'ALU:pro_alu|Mux10~2'
        Info: 70: + IC(0.291 ns) + CELL(0.178 ns) = 30.552 ns; Loc. = LCCOMB_X35_Y15_N20; Fanout = 3; COMB Node = 'ALU:pro_alu|Mux10~3'
        Info: 71: + IC(1.443 ns) + CELL(0.178 ns) = 32.173 ns; Loc. = LCCOMB_X29_Y12_N2; Fanout = 7; COMB Node = 'Disp_data[6]~9'
        Info: 72: + IC(1.155 ns) + CELL(0.495 ns) = 33.823 ns; Loc. = LCCOMB_X31_Y11_N0; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[4]~1'
        Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 33.903 ns; Loc. = LCCOMB_X31_Y11_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[5]~3'
        Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 33.983 ns; Loc. = LCCOMB_X31_Y11_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[6]~5'
        Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 34.063 ns; Loc. = LCCOMB_X31_Y11_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[7]~7'
        Info: 76: + IC(0.000 ns) + CELL(0.080 ns) = 34.143 ns; Loc. = LCCOMB_X31_Y11_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[8]~9'
        Info: 77: + IC(0.000 ns) + CELL(0.080 ns) = 34.223 ns; Loc. = LCCOMB_X31_Y11_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[9]~11'
        Info: 78: + IC(0.000 ns) + CELL(0.080 ns) = 34.303 ns; Loc. = LCCOMB_X31_Y11_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[10]~13'
        Info: 79: + IC(0.000 ns) + CELL(0.174 ns) = 34.477 ns; Loc. = LCCOMB_X31_Y11_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[11]~15'
        Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 34.557 ns; Loc. = LCCOMB_X31_Y11_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[12]~17'
        Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 34.637 ns; Loc. = LCCOMB_X31_Y11_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[13]~19'
        Info: 82: + IC(0.000 ns) + CELL(0.458 ns) = 35.095 ns; Loc. = LCCOMB_X31_Y11_N20; Fanout = 40; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_13_result_int[14]~20'
        Info: 83: + IC(1.246 ns) + CELL(0.516 ns) = 36.857 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[199]~74'
        Info: 84: + IC(0.795 ns) + CELL(0.495 ns) = 38.147 ns; Loc. = LCCOMB_X31_Y12_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[5]~3'
        Info: 85: + IC(0.000 ns) + CELL(0.080 ns) = 38.227 ns; Loc. = LCCOMB_X31_Y12_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[6]~5'
        Info: 86: + IC(0.000 ns) + CELL(0.174 ns) = 38.401 ns; Loc. = LCCOMB_X31_Y12_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[7]~7'
        Info: 87: + IC(0.000 ns) + CELL(0.080 ns) = 38.481 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[8]~9'
        Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 38.561 ns; Loc. = LCCOMB_X31_Y12_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[9]~11'
        Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 38.641 ns; Loc. = LCCOMB_X31_Y12_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[10]~13'
        Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 38.721 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[11]~15'
        Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 38.801 ns; Loc. = LCCOMB_X31_Y12_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[12]~17'
        Info: 92: + IC(0.000 ns) + CELL(0.080 ns) = 38.881 ns; Loc. = LCCOMB_X31_Y12_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[13]~19'
        Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 38.961 ns; Loc. = LCCOMB_X31_Y12_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[14]~21'
        Info: 94: + IC(0.000 ns) + CELL(0.458 ns) = 39.419 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 30; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_14_result_int[15]~22'
        Info: 95: + IC(0.977 ns) + CELL(0.541 ns) = 40.937 ns; Loc. = LCCOMB_X31_Y13_N0; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|StageOut[214]~59'
        Info: 96: + IC(0.883 ns) + CELL(0.495 ns) = 42.315 ns; Loc. = LCCOMB_X30_Y12_N4; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[5]~3'
        Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 42.395 ns; Loc. = LCCOMB_X30_Y12_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[6]~5'
        Info: 98: + IC(0.000 ns) + CELL(0.080 ns) = 42.475 ns; Loc. = LCCOMB_X30_Y12_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[7]~7'
        Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 42.555 ns; Loc. = LCCOMB_X30_Y12_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[8]~9'
        Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 42.635 ns; Loc. = LCCOMB_X30_Y12_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[9]~11'
        Info: 101: + IC(0.000 ns) + CELL(0.174 ns) = 42.809 ns; Loc. = LCCOMB_X30_Y12_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[10]~13'
        Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 42.889 ns; Loc. = LCCOMB_X30_Y12_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[11]~15'
        Info: 103: + IC(0.000 ns) + CELL(0.080 ns) = 42.969 ns; Loc. = LCCOMB_X30_Y12_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[12]~17'
        Info: 104: + IC(0.000 ns) + CELL(0.080 ns) = 43.049 ns; Loc. = LCCOMB_X30_Y12_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[13]~19'
        Info: 105: + IC(0.000 ns) + CELL(0.080 ns) = 43.129 ns; Loc. = LCCOMB_X30_Y12_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[14]~21'
        Info: 106: + IC(0.000 ns) + CELL(0.458 ns) = 43.587 ns; Loc. = LCCOMB_X30_Y12_N24; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div0|lpm_divide_1gm:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_o5f:divider|add_sub_15_result_int[15]~22'
        Info: 107: + IC(1.223 ns) + CELL(0.542 ns) = 45.352 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_mult:Mult0|multcore:mult_core|romout[0][9]~3'
        Info: 108: + IC(0.290 ns) + CELL(0.596 ns) = 46.238 ns; Loc. = LCCOMB_X26_Y11_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add0~11'
        Info: 109: + IC(0.000 ns) + CELL(0.080 ns) = 46.318 ns; Loc. = LCCOMB_X26_Y11_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add0~13'
        Info: 110: + IC(0.000 ns) + CELL(0.458 ns) = 46.776 ns; Loc. = LCCOMB_X26_Y11_N18; Fanout = 6; COMB Node = 'pro_7segment_decoder:pro_7sd|Add0~14'
        Info: 111: + IC(1.338 ns) + CELL(0.495 ns) = 48.609 ns; Loc. = LCCOMB_X25_Y9_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[7]~9'
        Info: 112: + IC(0.000 ns) + CELL(0.080 ns) = 48.689 ns; Loc. = LCCOMB_X25_Y9_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[8]~11'
        Info: 113: + IC(0.000 ns) + CELL(0.080 ns) = 48.769 ns; Loc. = LCCOMB_X25_Y9_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[9]~13'
        Info: 114: + IC(0.000 ns) + CELL(0.458 ns) = 49.227 ns; Loc. = LCCOMB_X25_Y9_N26; Fanout = 24; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_9_result_int[10]~14'
        Info: 115: + IC(0.884 ns) + CELL(0.322 ns) = 50.433 ns; Loc. = LCCOMB_X23_Y9_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[101]~129'
        Info: 116: + IC(0.530 ns) + CELL(0.596 ns) = 51.559 ns; Loc. = LCCOMB_X24_Y9_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[3]~1'
        Info: 117: + IC(0.000 ns) + CELL(0.080 ns) = 51.639 ns; Loc. = LCCOMB_X24_Y9_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[4]~3'
        Info: 118: + IC(0.000 ns) + CELL(0.080 ns) = 51.719 ns; Loc. = LCCOMB_X24_Y9_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[5]~5'
        Info: 119: + IC(0.000 ns) + CELL(0.080 ns) = 51.799 ns; Loc. = LCCOMB_X24_Y9_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[6]~7'
        Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 51.879 ns; Loc. = LCCOMB_X24_Y9_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[7]~9'
        Info: 121: + IC(0.000 ns) + CELL(0.080 ns) = 51.959 ns; Loc. = LCCOMB_X24_Y9_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[8]~11'
        Info: 122: + IC(0.000 ns) + CELL(0.080 ns) = 52.039 ns; Loc. = LCCOMB_X24_Y9_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[9]~13'
        Info: 123: + IC(0.000 ns) + CELL(0.080 ns) = 52.119 ns; Loc. = LCCOMB_X24_Y9_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[10]~15'
        Info: 124: + IC(0.000 ns) + CELL(0.458 ns) = 52.577 ns; Loc. = LCCOMB_X24_Y9_N30; Fanout = 27; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_10_result_int[11]~16'
        Info: 125: + IC(0.523 ns) + CELL(0.545 ns) = 53.645 ns; Loc. = LCCOMB_X25_Y9_N10; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[116]~175'
        Info: 126: + IC(1.245 ns) + CELL(0.517 ns) = 55.407 ns; Loc. = LCCOMB_X24_Y10_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[7]~9'
        Info: 127: + IC(0.000 ns) + CELL(0.080 ns) = 55.487 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[8]~11'
        Info: 128: + IC(0.000 ns) + CELL(0.080 ns) = 55.567 ns; Loc. = LCCOMB_X24_Y10_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[9]~13'
        Info: 129: + IC(0.000 ns) + CELL(0.080 ns) = 55.647 ns; Loc. = LCCOMB_X24_Y10_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[10]~15'
        Info: 130: + IC(0.000 ns) + CELL(0.458 ns) = 56.105 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 26; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_11_result_int[11]~16'
        Info: 131: + IC(1.230 ns) + CELL(0.545 ns) = 57.880 ns; Loc. = LCCOMB_X23_Y9_N26; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[127]~160'
        Info: 132: + IC(0.875 ns) + CELL(0.517 ns) = 59.272 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[7]~9'
        Info: 133: + IC(0.000 ns) + CELL(0.080 ns) = 59.352 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[8]~11'
        Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 59.432 ns; Loc. = LCCOMB_X23_Y10_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[9]~13'
        Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 59.512 ns; Loc. = LCCOMB_X23_Y10_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[10]~15'
        Info: 136: + IC(0.000 ns) + CELL(0.458 ns) = 59.970 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_12_result_int[11]~16'
        Info: 137: + IC(0.883 ns) + CELL(0.322 ns) = 61.175 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|StageOut[134]~171'
        Info: 138: + IC(0.846 ns) + CELL(0.517 ns) = 62.538 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[3]~1'
        Info: 139: + IC(0.000 ns) + CELL(0.174 ns) = 62.712 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[4]~3'
        Info: 140: + IC(0.000 ns) + CELL(0.080 ns) = 62.792 ns; Loc. = LCCOMB_X22_Y10_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[5]~5'
        Info: 141: + IC(0.000 ns) + CELL(0.080 ns) = 62.872 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[6]~7'
        Info: 142: + IC(0.000 ns) + CELL(0.080 ns) = 62.952 ns; Loc. = LCCOMB_X22_Y10_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[7]~9'
        Info: 143: + IC(0.000 ns) + CELL(0.080 ns) = 63.032 ns; Loc. = LCCOMB_X22_Y10_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[8]~11'
        Info: 144: + IC(0.000 ns) + CELL(0.080 ns) = 63.112 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[9]~13'
        Info: 145: + IC(0.000 ns) + CELL(0.080 ns) = 63.192 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[10]~15'
        Info: 146: + IC(0.000 ns) + CELL(0.458 ns) = 63.650 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div2|lpm_divide_rfm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_c5f:divider|add_sub_13_result_int[11]~16'
        Info: 147: + IC(1.307 ns) + CELL(0.521 ns) = 65.478 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 38; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1000[0]~6'
        Info: 148: + IC(0.893 ns) + CELL(0.178 ns) = 66.549 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|Add6~1'
        Info: 149: + IC(0.829 ns) + CELL(0.495 ns) = 67.873 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~9'
        Info: 150: + IC(0.000 ns) + CELL(0.080 ns) = 67.953 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~11'
        Info: 151: + IC(0.000 ns) + CELL(0.080 ns) = 68.033 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~13'
        Info: 152: + IC(0.000 ns) + CELL(0.458 ns) = 68.491 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~14'
        Info: 153: + IC(1.214 ns) + CELL(0.491 ns) = 70.196 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_1000[12]~7'
        Info: 154: + IC(0.325 ns) + CELL(0.544 ns) = 71.065 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_1000[10]~11'
        Info: 155: + IC(0.808 ns) + CELL(0.322 ns) = 72.195 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|Add1~23'
        Info: 156: + IC(0.300 ns) + CELL(0.495 ns) = 72.990 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~3'
        Info: 157: + IC(0.000 ns) + CELL(0.080 ns) = 73.070 ns; Loc. = LCCOMB_X21_Y13_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~5'
        Info: 158: + IC(0.000 ns) + CELL(0.080 ns) = 73.150 ns; Loc. = LCCOMB_X21_Y13_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~7'
        Info: 159: + IC(0.000 ns) + CELL(0.080 ns) = 73.230 ns; Loc. = LCCOMB_X21_Y13_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[6]~9'
        Info: 160: + IC(0.000 ns) + CELL(0.458 ns) = 73.688 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[7]~10'
        Info: 161: + IC(0.870 ns) + CELL(0.544 ns) = 75.102 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[49]~131'
        Info: 162: + IC(0.793 ns) + CELL(0.495 ns) = 76.390 ns; Loc. = LCCOMB_X20_Y13_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[2]~1'
        Info: 163: + IC(0.000 ns) + CELL(0.174 ns) = 76.564 ns; Loc. = LCCOMB_X20_Y13_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~3'
        Info: 164: + IC(0.000 ns) + CELL(0.080 ns) = 76.644 ns; Loc. = LCCOMB_X20_Y13_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~5'
        Info: 165: + IC(0.000 ns) + CELL(0.080 ns) = 76.724 ns; Loc. = LCCOMB_X20_Y13_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~7'
        Info: 166: + IC(0.000 ns) + CELL(0.080 ns) = 76.804 ns; Loc. = LCCOMB_X20_Y13_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[6]~9'
        Info: 167: + IC(0.000 ns) + CELL(0.080 ns) = 76.884 ns; Loc. = LCCOMB_X20_Y13_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[7]~11'
        Info: 168: + IC(0.000 ns) + CELL(0.458 ns) = 77.342 ns; Loc. = LCCOMB_X20_Y13_N24; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[8]~12'
        Info: 169: + IC(1.096 ns) + CELL(0.521 ns) = 78.959 ns; Loc. = LCCOMB_X27_Y13_N8; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[57]~138'
        Info: 170: + IC(1.086 ns) + CELL(0.495 ns) = 80.540 ns; Loc. = LCCOMB_X19_Y13_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~1'
        Info: 171: + IC(0.000 ns) + CELL(0.080 ns) = 80.620 ns; Loc. = LCCOMB_X19_Y13_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~3'
        Info: 172: + IC(0.000 ns) + CELL(0.080 ns) = 80.700 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~5'
        Info: 173: + IC(0.000 ns) + CELL(0.080 ns) = 80.780 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~7'
        Info: 174: + IC(0.000 ns) + CELL(0.080 ns) = 80.860 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[6]~9'
        Info: 175: + IC(0.000 ns) + CELL(0.080 ns) = 80.940 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[7]~11'
        Info: 176: + IC(0.000 ns) + CELL(0.458 ns) = 81.398 ns; Loc. = LCCOMB_X19_Y13_N14; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[8]~12'
        Info: 177: + IC(0.951 ns) + CELL(0.457 ns) = 82.806 ns; Loc. = LCCOMB_X20_Y16_N18; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[65]~145'
        Info: 178: + IC(0.900 ns) + CELL(0.517 ns) = 84.223 ns; Loc. = LCCOMB_X20_Y17_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[2]~1'
        Info: 179: + IC(0.000 ns) + CELL(0.080 ns) = 84.303 ns; Loc. = LCCOMB_X20_Y17_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[3]~3'
        Info: 180: + IC(0.000 ns) + CELL(0.080 ns) = 84.383 ns; Loc. = LCCOMB_X20_Y17_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~5'
        Info: 181: + IC(0.000 ns) + CELL(0.080 ns) = 84.463 ns; Loc. = LCCOMB_X20_Y17_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~7'
        Info: 182: + IC(0.000 ns) + CELL(0.080 ns) = 84.543 ns; Loc. = LCCOMB_X20_Y17_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[6]~9'
        Info: 183: + IC(0.000 ns) + CELL(0.080 ns) = 84.623 ns; Loc. = LCCOMB_X20_Y17_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[7]~11'
        Info: 184: + IC(0.000 ns) + CELL(0.458 ns) = 85.081 ns; Loc. = LCCOMB_X20_Y17_N30; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[8]~12'
        Info: 185: + IC(0.923 ns) + CELL(0.322 ns) = 86.326 ns; Loc. = LCCOMB_X20_Y16_N2; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[73]~151'
        Info: 186: + IC(1.133 ns) + CELL(0.495 ns) = 87.954 ns; Loc. = LCCOMB_X21_Y17_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[2]~1'
        Info: 187: + IC(0.000 ns) + CELL(0.080 ns) = 88.034 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[3]~3'
        Info: 188: + IC(0.000 ns) + CELL(0.174 ns) = 88.208 ns; Loc. = LCCOMB_X21_Y17_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~5'
        Info: 189: + IC(0.000 ns) + CELL(0.080 ns) = 88.288 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~7'
        Info: 190: + IC(0.000 ns) + CELL(0.080 ns) = 88.368 ns; Loc. = LCCOMB_X21_Y17_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[6]~9'
        Info: 191: + IC(0.000 ns) + CELL(0.080 ns) = 88.448 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[7]~11'
        Info: 192: + IC(0.000 ns) + CELL(0.458 ns) = 88.906 ns; Loc. = LCCOMB_X21_Y17_N22; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[8]~12'
        Info: 193: + IC(0.909 ns) + CELL(0.322 ns) = 90.137 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[81]~156'
        Info: 194: + IC(0.891 ns) + CELL(0.517 ns) = 91.545 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~1'
        Info: 195: + IC(0.000 ns) + CELL(0.080 ns) = 91.625 ns; Loc. = LCCOMB_X22_Y17_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~3'
        Info: 196: + IC(0.000 ns) + CELL(0.080 ns) = 91.705 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~5'
        Info: 197: + IC(0.000 ns) + CELL(0.080 ns) = 91.785 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~7'
        Info: 198: + IC(0.000 ns) + CELL(0.080 ns) = 91.865 ns; Loc. = LCCOMB_X22_Y17_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[6]~9'
        Info: 199: + IC(0.000 ns) + CELL(0.080 ns) = 91.945 ns; Loc. = LCCOMB_X22_Y17_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[7]~11'
        Info: 200: + IC(0.000 ns) + CELL(0.458 ns) = 92.403 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[8]~12'
        Info: 201: + IC(1.523 ns) + CELL(0.322 ns) = 94.248 ns; Loc. = LCCOMB_X27_Y13_N12; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[89]~163'
        Info: 202: + IC(1.262 ns) + CELL(0.517 ns) = 96.027 ns; Loc. = LCCOMB_X23_Y17_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[2]~1'
        Info: 203: + IC(0.000 ns) + CELL(0.080 ns) = 96.107 ns; Loc. = LCCOMB_X23_Y17_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~3'
        Info: 204: + IC(0.000 ns) + CELL(0.080 ns) = 96.187 ns; Loc. = LCCOMB_X23_Y17_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~5'
        Info: 205: + IC(0.000 ns) + CELL(0.080 ns) = 96.267 ns; Loc. = LCCOMB_X23_Y17_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~7'
        Info: 206: + IC(0.000 ns) + CELL(0.080 ns) = 96.347 ns; Loc. = LCCOMB_X23_Y17_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[6]~9'
        Info: 207: + IC(0.000 ns) + CELL(0.080 ns) = 96.427 ns; Loc. = LCCOMB_X23_Y17_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[7]~11'
        Info: 208: + IC(0.000 ns) + CELL(0.458 ns) = 96.885 ns; Loc. = LCCOMB_X23_Y17_N30; Fanout = 13; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[8]~12'
        Info: 209: + IC(0.329 ns) + CELL(0.521 ns) = 97.735 ns; Loc. = LCCOMB_X23_Y17_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[98]~122'
        Info: 210: + IC(0.544 ns) + CELL(0.517 ns) = 98.796 ns; Loc. = LCCOMB_X24_Y17_N2; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~3'
        Info: 211: + IC(0.000 ns) + CELL(0.080 ns) = 98.876 ns; Loc. = LCCOMB_X24_Y17_N4; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~5'
        Info: 212: + IC(0.000 ns) + CELL(0.080 ns) = 98.956 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~7'
        Info: 213: + IC(0.000 ns) + CELL(0.080 ns) = 99.036 ns; Loc. = LCCOMB_X24_Y17_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[6]~9'
        Info: 214: + IC(0.000 ns) + CELL(0.080 ns) = 99.116 ns; Loc. = LCCOMB_X24_Y17_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[7]~11'
        Info: 215: + IC(0.000 ns) + CELL(0.458 ns) = 99.574 ns; Loc. = LCCOMB_X24_Y17_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[8]~12'
        Info: 216: + IC(0.856 ns) + CELL(0.319 ns) = 100.749 ns; Loc. = LCCOMB_X25_Y16_N28; Fanout = 23; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_100[0]~6'
        Info: 217: + IC(1.336 ns) + CELL(0.521 ns) = 102.606 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|multcore:mult_core|romout[0][5]~4'
        Info: 218: + IC(0.553 ns) + CELL(0.495 ns) = 103.654 ns; Loc. = LCCOMB_X25_Y17_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~7'
        Info: 219: + IC(0.000 ns) + CELL(0.080 ns) = 103.734 ns; Loc. = LCCOMB_X25_Y17_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~9'
        Info: 220: + IC(0.000 ns) + CELL(0.080 ns) = 103.814 ns; Loc. = LCCOMB_X25_Y17_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~11'
        Info: 221: + IC(0.000 ns) + CELL(0.458 ns) = 104.272 ns; Loc. = LCCOMB_X25_Y17_N28; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~12'
        Info: 222: + IC(1.265 ns) + CELL(0.545 ns) = 106.082 ns; Loc. = LCCOMB_X24_Y15_N24; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_100[8]~5'
        Info: 223: + IC(0.866 ns) + CELL(0.495 ns) = 107.443 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[2]~3'
        Info: 224: + IC(0.000 ns) + CELL(0.080 ns) = 107.523 ns; Loc. = LCCOMB_X24_Y14_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5'
        Info: 225: + IC(0.000 ns) + CELL(0.458 ns) = 107.981 ns; Loc. = LCCOMB_X24_Y14_N30; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6'
        Info: 226: + IC(1.235 ns) + CELL(0.322 ns) = 109.538 ns; Loc. = LCCOMB_X25_Y15_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[16]~46'
        Info: 227: + IC(0.810 ns) + CELL(0.495 ns) = 110.843 ns; Loc. = LCCOMB_X24_Y15_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3'
        Info: 228: + IC(0.000 ns) + CELL(0.080 ns) = 110.923 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5'
        Info: 229: + IC(0.000 ns) + CELL(0.080 ns) = 111.003 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7'
        Info: 230: + IC(0.000 ns) + CELL(0.458 ns) = 111.461 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8'
        Info: 231: + IC(0.631 ns) + CELL(0.544 ns) = 112.636 ns; Loc. = LCCOMB_X25_Y15_N28; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~52'
        Info: 232: + IC(0.290 ns) + CELL(0.495 ns) = 113.421 ns; Loc. = LCCOMB_X25_Y15_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1'
        Info: 233: + IC(0.000 ns) + CELL(0.080 ns) = 113.501 ns; Loc. = LCCOMB_X25_Y15_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3'
        Info: 234: + IC(0.000 ns) + CELL(0.174 ns) = 113.675 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5'
        Info: 235: + IC(0.000 ns) + CELL(0.080 ns) = 113.755 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7'
        Info: 236: + IC(0.000 ns) + CELL(0.458 ns) = 114.213 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8'
        Info: 237: + IC(1.105 ns) + CELL(0.449 ns) = 115.767 ns; Loc. = LCCOMB_X26_Y16_N0; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[27]~55'
        Info: 238: + IC(0.559 ns) + CELL(0.620 ns) = 116.946 ns; Loc. = LCCOMB_X26_Y16_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5'
        Info: 239: + IC(0.000 ns) + CELL(0.080 ns) = 117.026 ns; Loc. = LCCOMB_X26_Y16_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7'
        Info: 240: + IC(0.000 ns) + CELL(0.458 ns) = 117.484 ns; Loc. = LCCOMB_X26_Y16_N18; Fanout = 12; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8'
        Info: 241: + IC(0.633 ns) + CELL(0.427 ns) = 118.544 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[31]~61'
        Info: 242: + IC(0.327 ns) + CELL(0.517 ns) = 119.388 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[2]~3'
        Info: 243: + IC(0.000 ns) + CELL(0.080 ns) = 119.468 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[3]~5'
        Info: 244: + IC(0.000 ns) + CELL(0.174 ns) = 119.642 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7'
        Info: 245: + IC(0.000 ns) + CELL(0.458 ns) = 120.100 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8'
        Info: 246: + IC(0.831 ns) + CELL(0.322 ns) = 121.253 ns; Loc. = LCCOMB_X29_Y15_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[35]~88'
        Info: 247: + IC(0.891 ns) + CELL(0.517 ns) = 122.661 ns; Loc. = LCCOMB_X29_Y16_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[1]~1'
        Info: 248: + IC(0.000 ns) + CELL(0.080 ns) = 122.741 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[2]~3'
        Info: 249: + IC(0.000 ns) + CELL(0.080 ns) = 122.821 ns; Loc. = LCCOMB_X29_Y16_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[3]~5'
        Info: 250: + IC(0.000 ns) + CELL(0.080 ns) = 122.901 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[4]~7'
        Info: 251: + IC(0.000 ns) + CELL(0.458 ns) = 123.359 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 9; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[5]~8'
        Info: 252: + IC(0.542 ns) + CELL(0.322 ns) = 124.223 ns; Loc. = LCCOMB_X30_Y16_N4; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[40]~69'
        Info: 253: + IC(0.535 ns) + CELL(0.517 ns) = 125.275 ns; Loc. = LCCOMB_X29_Y16_N0; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[1]~1'
        Info: 254: + IC(0.000 ns) + CELL(0.080 ns) = 125.355 ns; Loc. = LCCOMB_X29_Y16_N2; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[2]~3'
        Info: 255: + IC(0.000 ns) + CELL(0.080 ns) = 125.435 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[3]~5'
        Info: 256: + IC(0.000 ns) + CELL(0.080 ns) = 125.515 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[4]~7'
        Info: 257: + IC(0.000 ns) + CELL(0.458 ns) = 125.973 ns; Loc. = LCCOMB_X29_Y16_N8; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[5]~8'
        Info: 258: + IC(0.809 ns) + CELL(0.483 ns) = 127.265 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_10[0]~8'
        Info: 259: + IC(1.176 ns) + CELL(0.495 ns) = 128.936 ns; Loc. = LCCOMB_X29_Y14_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~1'
        Info: 260: + IC(0.000 ns) + CELL(0.080 ns) = 129.016 ns; Loc. = LCCOMB_X29_Y14_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~3'
        Info: 261: + IC(0.000 ns) + CELL(0.080 ns) = 129.096 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~5'
        Info: 262: + IC(0.000 ns) + CELL(0.080 ns) = 129.176 ns; Loc. = LCCOMB_X29_Y14_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~7'
        Info: 263: + IC(0.000 ns) + CELL(0.458 ns) = 129.634 ns; Loc. = LCCOMB_X29_Y14_N30; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~8'
        Info: 264: + IC(0.531 ns) + CELL(0.545 ns) = 130.710 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add12~28'
        Info: 265: + IC(0.296 ns) + CELL(0.495 ns) = 131.501 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5'
        Info: 266: + IC(0.000 ns) + CELL(0.458 ns) = 131.959 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6'
        Info: 267: + IC(0.644 ns) + CELL(0.544 ns) = 133.147 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~25'
        Info: 268: + IC(0.308 ns) + CELL(0.517 ns) = 133.972 ns; Loc. = LCCOMB_X31_Y14_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1'
        Info: 269: + IC(0.000 ns) + CELL(0.174 ns) = 134.146 ns; Loc. = LCCOMB_X31_Y14_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3'
        Info: 270: + IC(0.000 ns) + CELL(0.080 ns) = 134.226 ns; Loc. = LCCOMB_X31_Y14_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5'
        Info: 271: + IC(0.000 ns) + CELL(0.080 ns) = 134.306 ns; Loc. = LCCOMB_X31_Y14_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7'
        Info: 272: + IC(0.000 ns) + CELL(0.458 ns) = 134.764 ns; Loc. = LCCOMB_X31_Y14_N20; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8'
        Info: 273: + IC(0.340 ns) + CELL(0.544 ns) = 135.648 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~40'
        Info: 274: + IC(0.567 ns) + CELL(0.495 ns) = 136.710 ns; Loc. = LCCOMB_X32_Y14_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3'
        Info: 275: + IC(0.000 ns) + CELL(0.080 ns) = 136.790 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5'
        Info: 276: + IC(0.000 ns) + CELL(0.080 ns) = 136.870 ns; Loc. = LCCOMB_X32_Y14_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7'
        Info: 277: + IC(0.000 ns) + CELL(0.458 ns) = 137.328 ns; Loc. = LCCOMB_X32_Y14_N14; Fanout = 9; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8'
        Info: 278: + IC(0.347 ns) + CELL(0.322 ns) = 137.997 ns; Loc. = LCCOMB_X32_Y14_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~43'
        Info: 279: + IC(0.870 ns) + CELL(0.517 ns) = 139.384 ns; Loc. = LCCOMB_X32_Y15_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3'
        Info: 280: + IC(0.000 ns) + CELL(0.174 ns) = 139.558 ns; Loc. = LCCOMB_X32_Y15_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5'
        Info: 281: + IC(0.000 ns) + CELL(0.080 ns) = 139.638 ns; Loc. = LCCOMB_X32_Y15_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7'
        Info: 282: + IC(0.000 ns) + CELL(0.458 ns) = 140.096 ns; Loc. = LCCOMB_X32_Y15_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8'
        Info: 283: + IC(1.152 ns) + CELL(0.322 ns) = 141.570 ns; Loc. = LCCOMB_X35_Y12_N26; Fanout = 9; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1[0]~21'
        Info: 284: + IC(3.237 ns) + CELL(0.541 ns) = 145.348 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1|WideOr5~0'
        Info: 285: + IC(0.299 ns) + CELL(0.521 ns) = 146.168 ns; Loc. = LCCOMB_X1_Y20_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1|WideOr5~1'
        Info: 286: + IC(0.864 ns) + CELL(2.840 ns) = 149.872 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'segment_1[1]'
        Info: Total cell delay = 77.182 ns ( 51.50 % )
        Info: Total interconnect delay = 72.690 ns ( 48.50 % )
Info: Longest tpd from source pin "sw[9]" to destination pin "segment_1[1]" is 91.699 ns
    Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 8; PIN Node = 'sw[9]'
    Info: 2: + IC(1.997 ns) + CELL(0.495 ns) = 3.518 ns; Loc. = LCCOMB_X23_Y12_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div3|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[9]~13'
    Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 3.976 ns; Loc. = LCCOMB_X23_Y12_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div3|lpm_divide_nfm:auto_generated|sign_div_unsign_1nh:divider|alt_u_div_45f:divider|add_sub_9_result_int[10]~14'
    Info: 4: + IC(0.828 ns) + CELL(0.322 ns) = 5.126 ns; Loc. = LCCOMB_X26_Y12_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1000[0]~1'
    Info: 5: + IC(0.295 ns) + CELL(0.178 ns) = 5.599 ns; Loc. = LCCOMB_X26_Y12_N8; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1000[0]~3'
    Info: 6: + IC(0.304 ns) + CELL(0.521 ns) = 6.424 ns; Loc. = LCCOMB_X26_Y12_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1000[0]~5'
    Info: 7: + IC(0.336 ns) + CELL(0.545 ns) = 7.305 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 38; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1000[0]~6'
    Info: 8: + IC(0.893 ns) + CELL(0.178 ns) = 8.376 ns; Loc. = LCCOMB_X24_Y12_N2; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|Add6~1'
    Info: 9: + IC(0.829 ns) + CELL(0.495 ns) = 9.700 ns; Loc. = LCCOMB_X25_Y12_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~9'
    Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 9.780 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~11'
    Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 9.860 ns; Loc. = LCCOMB_X25_Y12_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~13'
    Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 10.318 ns; Loc. = LCCOMB_X25_Y12_N28; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|Add7~14'
    Info: 13: + IC(1.214 ns) + CELL(0.491 ns) = 12.023 ns; Loc. = LCCOMB_X23_Y13_N16; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_1000[12]~7'
    Info: 14: + IC(0.325 ns) + CELL(0.544 ns) = 12.892 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_1000[10]~11'
    Info: 15: + IC(0.808 ns) + CELL(0.322 ns) = 14.022 ns; Loc. = LCCOMB_X21_Y13_N0; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|Add1~23'
    Info: 16: + IC(0.300 ns) + CELL(0.495 ns) = 14.817 ns; Loc. = LCCOMB_X21_Y13_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[3]~3'
    Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 14.897 ns; Loc. = LCCOMB_X21_Y13_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[4]~5'
    Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 14.977 ns; Loc. = LCCOMB_X21_Y13_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[5]~7'
    Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 15.057 ns; Loc. = LCCOMB_X21_Y13_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[6]~9'
    Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 15.515 ns; Loc. = LCCOMB_X21_Y13_N30; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_6_result_int[7]~10'
    Info: 21: + IC(0.870 ns) + CELL(0.544 ns) = 16.929 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[49]~131'
    Info: 22: + IC(0.793 ns) + CELL(0.495 ns) = 18.217 ns; Loc. = LCCOMB_X20_Y13_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[2]~1'
    Info: 23: + IC(0.000 ns) + CELL(0.174 ns) = 18.391 ns; Loc. = LCCOMB_X20_Y13_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[3]~3'
    Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 18.471 ns; Loc. = LCCOMB_X20_Y13_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[4]~5'
    Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 18.551 ns; Loc. = LCCOMB_X20_Y13_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[5]~7'
    Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 18.631 ns; Loc. = LCCOMB_X20_Y13_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[6]~9'
    Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 18.711 ns; Loc. = LCCOMB_X20_Y13_N22; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[7]~11'
    Info: 28: + IC(0.000 ns) + CELL(0.458 ns) = 19.169 ns; Loc. = LCCOMB_X20_Y13_N24; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_7_result_int[8]~12'
    Info: 29: + IC(1.096 ns) + CELL(0.521 ns) = 20.786 ns; Loc. = LCCOMB_X27_Y13_N8; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[57]~138'
    Info: 30: + IC(1.086 ns) + CELL(0.495 ns) = 22.367 ns; Loc. = LCCOMB_X19_Y13_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[2]~1'
    Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 22.447 ns; Loc. = LCCOMB_X19_Y13_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[3]~3'
    Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 22.527 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[4]~5'
    Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 22.607 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[5]~7'
    Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 22.687 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[6]~9'
    Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 22.767 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[7]~11'
    Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 23.225 ns; Loc. = LCCOMB_X19_Y13_N14; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_8_result_int[8]~12'
    Info: 37: + IC(0.951 ns) + CELL(0.457 ns) = 24.633 ns; Loc. = LCCOMB_X20_Y16_N18; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[65]~145'
    Info: 38: + IC(0.900 ns) + CELL(0.517 ns) = 26.050 ns; Loc. = LCCOMB_X20_Y17_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[2]~1'
    Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 26.130 ns; Loc. = LCCOMB_X20_Y17_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[3]~3'
    Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 26.210 ns; Loc. = LCCOMB_X20_Y17_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[4]~5'
    Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 26.290 ns; Loc. = LCCOMB_X20_Y17_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[5]~7'
    Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 26.370 ns; Loc. = LCCOMB_X20_Y17_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[6]~9'
    Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 26.450 ns; Loc. = LCCOMB_X20_Y17_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[7]~11'
    Info: 44: + IC(0.000 ns) + CELL(0.458 ns) = 26.908 ns; Loc. = LCCOMB_X20_Y17_N30; Fanout = 16; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_9_result_int[8]~12'
    Info: 45: + IC(0.923 ns) + CELL(0.322 ns) = 28.153 ns; Loc. = LCCOMB_X20_Y16_N2; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[73]~151'
    Info: 46: + IC(1.133 ns) + CELL(0.495 ns) = 29.781 ns; Loc. = LCCOMB_X21_Y17_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[2]~1'
    Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 29.861 ns; Loc. = LCCOMB_X21_Y17_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[3]~3'
    Info: 48: + IC(0.000 ns) + CELL(0.174 ns) = 30.035 ns; Loc. = LCCOMB_X21_Y17_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[4]~5'
    Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 30.115 ns; Loc. = LCCOMB_X21_Y17_N16; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[5]~7'
    Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 30.195 ns; Loc. = LCCOMB_X21_Y17_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[6]~9'
    Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 30.275 ns; Loc. = LCCOMB_X21_Y17_N20; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[7]~11'
    Info: 52: + IC(0.000 ns) + CELL(0.458 ns) = 30.733 ns; Loc. = LCCOMB_X21_Y17_N22; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_10_result_int[8]~12'
    Info: 53: + IC(0.909 ns) + CELL(0.322 ns) = 31.964 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[81]~156'
    Info: 54: + IC(0.891 ns) + CELL(0.517 ns) = 33.372 ns; Loc. = LCCOMB_X22_Y17_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[2]~1'
    Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 33.452 ns; Loc. = LCCOMB_X22_Y17_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[3]~3'
    Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 33.532 ns; Loc. = LCCOMB_X22_Y17_N6; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[4]~5'
    Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 33.612 ns; Loc. = LCCOMB_X22_Y17_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[5]~7'
    Info: 58: + IC(0.000 ns) + CELL(0.080 ns) = 33.692 ns; Loc. = LCCOMB_X22_Y17_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[6]~9'
    Info: 59: + IC(0.000 ns) + CELL(0.080 ns) = 33.772 ns; Loc. = LCCOMB_X22_Y17_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[7]~11'
    Info: 60: + IC(0.000 ns) + CELL(0.458 ns) = 34.230 ns; Loc. = LCCOMB_X22_Y17_N14; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_11_result_int[8]~12'
    Info: 61: + IC(1.523 ns) + CELL(0.322 ns) = 36.075 ns; Loc. = LCCOMB_X27_Y13_N12; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[89]~163'
    Info: 62: + IC(1.262 ns) + CELL(0.517 ns) = 37.854 ns; Loc. = LCCOMB_X23_Y17_N18; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[2]~1'
    Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 37.934 ns; Loc. = LCCOMB_X23_Y17_N20; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[3]~3'
    Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 38.014 ns; Loc. = LCCOMB_X23_Y17_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[4]~5'
    Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 38.094 ns; Loc. = LCCOMB_X23_Y17_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[5]~7'
    Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 38.174 ns; Loc. = LCCOMB_X23_Y17_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[6]~9'
    Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 38.254 ns; Loc. = LCCOMB_X23_Y17_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[7]~11'
    Info: 68: + IC(0.000 ns) + CELL(0.458 ns) = 38.712 ns; Loc. = LCCOMB_X23_Y17_N30; Fanout = 13; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_12_result_int[8]~12'
    Info: 69: + IC(0.329 ns) + CELL(0.521 ns) = 39.562 ns; Loc. = LCCOMB_X23_Y17_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|StageOut[98]~122'
    Info: 70: + IC(0.544 ns) + CELL(0.517 ns) = 40.623 ns; Loc. = LCCOMB_X24_Y17_N2; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[3]~3'
    Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 40.703 ns; Loc. = LCCOMB_X24_Y17_N4; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[4]~5'
    Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 40.783 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[5]~7'
    Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 40.863 ns; Loc. = LCCOMB_X24_Y17_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[6]~9'
    Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 40.943 ns; Loc. = LCCOMB_X24_Y17_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[7]~11'
    Info: 75: + IC(0.000 ns) + CELL(0.458 ns) = 41.401 ns; Loc. = LCCOMB_X24_Y17_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div8|lpm_divide_hem:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_o2f:divider|add_sub_13_result_int[8]~12'
    Info: 76: + IC(0.856 ns) + CELL(0.319 ns) = 42.576 ns; Loc. = LCCOMB_X25_Y16_N28; Fanout = 23; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_100[0]~6'
    Info: 77: + IC(1.336 ns) + CELL(0.521 ns) = 44.433 ns; Loc. = LCCOMB_X26_Y17_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_mult:Mult6|multcore:mult_core|romout[0][5]~4'
    Info: 78: + IC(0.553 ns) + CELL(0.495 ns) = 45.481 ns; Loc. = LCCOMB_X25_Y17_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~7'
    Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 45.561 ns; Loc. = LCCOMB_X25_Y17_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~9'
    Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 45.641 ns; Loc. = LCCOMB_X25_Y17_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~11'
    Info: 81: + IC(0.000 ns) + CELL(0.458 ns) = 46.099 ns; Loc. = LCCOMB_X25_Y17_N28; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|Add10~12'
    Info: 82: + IC(1.265 ns) + CELL(0.545 ns) = 47.909 ns; Loc. = LCCOMB_X24_Y15_N24; Fanout = 4; COMB Node = 'pro_7segment_decoder:pro_7sd|mod_100[8]~5'
    Info: 83: + IC(0.866 ns) + CELL(0.495 ns) = 49.270 ns; Loc. = LCCOMB_X24_Y14_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[2]~3'
    Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 49.350 ns; Loc. = LCCOMB_X24_Y14_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[3]~5'
    Info: 85: + IC(0.000 ns) + CELL(0.458 ns) = 49.808 ns; Loc. = LCCOMB_X24_Y14_N30; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_3_result_int[4]~6'
    Info: 86: + IC(1.235 ns) + CELL(0.322 ns) = 51.365 ns; Loc. = LCCOMB_X25_Y15_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[16]~46'
    Info: 87: + IC(0.810 ns) + CELL(0.495 ns) = 52.670 ns; Loc. = LCCOMB_X24_Y15_N4; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[2]~3'
    Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 52.750 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[3]~5'
    Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 52.830 ns; Loc. = LCCOMB_X24_Y15_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[4]~7'
    Info: 90: + IC(0.000 ns) + CELL(0.458 ns) = 53.288 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_4_result_int[5]~8'
    Info: 91: + IC(0.631 ns) + CELL(0.544 ns) = 54.463 ns; Loc. = LCCOMB_X25_Y15_N28; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[20]~52'
    Info: 92: + IC(0.290 ns) + CELL(0.495 ns) = 55.248 ns; Loc. = LCCOMB_X25_Y15_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[1]~1'
    Info: 93: + IC(0.000 ns) + CELL(0.080 ns) = 55.328 ns; Loc. = LCCOMB_X25_Y15_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[2]~3'
    Info: 94: + IC(0.000 ns) + CELL(0.174 ns) = 55.502 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[3]~5'
    Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 55.582 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[4]~7'
    Info: 96: + IC(0.000 ns) + CELL(0.458 ns) = 56.040 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 10; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_5_result_int[5]~8'
    Info: 97: + IC(1.105 ns) + CELL(0.449 ns) = 57.594 ns; Loc. = LCCOMB_X26_Y16_N0; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[27]~55'
    Info: 98: + IC(0.559 ns) + CELL(0.620 ns) = 58.773 ns; Loc. = LCCOMB_X26_Y16_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[3]~5'
    Info: 99: + IC(0.000 ns) + CELL(0.080 ns) = 58.853 ns; Loc. = LCCOMB_X26_Y16_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[4]~7'
    Info: 100: + IC(0.000 ns) + CELL(0.458 ns) = 59.311 ns; Loc. = LCCOMB_X26_Y16_N18; Fanout = 12; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_6_result_int[5]~8'
    Info: 101: + IC(0.633 ns) + CELL(0.427 ns) = 60.371 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[31]~61'
    Info: 102: + IC(0.327 ns) + CELL(0.517 ns) = 61.215 ns; Loc. = LCCOMB_X27_Y16_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[2]~3'
    Info: 103: + IC(0.000 ns) + CELL(0.080 ns) = 61.295 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[3]~5'
    Info: 104: + IC(0.000 ns) + CELL(0.174 ns) = 61.469 ns; Loc. = LCCOMB_X27_Y16_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[4]~7'
    Info: 105: + IC(0.000 ns) + CELL(0.458 ns) = 61.927 ns; Loc. = LCCOMB_X27_Y16_N16; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_7_result_int[5]~8'
    Info: 106: + IC(0.831 ns) + CELL(0.322 ns) = 63.080 ns; Loc. = LCCOMB_X29_Y15_N2; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[35]~88'
    Info: 107: + IC(0.891 ns) + CELL(0.517 ns) = 64.488 ns; Loc. = LCCOMB_X29_Y16_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[1]~1'
    Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 64.568 ns; Loc. = LCCOMB_X29_Y16_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[2]~3'
    Info: 109: + IC(0.000 ns) + CELL(0.080 ns) = 64.648 ns; Loc. = LCCOMB_X29_Y16_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[3]~5'
    Info: 110: + IC(0.000 ns) + CELL(0.080 ns) = 64.728 ns; Loc. = LCCOMB_X29_Y16_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[4]~7'
    Info: 111: + IC(0.000 ns) + CELL(0.458 ns) = 65.186 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 9; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_8_result_int[5]~8'
    Info: 112: + IC(0.542 ns) + CELL(0.322 ns) = 66.050 ns; Loc. = LCCOMB_X30_Y16_N4; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|StageOut[40]~69'
    Info: 113: + IC(0.535 ns) + CELL(0.517 ns) = 67.102 ns; Loc. = LCCOMB_X29_Y16_N0; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[1]~1'
    Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 67.182 ns; Loc. = LCCOMB_X29_Y16_N2; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[2]~3'
    Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 67.262 ns; Loc. = LCCOMB_X29_Y16_N4; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[3]~5'
    Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 67.342 ns; Loc. = LCCOMB_X29_Y16_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[4]~7'
    Info: 117: + IC(0.000 ns) + CELL(0.458 ns) = 67.800 ns; Loc. = LCCOMB_X29_Y16_N8; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div12|lpm_divide_aem:auto_generated|sign_div_unsign_klh:divider|alt_u_div_a2f:divider|add_sub_9_result_int[5]~8'
    Info: 118: + IC(0.809 ns) + CELL(0.483 ns) = 69.092 ns; Loc. = LCCOMB_X30_Y16_N26; Fanout = 17; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_10[0]~8'
    Info: 119: + IC(1.176 ns) + CELL(0.495 ns) = 70.763 ns; Loc. = LCCOMB_X29_Y14_N22; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~1'
    Info: 120: + IC(0.000 ns) + CELL(0.080 ns) = 70.843 ns; Loc. = LCCOMB_X29_Y14_N24; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~3'
    Info: 121: + IC(0.000 ns) + CELL(0.080 ns) = 70.923 ns; Loc. = LCCOMB_X29_Y14_N26; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~5'
    Info: 122: + IC(0.000 ns) + CELL(0.080 ns) = 71.003 ns; Loc. = LCCOMB_X29_Y14_N28; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~7'
    Info: 123: + IC(0.000 ns) + CELL(0.458 ns) = 71.461 ns; Loc. = LCCOMB_X29_Y14_N30; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add13~8'
    Info: 124: + IC(0.531 ns) + CELL(0.545 ns) = 72.537 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|Add12~28'
    Info: 125: + IC(0.296 ns) + CELL(0.495 ns) = 73.328 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[3]~5'
    Info: 126: + IC(0.000 ns) + CELL(0.458 ns) = 73.786 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_3_result_int[4]~6'
    Info: 127: + IC(0.644 ns) + CELL(0.544 ns) = 74.974 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[15]~25'
    Info: 128: + IC(0.308 ns) + CELL(0.517 ns) = 75.799 ns; Loc. = LCCOMB_X31_Y14_N12; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[1]~1'
    Info: 129: + IC(0.000 ns) + CELL(0.174 ns) = 75.973 ns; Loc. = LCCOMB_X31_Y14_N14; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[2]~3'
    Info: 130: + IC(0.000 ns) + CELL(0.080 ns) = 76.053 ns; Loc. = LCCOMB_X31_Y14_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[3]~5'
    Info: 131: + IC(0.000 ns) + CELL(0.080 ns) = 76.133 ns; Loc. = LCCOMB_X31_Y14_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[4]~7'
    Info: 132: + IC(0.000 ns) + CELL(0.458 ns) = 76.591 ns; Loc. = LCCOMB_X31_Y14_N20; Fanout = 11; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_4_result_int[5]~8'
    Info: 133: + IC(0.340 ns) + CELL(0.544 ns) = 77.475 ns; Loc. = LCCOMB_X31_Y14_N24; Fanout = 3; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[21]~40'
    Info: 134: + IC(0.567 ns) + CELL(0.495 ns) = 78.537 ns; Loc. = LCCOMB_X32_Y14_N8; Fanout = 2; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[2]~3'
    Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 78.617 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[3]~5'
    Info: 136: + IC(0.000 ns) + CELL(0.080 ns) = 78.697 ns; Loc. = LCCOMB_X32_Y14_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[4]~7'
    Info: 137: + IC(0.000 ns) + CELL(0.458 ns) = 79.155 ns; Loc. = LCCOMB_X32_Y14_N14; Fanout = 9; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_5_result_int[5]~8'
    Info: 138: + IC(0.347 ns) + CELL(0.322 ns) = 79.824 ns; Loc. = LCCOMB_X32_Y14_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|StageOut[26]~43'
    Info: 139: + IC(0.870 ns) + CELL(0.517 ns) = 81.211 ns; Loc. = LCCOMB_X32_Y15_N12; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[2]~3'
    Info: 140: + IC(0.000 ns) + CELL(0.174 ns) = 81.385 ns; Loc. = LCCOMB_X32_Y15_N14; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[3]~5'
    Info: 141: + IC(0.000 ns) + CELL(0.080 ns) = 81.465 ns; Loc. = LCCOMB_X32_Y15_N16; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[4]~7'
    Info: 142: + IC(0.000 ns) + CELL(0.458 ns) = 81.923 ns; Loc. = LCCOMB_X32_Y15_N18; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|lpm_divide:Div14|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[5]~8'
    Info: 143: + IC(1.152 ns) + CELL(0.322 ns) = 83.397 ns; Loc. = LCCOMB_X35_Y12_N26; Fanout = 9; COMB Node = 'pro_7segment_decoder:pro_7sd|digit_1[0]~21'
    Info: 144: + IC(3.237 ns) + CELL(0.541 ns) = 87.175 ns; Loc. = LCCOMB_X1_Y20_N8; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1|WideOr5~0'
    Info: 145: + IC(0.299 ns) + CELL(0.521 ns) = 87.995 ns; Loc. = LCCOMB_X1_Y20_N26; Fanout = 1; COMB Node = 'pro_7segment_decoder:pro_7sd|bcd_7segment:bcd_7segment_1|WideOr5~1'
    Info: 146: + IC(0.864 ns) + CELL(2.840 ns) = 91.699 ns; Loc. = PIN_J1; Fanout = 0; PIN Node = 'segment_1[1]'
    Info: Total cell delay = 45.655 ns ( 49.79 % )
    Info: Total interconnect delay = 46.044 ns ( 50.21 % )
Info: th for register "pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1" (data pin = "sw[1]", clock pin = "clk_50M") is 18.500 ns
    Info: + Longest clock path from clock "clk_50M" to destination register is 21.381 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 92; CLK Node = 'clk_50M'
        Info: 2: + IC(1.867 ns) + CELL(1.017 ns) = 3.910 ns; Loc. = M4K_X41_Y14; Fanout = 16; MEM Node = 'RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a0~portb_address_reg3'
        Info: 3: + IC(0.000 ns) + CELL(3.374 ns) = 7.284 ns; Loc. = M4K_X41_Y14; Fanout = 4; MEM Node = 'RAM_Register:pro_rr|altsyncram:RAM_REG_rtl_1|altsyncram_f3n1:auto_generated|ram_block1a8'
        Info: 4: + IC(1.157 ns) + CELL(0.322 ns) = 8.763 ns; Loc. = LCCOMB_X43_Y13_N2; Fanout = 44; COMB Node = 'B_Data[8]~7'
        Info: 5: + IC(1.785 ns) + CELL(3.637 ns) = 14.185 ns; Loc. = DSPMULT_X28_Y13_N0; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult1~DATAOUT27'
        Info: 6: + IC(0.000 ns) + CELL(0.304 ns) = 14.489 ns; Loc. = DSPOUT_X28_Y13_N2; Fanout = 1; COMB Node = 'ALU:pro_alu|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out2~DATAOUT27'
        Info: 7: + IC(0.842 ns) + CELL(0.521 ns) = 15.852 ns; Loc. = LCCOMB_X29_Y13_N22; Fanout = 1; COMB Node = 'ALU:pro_alu|LessThan2~1'
        Info: 8: + IC(0.298 ns) + CELL(0.521 ns) = 16.671 ns; Loc. = LCCOMB_X29_Y13_N16; Fanout = 18; COMB Node = 'ALU:pro_alu|LessThan2~4'
        Info: 9: + IC(1.400 ns) + CELL(0.545 ns) = 18.616 ns; Loc. = LCCOMB_X39_Y12_N12; Fanout = 5; COMB Node = 'ALU:pro_alu|Mux0~1'
        Info: 10: + IC(0.328 ns) + CELL(0.178 ns) = 19.122 ns; Loc. = LCCOMB_X39_Y12_N2; Fanout = 1; COMB Node = 'Selector4~0'
        Info: 11: + IC(0.307 ns) + CELL(0.178 ns) = 19.607 ns; Loc. = LCCOMB_X39_Y12_N4; Fanout = 39; COMB Node = 'Selector4~1'
        Info: 12: + IC(0.300 ns) + CELL(0.461 ns) = 20.368 ns; Loc. = LCCOMB_X39_Y12_N6; Fanout = 5; COMB Node = 'pro_7segment_decoder:pro_7sd|Equal1~0'
        Info: 13: + IC(0.835 ns) + CELL(0.178 ns) = 21.381 ns; Loc. = LCCOMB_X39_Y12_N16; Fanout = 1; REG Node = 'pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1'
        Info: Total cell delay = 12.262 ns ( 57.35 % )
        Info: Total interconnect delay = 9.119 ns ( 42.65 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 2.881 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L21; Fanout = 15; PIN Node = 'sw[1]'
        Info: 2: + IC(1.311 ns) + CELL(0.544 ns) = 2.881 ns; Loc. = LCCOMB_X39_Y12_N16; Fanout = 1; REG Node = 'pro_7segment_decoder:pro_7sd|pre_ALU_Mode_2[1]~1'
        Info: Total cell delay = 1.570 ns ( 54.49 % )
        Info: Total interconnect delay = 1.311 ns ( 45.51 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 43 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Fri Dec 15 10:32:37 2017
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07


