// Seed: 3936819301
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_4 - 1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  id_10(
      .id_0(1'b0), .id_1(1'b0), .id_2(id_4)
  );
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input tri1 id_2,
    input uwire id_3,
    input tri0 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input logic id_7,
    input tri1 id_8,
    input tri id_9,
    output supply1 id_10,
    input tri id_11,
    input uwire id_12,
    output uwire id_13
);
  wire id_15;
  module_0(
      id_15, id_15, id_15, id_15
  );
  reg id_16 = 1;
  always @(posedge 1) $display;
  wire id_17;
  wire id_18;
  always @(1 or 1)
    if (id_11 || 1) id_16 <= id_7;
    else $display(1 == id_9, id_16, 1'h0);
endmodule
