Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/ --output-directory=/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie/ --report-file=bsf:/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie.bsf --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX150DF31C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie.qsys
Progress: Loading hardware/amm_master_qsys_with_pcie.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding pcie_ip [altera_pcie_hard_ip 13.0]
Progress: Parameterizing module pcie_ip
Progress: Adding sgdma [altera_avalon_sgdma 13.0.1.99.2]
Progress: Parameterizing module sgdma
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding altpll_qsys [altpll 13.0]
Progress: Parameterizing module altpll_qsys
Progress: Adding user_module_0 [user_module 1.0]
Progress: Parameterizing module user_module_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 1_0 mapped to 5 -bit Avalon-MM address
Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 13.0)
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: "avalon_clk" (altera_clock_bridge 13.0), "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 13.0)
Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz 
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Lanes: 1
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master
Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/ --output-directory=/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie.sopcinfo --report-file=html:/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie.html --report-file=qip:/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie/synthesis/amm_master_qsys_with_pcie.qip --report-file=cmp:/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX150DF31C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie.qsys --language=VERILOG
Progress: Loading hardware/amm_master_qsys_with_pcie.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 13.0]
Progress: Parameterizing module clk_50
Progress: Adding pcie_ip [altera_pcie_hard_ip 13.0]
Progress: Parameterizing module pcie_ip
Progress: Adding sgdma [altera_avalon_sgdma 13.0.1.99.2]
Progress: Parameterizing module sgdma
Progress: Adding sdram [altera_avalon_new_sdram_controller 13.0.1.99.2]
Progress: Parameterizing module sdram
Progress: Adding altpll_qsys [altpll 13.0]
Progress: Parameterizing module altpll_qsys
Progress: Adding user_module_0 [user_module 1.0]
Progress: Parameterizing module user_module_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 1_0 mapped to 5 -bit Avalon-MM address
Info: amm_master_qsys_with_pcie.pcie_ip:  Rx Master BAR 2 mapped to 15 -bit Avalon-MM address
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 13.0)
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_ip: Module dependency loop involving: "pcie_internal_hip" (altera_pcie_internal_hard_ip_qsys 13.0), "avalon_clk" (altera_clock_bridge 13.0)
Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip:  Txs Address width is 31
Info: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: Application clock frequency is 125 Mhz 
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip.test_out_export: Interface has no signals
Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Family: Cyclone IV GX
Info: amm_master_qsys_with_pcie.pcie_ip.altgx_internal: Lanes: 1
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.pcie_core_clk cannot be both connected and exported
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_analogreset must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.rc_rx_digitalreset must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_deemph_0 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.tx_margin_0 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pcie_internal_hip: pcie_internal_hip.test_out_export must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.pll_powerdown_pcs must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitch_pcs must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.pipe_interface_internal: pipe_interface_internal.rateswitchbaseclock_pcs must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_2 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_3 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_4 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_5 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_6 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_7 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_8 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.refclk_conduit: refclk_conduit.conduit_out_9 must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip.reset_controller_internal: reset_controller_internal.reset_n_out cannot be both connected and exported
Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.pll_slave must be connected to an Avalon-MM master
Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.areset_conduit must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.locked_conduit must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.altpll_qsys: altpll_qsys.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: amm_master_qsys_with_pcie.pcie_ip: Interrupt sender pcie_ip.cra_irq is not connected to an interrupt receiver
Info: amm_master_qsys_with_pcie: Generating amm_master_qsys_with_pcie "amm_master_qsys_with_pcie" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 18 modules, 67 connections
Info: merlin_domain_transform: After transform: 41 modules, 190 connections
Info: merlin_router_transform: After transform: 53 modules, 232 connections
Info: merlin_traffic_limiter_transform: After transform: 55 modules, 241 connections
Info: merlin_burst_transform: After transform: 60 modules, 258 connections
Info: reset_adaptation_transform: After transform: 64 modules, 235 connections
Info: merlin_network_to_switch_transform: After transform: 85 modules, 279 connections
Info: merlin_width_transform: After transform: 99 modules, 321 connections
Info: Inserting clock-crossing logic between cmd_xbar_demux_006.src0 and cmd_xbar_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_xbar_demux_004.src0 and rsp_xbar_mux_006.sink0
Info: Inserting clock-crossing logic between width_adapter_006.src and cmd_xbar_mux_003.sink0
Info: Inserting clock-crossing logic between width_adapter_007.src and cmd_xbar_mux_003.sink1
Info: Inserting clock-crossing logic between width_adapter_010.src and rsp_xbar_mux_003.sink1
Info: Inserting clock-crossing logic between width_adapter_011.src and rsp_xbar_mux_004.sink1
Info: com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform: After transform: 105 modules, 351 connections
Info: limiter_update_transform: After transform: 105 modules, 353 connections
Info: merlin_mm_transform: After transform: 105 modules, 353 connections
Info: merlin_interrupt_mapper_transform: After transform: 106 modules, 356 connections
Info: pipeline_bridge_swap_transform: After transform: 10 modules, 64 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 10 modules, 64 connections
Info: reset_adaptation_transform: After transform: 11 modules, 66 connections
Info: merlin_mm_transform: After transform: 11 modules, 66 connections
Info: pcie_ip: "amm_master_qsys_with_pcie" instantiated altera_pcie_hard_ip "pcie_ip"
Info: sgdma: Starting RTL generation for module 'amm_master_qsys_with_pcie_sgdma'
Info: sgdma:   Generation command is [exec /package/eda/altera/altera13.0sp1/quartus/linux/perl/bin/perl -I /package/eda/altera/altera13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin/europa -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin/perl_lib -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin -I /package/eda/altera/altera13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /package/eda/altera/altera13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- /package/eda/altera/altera13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=amm_master_qsys_with_pcie_sgdma --dir=/tmp/alt6558_4424942378502169456.dir/0003_sgdma_gen/ --quartus_dir=/package/eda/altera/altera13.0sp1/quartus --verilog --config=/tmp/alt6558_4424942378502169456.dir/0003_sgdma_gen//amm_master_qsys_with_pcie_sgdma_component_configuration.pl  --do_build_sim=0  ]
Info: sgdma: Done RTL generation for module 'amm_master_qsys_with_pcie_sgdma'
Info: sgdma: "amm_master_qsys_with_pcie" instantiated altera_avalon_sgdma "sgdma"
Info: sdram: Starting RTL generation for module 'amm_master_qsys_with_pcie_sdram'
Info: sdram:   Generation command is [exec /package/eda/altera/altera13.0sp1/quartus/linux/perl/bin/perl -I /package/eda/altera/altera13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin/europa -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin/perl_lib -I /package/eda/altera/altera13.0sp1/quartus/sopc_builder/bin -I /package/eda/altera/altera13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /package/eda/altera/altera13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /package/eda/altera/altera13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=amm_master_qsys_with_pcie_sdram --dir=/tmp/alt6558_4424942378502169456.dir/0004_sdram_gen/ --quartus_dir=/package/eda/altera/altera13.0sp1/quartus --verilog --config=/tmp/alt6558_4424942378502169456.dir/0004_sdram_gen//amm_master_qsys_with_pcie_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'amm_master_qsys_with_pcie_sdram'
Info: sdram: "amm_master_qsys_with_pcie" instantiated altera_avalon_new_sdram_controller "sdram"
Info: altpll_qsys: "amm_master_qsys_with_pcie" instantiated altpll "altpll_qsys"
Info: user_module_0: "amm_master_qsys_with_pcie" instantiated user_module "user_module_0"
Info: pcie_ip_bar2_translator: "amm_master_qsys_with_pcie" instantiated altera_merlin_master_translator "pcie_ip_bar2_translator"
Info: sgdma_csr_translator: "amm_master_qsys_with_pcie" instantiated altera_merlin_slave_translator "sgdma_csr_translator"
Info: pcie_ip_bar2_translator_avalon_universal_master_0_agent: "amm_master_qsys_with_pcie" instantiated altera_merlin_master_agent "pcie_ip_bar2_translator_avalon_universal_master_0_agent"
Info: sgdma_csr_translator_avalon_universal_slave_0_agent: "amm_master_qsys_with_pcie" instantiated altera_merlin_slave_agent "sgdma_csr_translator_avalon_universal_slave_0_agent"
Info: sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo: "amm_master_qsys_with_pcie" instantiated altera_avalon_sc_fifo "sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "amm_master_qsys_with_pcie" instantiated altera_merlin_router "addr_router"
Info: id_router: "amm_master_qsys_with_pcie" instantiated altera_merlin_router "id_router"
Info: addr_router_001: "amm_master_qsys_with_pcie" instantiated altera_merlin_router "addr_router_001"
Info: addr_router_003: "amm_master_qsys_with_pcie" instantiated altera_merlin_router "addr_router_003"
Info: addr_router_005: "amm_master_qsys_with_pcie" instantiated altera_merlin_router "addr_router_005"
Info: id_router_002: "amm_master_qsys_with_pcie" instantiated altera_merlin_router "id_router_002"
Info: id_router_003: "amm_master_qsys_with_pcie" instantiated altera_merlin_router "id_router_003"
Info: addr_router_006: "amm_master_qsys_with_pcie" instantiated altera_merlin_router "addr_router_006"
Info: id_router_004: "amm_master_qsys_with_pcie" instantiated altera_merlin_router "id_router_004"
Info: limiter: "amm_master_qsys_with_pcie" instantiated altera_merlin_traffic_limiter "limiter"
Info: burst_adapter: "amm_master_qsys_with_pcie" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: rst_controller: "amm_master_qsys_with_pcie" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "amm_master_qsys_with_pcie" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: rsp_xbar_demux: "amm_master_qsys_with_pcie" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "amm_master_qsys_with_pcie" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: cmd_xbar_demux_001: "amm_master_qsys_with_pcie" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_demux_003: "amm_master_qsys_with_pcie" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_003"
Info: cmd_xbar_demux_004: "amm_master_qsys_with_pcie" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_004"
Info: cmd_xbar_mux_002: "amm_master_qsys_with_pcie" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_mux_003: "amm_master_qsys_with_pcie" instantiated altera_merlin_multiplexer "cmd_xbar_mux_003"
Info: Reusing file /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux_002: "amm_master_qsys_with_pcie" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_demux_003: "amm_master_qsys_with_pcie" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_003"
Info: rsp_xbar_mux_003: "amm_master_qsys_with_pcie" instantiated altera_merlin_multiplexer "rsp_xbar_mux_003"
Info: Reusing file /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_xbar_demux_006: "amm_master_qsys_with_pcie" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_006"
Info: width_adapter: "amm_master_qsys_with_pcie" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "amm_master_qsys_with_pcie" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/ecegrid/a/mg22/Desktop/projectfpga/hardware/amm_master_qsys_with_pcie/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: irq_mapper: "amm_master_qsys_with_pcie" instantiated altera_irq_mapper "irq_mapper"
Info: pcie_internal_hip: "pcie_ip" instantiated altera_pcie_internal_hard_ip_qsys "pcie_internal_hip"
Info: altgx_internal: Family: Cyclone IV GX
Info: altgx_internal: Subprotocol: Gen 1-x1
Info: altgx_internal: qmegawiz -silent module=alt_c3gxb LOCKDOWN_EXCL=PCIE IP_MODE=PCIE_HIP_8 gxb_analog_power=AUTO tx_analog_power=AUTO elec_idle_infer_enable=false tx_allow_polarity_inversion=false rx_cdrctrl_enable=true hip_tx_clkout rx_elecidleinfersel fixedclk enable_0ppm=false pll_powerdown intended_device_family=cycloneiv starting_channel_number=84   deviceFamily="Cyclone IV GX"  wiz_subprotocol="Gen 1-x1"  OPTIONAL_FILES=NONE amm_master_qsys_with_pcie_pcie_ip_altgx_internal.v
Info: altgx_internal: "pcie_ip" instantiated altera_pcie_internal_altgx "altgx_internal"
Info: reset_controller_internal: "pcie_ip" instantiated altera_pcie_internal_reset_controller_qsys "reset_controller_internal"
Info: pipe_interface_internal: "pcie_ip" instantiated altera_pcie_internal_pipe_interface_qsys "pipe_interface_internal"
Info: amm_master_qsys_with_pcie: Done amm_master_qsys_with_pcie" with 42 modules, 195 files, 4095746 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
