$date
	Tue May 13 20:26:56 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbed $end
$var wire 1 ! C_test $end
$var reg 1 " A_test $end
$var reg 1 # B_test $end
$scope module uut $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 ! C $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#5
1"
#10
1#
0"
#15
1!
1"
#20
