// Seed: 4254962074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_22 = 1'b0;
  wire id_23;
  wire id_24;
  assign id_13 = 1;
  id_25(
      .id_0(id_13)
  );
  wire id_26 = id_2;
  wire id_27;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0(
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2
  );
  assign id_1 = 1;
  assign {1, 1 - 1} = id_3 & 1;
endmodule
