<root>
    <module name="half-adder">
        <gate name="and1" type="AND"/>
        <gate name="xor1" type="XOR"/>
        <output name="CARRY" from="and1"/>
        <output name="SUM" from="xor1"/>
        <input name="A" to="and1.A:xor1.A"/>
        <input name="B" to="and1.B:xor1.B"/>
    </module>
    <module name="full-adder">
        <gate name="carry-or" type="OR"/>
        <gate name="lower-adder.and1" type="AND"/>
        <gate name="lower-adder.xor1" type="XOR"/>
        <gate name="upper-adder.and1" type="AND"/>
        <gate name="upper-adder.xor1" type="XOR"/>
        <signal from="lower-adder.and1" to="carry-or.B"/>
        <signal from="lower-adder.xor1" to="upper-adder.and1.B:upper-adder.xor1.B"/>
        <signal from="upper-adder.and1" to="carry-or.A"/>
        <output name="CARRY-OUT" from="carry-or"/>
        <output name="SUM" from="upper-adder.xor1"/>
        <input name="A" to="lower-adder.and1.A:lower-adder.xor1.A"/>
        <input name="B" to="lower-adder.and1.B:lower-adder.xor1.B"/>
        <input name="CARRY-IN" to="upper-adder.and1.A:upper-adder.xor1.A"/>
    </module>
    <module name="4-bit-adder">
        <gate name="bit0.carry-or" type="OR"/>
        <gate name="bit0.lower-adder.and1" type="AND"/>
        <gate name="bit0.lower-adder.xor1" type="XOR"/>
        <gate name="bit0.upper-adder.and1" type="AND"/>
        <gate name="bit0.upper-adder.xor1" type="XOR"/>
        <gate name="bit1.carry-or" type="OR"/>
        <gate name="bit1.lower-adder.and1" type="AND"/>
        <gate name="bit1.lower-adder.xor1" type="XOR"/>
        <gate name="bit1.upper-adder.and1" type="AND"/>
        <gate name="bit1.upper-adder.xor1" type="XOR"/>
        <gate name="bit2.carry-or" type="OR"/>
        <gate name="bit2.lower-adder.and1" type="AND"/>
        <gate name="bit2.lower-adder.xor1" type="XOR"/>
        <gate name="bit2.upper-adder.and1" type="AND"/>
        <gate name="bit2.upper-adder.xor1" type="XOR"/>
        <gate name="bit3.carry-or" type="OR"/>
        <gate name="bit3.lower-adder.and1" type="AND"/>
        <gate name="bit3.lower-adder.xor1" type="XOR"/>
        <gate name="bit3.upper-adder.and1" type="AND"/>
        <gate name="bit3.upper-adder.xor1" type="XOR"/>
        <signal from="bit0.carry-or" to="bit1.upper-adder.and1.A:bit1.upper-adder.xor1.A"/>
        <signal from="bit0.lower-adder.and1" to="bit0.carry-or.B"/>
        <signal from="bit0.lower-adder.xor1" to="bit0.upper-adder.and1.B:bit0.upper-adder.xor1.B"/>
        <signal from="bit0.upper-adder.and1" to="bit0.carry-or.A"/>
        <signal from="bit1.carry-or" to="bit2.upper-adder.and1.A:bit2.upper-adder.xor1.A"/>
        <signal from="bit1.lower-adder.and1" to="bit1.carry-or.B"/>
        <signal from="bit1.lower-adder.xor1" to="bit1.upper-adder.and1.B:bit1.upper-adder.xor1.B"/>
        <signal from="bit1.upper-adder.and1" to="bit1.carry-or.A"/>
        <signal from="bit2.carry-or" to="bit3.upper-adder.and1.A:bit3.upper-adder.xor1.A"/>
        <signal from="bit2.lower-adder.and1" to="bit2.carry-or.B"/>
        <signal from="bit2.lower-adder.xor1" to="bit2.upper-adder.and1.B:bit2.upper-adder.xor1.B"/>
        <signal from="bit2.upper-adder.and1" to="bit2.carry-or.A"/>
        <signal from="bit3.lower-adder.and1" to="bit3.carry-or.B"/>
        <signal from="bit3.lower-adder.xor1" to="bit3.upper-adder.and1.B:bit3.upper-adder.xor1.B"/>
        <signal from="bit3.upper-adder.and1" to="bit3.carry-or.A"/>
        <output name="CARRY-OUT" from="bit3.carry-or"/>
        <input name="CARRY-IN" to="bit0.upper-adder.and1.A:bit0.upper-adder.xor1.A"/>
    </module>
    <module name="8-bit-adder">
        <gate name="lsb.bit0.carry-or" type="OR"/>
        <gate name="lsb.bit0.lower-adder.and1" type="AND"/>
        <gate name="lsb.bit0.lower-adder.xor1" type="XOR"/>
        <gate name="lsb.bit0.upper-adder.and1" type="AND"/>
        <gate name="lsb.bit0.upper-adder.xor1" type="XOR"/>
        <gate name="lsb.bit1.carry-or" type="OR"/>
        <gate name="lsb.bit1.lower-adder.and1" type="AND"/>
        <gate name="lsb.bit1.lower-adder.xor1" type="XOR"/>
        <gate name="lsb.bit1.upper-adder.and1" type="AND"/>
        <gate name="lsb.bit1.upper-adder.xor1" type="XOR"/>
        <gate name="lsb.bit2.carry-or" type="OR"/>
        <gate name="lsb.bit2.lower-adder.and1" type="AND"/>
        <gate name="lsb.bit2.lower-adder.xor1" type="XOR"/>
        <gate name="lsb.bit2.upper-adder.and1" type="AND"/>
        <gate name="lsb.bit2.upper-adder.xor1" type="XOR"/>
        <gate name="lsb.bit3.carry-or" type="OR"/>
        <gate name="lsb.bit3.lower-adder.and1" type="AND"/>
        <gate name="lsb.bit3.lower-adder.xor1" type="XOR"/>
        <gate name="lsb.bit3.upper-adder.and1" type="AND"/>
        <gate name="lsb.bit3.upper-adder.xor1" type="XOR"/>
        <gate name="msb.bit0.carry-or" type="OR"/>
        <gate name="msb.bit0.lower-adder.and1" type="AND"/>
        <gate name="msb.bit0.lower-adder.xor1" type="XOR"/>
        <gate name="msb.bit0.upper-adder.and1" type="AND"/>
        <gate name="msb.bit0.upper-adder.xor1" type="XOR"/>
        <gate name="msb.bit1.carry-or" type="OR"/>
        <gate name="msb.bit1.lower-adder.and1" type="AND"/>
        <gate name="msb.bit1.lower-adder.xor1" type="XOR"/>
        <gate name="msb.bit1.upper-adder.and1" type="AND"/>
        <gate name="msb.bit1.upper-adder.xor1" type="XOR"/>
        <gate name="msb.bit2.carry-or" type="OR"/>
        <gate name="msb.bit2.lower-adder.and1" type="AND"/>
        <gate name="msb.bit2.lower-adder.xor1" type="XOR"/>
        <gate name="msb.bit2.upper-adder.and1" type="AND"/>
        <gate name="msb.bit2.upper-adder.xor1" type="XOR"/>
        <gate name="msb.bit3.carry-or" type="OR"/>
        <gate name="msb.bit3.lower-adder.and1" type="AND"/>
        <gate name="msb.bit3.lower-adder.xor1" type="XOR"/>
        <gate name="msb.bit3.upper-adder.and1" type="AND"/>
        <gate name="msb.bit3.upper-adder.xor1" type="XOR"/>
        <signal from="lsb.bit0.carry-or" to="lsb.bit1.upper-adder.and1.A:lsb.bit1.upper-adder.xor1.A"/>
        <signal from="lsb.bit0.lower-adder.and1" to="lsb.bit0.carry-or.B"/>
        <signal from="lsb.bit0.lower-adder.xor1" to="lsb.bit0.upper-adder.and1.B:lsb.bit0.upper-adder.xor1.B"/>
        <signal from="lsb.bit0.upper-adder.and1" to="lsb.bit0.carry-or.A"/>
        <signal from="lsb.bit1.carry-or" to="lsb.bit2.upper-adder.and1.A:lsb.bit2.upper-adder.xor1.A"/>
        <signal from="lsb.bit1.lower-adder.and1" to="lsb.bit1.carry-or.B"/>
        <signal from="lsb.bit1.lower-adder.xor1" to="lsb.bit1.upper-adder.and1.B:lsb.bit1.upper-adder.xor1.B"/>
        <signal from="lsb.bit1.upper-adder.and1" to="lsb.bit1.carry-or.A"/>
        <signal from="lsb.bit2.carry-or" to="lsb.bit3.upper-adder.and1.A:lsb.bit3.upper-adder.xor1.A"/>
        <signal from="lsb.bit2.lower-adder.and1" to="lsb.bit2.carry-or.B"/>
        <signal from="lsb.bit2.lower-adder.xor1" to="lsb.bit2.upper-adder.and1.B:lsb.bit2.upper-adder.xor1.B"/>
        <signal from="lsb.bit2.upper-adder.and1" to="lsb.bit2.carry-or.A"/>
        <signal from="lsb.bit3.carry-or" to="msb.bit0.upper-adder.and1.A:msb.bit0.upper-adder.xor1.A"/>
        <signal from="lsb.bit3.lower-adder.and1" to="lsb.bit3.carry-or.B"/>
        <signal from="lsb.bit3.lower-adder.xor1" to="lsb.bit3.upper-adder.and1.B:lsb.bit3.upper-adder.xor1.B"/>
        <signal from="lsb.bit3.upper-adder.and1" to="lsb.bit3.carry-or.A"/>
        <signal from="msb.bit0.carry-or" to="msb.bit1.upper-adder.and1.A:msb.bit1.upper-adder.xor1.A"/>
        <signal from="msb.bit0.lower-adder.and1" to="msb.bit0.carry-or.B"/>
        <signal from="msb.bit0.lower-adder.xor1" to="msb.bit0.upper-adder.and1.B:msb.bit0.upper-adder.xor1.B"/>
        <signal from="msb.bit0.upper-adder.and1" to="msb.bit0.carry-or.A"/>
        <signal from="msb.bit1.carry-or" to="msb.bit2.upper-adder.and1.A:msb.bit2.upper-adder.xor1.A"/>
        <signal from="msb.bit1.lower-adder.and1" to="msb.bit1.carry-or.B"/>
        <signal from="msb.bit1.lower-adder.xor1" to="msb.bit1.upper-adder.and1.B:msb.bit1.upper-adder.xor1.B"/>
        <signal from="msb.bit1.upper-adder.and1" to="msb.bit1.carry-or.A"/>
        <signal from="msb.bit2.carry-or" to="msb.bit3.upper-adder.and1.A:msb.bit3.upper-adder.xor1.A"/>
        <signal from="msb.bit2.lower-adder.and1" to="msb.bit2.carry-or.B"/>
        <signal from="msb.bit2.lower-adder.xor1" to="msb.bit2.upper-adder.and1.B:msb.bit2.upper-adder.xor1.B"/>
        <signal from="msb.bit2.upper-adder.and1" to="msb.bit2.carry-or.A"/>
        <signal from="msb.bit3.lower-adder.and1" to="msb.bit3.carry-or.B"/>
        <signal from="msb.bit3.lower-adder.xor1" to="msb.bit3.upper-adder.and1.B:msb.bit3.upper-adder.xor1.B"/>
        <signal from="msb.bit3.upper-adder.and1" to="msb.bit3.carry-or.A"/>
        <output name="CARRY-OUT" from="msb.bit3.carry-or"/>
        <input name="CARRY-IN" to="lsb.bit0.upper-adder.and1.A:lsb.bit0.upper-adder.xor1.A"/>
    </module>
    <module name="32-bit-adder">
        <gate name="llsb.lsb.bit0.carry-or" type="OR"/>
        <gate name="llsb.lsb.bit0.lower-adder.and1" type="AND"/>
        <gate name="llsb.lsb.bit0.lower-adder.xor1" type="XOR"/>
        <gate name="llsb.lsb.bit0.upper-adder.and1" type="AND"/>
        <gate name="llsb.lsb.bit0.upper-adder.xor1" type="XOR"/>
        <gate name="llsb.lsb.bit1.carry-or" type="OR"/>
        <gate name="llsb.lsb.bit1.lower-adder.and1" type="AND"/>
        <gate name="llsb.lsb.bit1.lower-adder.xor1" type="XOR"/>
        <gate name="llsb.lsb.bit1.upper-adder.and1" type="AND"/>
        <gate name="llsb.lsb.bit1.upper-adder.xor1" type="XOR"/>
        <gate name="llsb.lsb.bit2.carry-or" type="OR"/>
        <gate name="llsb.lsb.bit2.lower-adder.and1" type="AND"/>
        <gate name="llsb.lsb.bit2.lower-adder.xor1" type="XOR"/>
        <gate name="llsb.lsb.bit2.upper-adder.and1" type="AND"/>
        <gate name="llsb.lsb.bit2.upper-adder.xor1" type="XOR"/>
        <gate name="llsb.lsb.bit3.carry-or" type="OR"/>
        <gate name="llsb.lsb.bit3.lower-adder.and1" type="AND"/>
        <gate name="llsb.lsb.bit3.lower-adder.xor1" type="XOR"/>
        <gate name="llsb.lsb.bit3.upper-adder.and1" type="AND"/>
        <gate name="llsb.lsb.bit3.upper-adder.xor1" type="XOR"/>
        <gate name="llsb.msb.bit0.carry-or" type="OR"/>
        <gate name="llsb.msb.bit0.lower-adder.and1" type="AND"/>
        <gate name="llsb.msb.bit0.lower-adder.xor1" type="XOR"/>
        <gate name="llsb.msb.bit0.upper-adder.and1" type="AND"/>
        <gate name="llsb.msb.bit0.upper-adder.xor1" type="XOR"/>
        <gate name="llsb.msb.bit1.carry-or" type="OR"/>
        <gate name="llsb.msb.bit1.lower-adder.and1" type="AND"/>
        <gate name="llsb.msb.bit1.lower-adder.xor1" type="XOR"/>
        <gate name="llsb.msb.bit1.upper-adder.and1" type="AND"/>
        <gate name="llsb.msb.bit1.upper-adder.xor1" type="XOR"/>
        <gate name="llsb.msb.bit2.carry-or" type="OR"/>
        <gate name="llsb.msb.bit2.lower-adder.and1" type="AND"/>
        <gate name="llsb.msb.bit2.lower-adder.xor1" type="XOR"/>
        <gate name="llsb.msb.bit2.upper-adder.and1" type="AND"/>
        <gate name="llsb.msb.bit2.upper-adder.xor1" type="XOR"/>
        <gate name="llsb.msb.bit3.carry-or" type="OR"/>
        <gate name="llsb.msb.bit3.lower-adder.and1" type="AND"/>
        <gate name="llsb.msb.bit3.lower-adder.xor1" type="XOR"/>
        <gate name="llsb.msb.bit3.upper-adder.and1" type="AND"/>
        <gate name="llsb.msb.bit3.upper-adder.xor1" type="XOR"/>
        <gate name="lmsb.lsb.bit0.carry-or" type="OR"/>
        <gate name="lmsb.lsb.bit0.lower-adder.and1" type="AND"/>
        <gate name="lmsb.lsb.bit0.lower-adder.xor1" type="XOR"/>
        <gate name="lmsb.lsb.bit0.upper-adder.and1" type="AND"/>
        <gate name="lmsb.lsb.bit0.upper-adder.xor1" type="XOR"/>
        <gate name="lmsb.lsb.bit1.carry-or" type="OR"/>
        <gate name="lmsb.lsb.bit1.lower-adder.and1" type="AND"/>
        <gate name="lmsb.lsb.bit1.lower-adder.xor1" type="XOR"/>
        <gate name="lmsb.lsb.bit1.upper-adder.and1" type="AND"/>
        <gate name="lmsb.lsb.bit1.upper-adder.xor1" type="XOR"/>
        <gate name="lmsb.lsb.bit2.carry-or" type="OR"/>
        <gate name="lmsb.lsb.bit2.lower-adder.and1" type="AND"/>
        <gate name="lmsb.lsb.bit2.lower-adder.xor1" type="XOR"/>
        <gate name="lmsb.lsb.bit2.upper-adder.and1" type="AND"/>
        <gate name="lmsb.lsb.bit2.upper-adder.xor1" type="XOR"/>
        <gate name="lmsb.lsb.bit3.carry-or" type="OR"/>
        <gate name="lmsb.lsb.bit3.lower-adder.and1" type="AND"/>
        <gate name="lmsb.lsb.bit3.lower-adder.xor1" type="XOR"/>
        <gate name="lmsb.lsb.bit3.upper-adder.and1" type="AND"/>
        <gate name="lmsb.lsb.bit3.upper-adder.xor1" type="XOR"/>
        <gate name="lmsb.msb.bit0.carry-or" type="OR"/>
        <gate name="lmsb.msb.bit0.lower-adder.and1" type="AND"/>
        <gate name="lmsb.msb.bit0.lower-adder.xor1" type="XOR"/>
        <gate name="lmsb.msb.bit0.upper-adder.and1" type="AND"/>
        <gate name="lmsb.msb.bit0.upper-adder.xor1" type="XOR"/>
        <gate name="lmsb.msb.bit1.carry-or" type="OR"/>
        <gate name="lmsb.msb.bit1.lower-adder.and1" type="AND"/>
        <gate name="lmsb.msb.bit1.lower-adder.xor1" type="XOR"/>
        <gate name="lmsb.msb.bit1.upper-adder.and1" type="AND"/>
        <gate name="lmsb.msb.bit1.upper-adder.xor1" type="XOR"/>
        <gate name="lmsb.msb.bit2.carry-or" type="OR"/>
        <gate name="lmsb.msb.bit2.lower-adder.and1" type="AND"/>
        <gate name="lmsb.msb.bit2.lower-adder.xor1" type="XOR"/>
        <gate name="lmsb.msb.bit2.upper-adder.and1" type="AND"/>
        <gate name="lmsb.msb.bit2.upper-adder.xor1" type="XOR"/>
        <gate name="lmsb.msb.bit3.carry-or" type="OR"/>
        <gate name="lmsb.msb.bit3.lower-adder.and1" type="AND"/>
        <gate name="lmsb.msb.bit3.lower-adder.xor1" type="XOR"/>
        <gate name="lmsb.msb.bit3.upper-adder.and1" type="AND"/>
        <gate name="lmsb.msb.bit3.upper-adder.xor1" type="XOR"/>
        <gate name="mlsb.lsb.bit0.carry-or" type="OR"/>
        <gate name="mlsb.lsb.bit0.lower-adder.and1" type="AND"/>
        <gate name="mlsb.lsb.bit0.lower-adder.xor1" type="XOR"/>
        <gate name="mlsb.lsb.bit0.upper-adder.and1" type="AND"/>
        <gate name="mlsb.lsb.bit0.upper-adder.xor1" type="XOR"/>
        <gate name="mlsb.lsb.bit1.carry-or" type="OR"/>
        <gate name="mlsb.lsb.bit1.lower-adder.and1" type="AND"/>
        <gate name="mlsb.lsb.bit1.lower-adder.xor1" type="XOR"/>
        <gate name="mlsb.lsb.bit1.upper-adder.and1" type="AND"/>
        <gate name="mlsb.lsb.bit1.upper-adder.xor1" type="XOR"/>
        <gate name="mlsb.lsb.bit2.carry-or" type="OR"/>
        <gate name="mlsb.lsb.bit2.lower-adder.and1" type="AND"/>
        <gate name="mlsb.lsb.bit2.lower-adder.xor1" type="XOR"/>
        <gate name="mlsb.lsb.bit2.upper-adder.and1" type="AND"/>
        <gate name="mlsb.lsb.bit2.upper-adder.xor1" type="XOR"/>
        <gate name="mlsb.lsb.bit3.carry-or" type="OR"/>
        <gate name="mlsb.lsb.bit3.lower-adder.and1" type="AND"/>
        <gate name="mlsb.lsb.bit3.lower-adder.xor1" type="XOR"/>
        <gate name="mlsb.lsb.bit3.upper-adder.and1" type="AND"/>
        <gate name="mlsb.lsb.bit3.upper-adder.xor1" type="XOR"/>
        <gate name="mlsb.msb.bit0.carry-or" type="OR"/>
        <gate name="mlsb.msb.bit0.lower-adder.and1" type="AND"/>
        <gate name="mlsb.msb.bit0.lower-adder.xor1" type="XOR"/>
        <gate name="mlsb.msb.bit0.upper-adder.and1" type="AND"/>
        <gate name="mlsb.msb.bit0.upper-adder.xor1" type="XOR"/>
        <gate name="mlsb.msb.bit1.carry-or" type="OR"/>
        <gate name="mlsb.msb.bit1.lower-adder.and1" type="AND"/>
        <gate name="mlsb.msb.bit1.lower-adder.xor1" type="XOR"/>
        <gate name="mlsb.msb.bit1.upper-adder.and1" type="AND"/>
        <gate name="mlsb.msb.bit1.upper-adder.xor1" type="XOR"/>
        <gate name="mlsb.msb.bit2.carry-or" type="OR"/>
        <gate name="mlsb.msb.bit2.lower-adder.and1" type="AND"/>
        <gate name="mlsb.msb.bit2.lower-adder.xor1" type="XOR"/>
        <gate name="mlsb.msb.bit2.upper-adder.and1" type="AND"/>
        <gate name="mlsb.msb.bit2.upper-adder.xor1" type="XOR"/>
        <gate name="mlsb.msb.bit3.carry-or" type="OR"/>
        <gate name="mlsb.msb.bit3.lower-adder.and1" type="AND"/>
        <gate name="mlsb.msb.bit3.lower-adder.xor1" type="XOR"/>
        <gate name="mlsb.msb.bit3.upper-adder.and1" type="AND"/>
        <gate name="mlsb.msb.bit3.upper-adder.xor1" type="XOR"/>
        <gate name="mmsb.lsb.bit0.carry-or" type="OR"/>
        <gate name="mmsb.lsb.bit0.lower-adder.and1" type="AND"/>
        <gate name="mmsb.lsb.bit0.lower-adder.xor1" type="XOR"/>
        <gate name="mmsb.lsb.bit0.upper-adder.and1" type="AND"/>
        <gate name="mmsb.lsb.bit0.upper-adder.xor1" type="XOR"/>
        <gate name="mmsb.lsb.bit1.carry-or" type="OR"/>
        <gate name="mmsb.lsb.bit1.lower-adder.and1" type="AND"/>
        <gate name="mmsb.lsb.bit1.lower-adder.xor1" type="XOR"/>
        <gate name="mmsb.lsb.bit1.upper-adder.and1" type="AND"/>
        <gate name="mmsb.lsb.bit1.upper-adder.xor1" type="XOR"/>
        <gate name="mmsb.lsb.bit2.carry-or" type="OR"/>
        <gate name="mmsb.lsb.bit2.lower-adder.and1" type="AND"/>
        <gate name="mmsb.lsb.bit2.lower-adder.xor1" type="XOR"/>
        <gate name="mmsb.lsb.bit2.upper-adder.and1" type="AND"/>
        <gate name="mmsb.lsb.bit2.upper-adder.xor1" type="XOR"/>
        <gate name="mmsb.lsb.bit3.carry-or" type="OR"/>
        <gate name="mmsb.lsb.bit3.lower-adder.and1" type="AND"/>
        <gate name="mmsb.lsb.bit3.lower-adder.xor1" type="XOR"/>
        <gate name="mmsb.lsb.bit3.upper-adder.and1" type="AND"/>
        <gate name="mmsb.lsb.bit3.upper-adder.xor1" type="XOR"/>
        <gate name="mmsb.msb.bit0.carry-or" type="OR"/>
        <gate name="mmsb.msb.bit0.lower-adder.and1" type="AND"/>
        <gate name="mmsb.msb.bit0.lower-adder.xor1" type="XOR"/>
        <gate name="mmsb.msb.bit0.upper-adder.and1" type="AND"/>
        <gate name="mmsb.msb.bit0.upper-adder.xor1" type="XOR"/>
        <gate name="mmsb.msb.bit1.carry-or" type="OR"/>
        <gate name="mmsb.msb.bit1.lower-adder.and1" type="AND"/>
        <gate name="mmsb.msb.bit1.lower-adder.xor1" type="XOR"/>
        <gate name="mmsb.msb.bit1.upper-adder.and1" type="AND"/>
        <gate name="mmsb.msb.bit1.upper-adder.xor1" type="XOR"/>
        <gate name="mmsb.msb.bit2.carry-or" type="OR"/>
        <gate name="mmsb.msb.bit2.lower-adder.and1" type="AND"/>
        <gate name="mmsb.msb.bit2.lower-adder.xor1" type="XOR"/>
        <gate name="mmsb.msb.bit2.upper-adder.and1" type="AND"/>
        <gate name="mmsb.msb.bit2.upper-adder.xor1" type="XOR"/>
        <gate name="mmsb.msb.bit3.carry-or" type="OR"/>
        <gate name="mmsb.msb.bit3.lower-adder.and1" type="AND"/>
        <gate name="mmsb.msb.bit3.lower-adder.xor1" type="XOR"/>
        <gate name="mmsb.msb.bit3.upper-adder.and1" type="AND"/>
        <gate name="mmsb.msb.bit3.upper-adder.xor1" type="XOR"/>
        <signal from="llsb.lsb.bit0.carry-or" to="llsb.lsb.bit1.upper-adder.and1.A:llsb.lsb.bit1.upper-adder.xor1.A"/>
        <signal from="llsb.lsb.bit0.lower-adder.and1" to="llsb.lsb.bit0.carry-or.B"/>
        <signal from="llsb.lsb.bit0.lower-adder.xor1" to="llsb.lsb.bit0.upper-adder.and1.B:llsb.lsb.bit0.upper-adder.xor1.B"/>
        <signal from="llsb.lsb.bit0.upper-adder.and1" to="llsb.lsb.bit0.carry-or.A"/>
        <signal from="llsb.lsb.bit1.carry-or" to="llsb.lsb.bit2.upper-adder.and1.A:llsb.lsb.bit2.upper-adder.xor1.A"/>
        <signal from="llsb.lsb.bit1.lower-adder.and1" to="llsb.lsb.bit1.carry-or.B"/>
        <signal from="llsb.lsb.bit1.lower-adder.xor1" to="llsb.lsb.bit1.upper-adder.and1.B:llsb.lsb.bit1.upper-adder.xor1.B"/>
        <signal from="llsb.lsb.bit1.upper-adder.and1" to="llsb.lsb.bit1.carry-or.A"/>
        <signal from="llsb.lsb.bit2.carry-or" to="llsb.lsb.bit3.upper-adder.and1.A:llsb.lsb.bit3.upper-adder.xor1.A"/>
        <signal from="llsb.lsb.bit2.lower-adder.and1" to="llsb.lsb.bit2.carry-or.B"/>
        <signal from="llsb.lsb.bit2.lower-adder.xor1" to="llsb.lsb.bit2.upper-adder.and1.B:llsb.lsb.bit2.upper-adder.xor1.B"/>
        <signal from="llsb.lsb.bit2.upper-adder.and1" to="llsb.lsb.bit2.carry-or.A"/>
        <signal from="llsb.lsb.bit3.carry-or" to="llsb.msb.bit0.upper-adder.and1.A:llsb.msb.bit0.upper-adder.xor1.A"/>
        <signal from="llsb.lsb.bit3.lower-adder.and1" to="llsb.lsb.bit3.carry-or.B"/>
        <signal from="llsb.lsb.bit3.lower-adder.xor1" to="llsb.lsb.bit3.upper-adder.and1.B:llsb.lsb.bit3.upper-adder.xor1.B"/>
        <signal from="llsb.lsb.bit3.upper-adder.and1" to="llsb.lsb.bit3.carry-or.A"/>
        <signal from="llsb.msb.bit0.carry-or" to="llsb.msb.bit1.upper-adder.and1.A:llsb.msb.bit1.upper-adder.xor1.A"/>
        <signal from="llsb.msb.bit0.lower-adder.and1" to="llsb.msb.bit0.carry-or.B"/>
        <signal from="llsb.msb.bit0.lower-adder.xor1" to="llsb.msb.bit0.upper-adder.and1.B:llsb.msb.bit0.upper-adder.xor1.B"/>
        <signal from="llsb.msb.bit0.upper-adder.and1" to="llsb.msb.bit0.carry-or.A"/>
        <signal from="llsb.msb.bit1.carry-or" to="llsb.msb.bit2.upper-adder.and1.A:llsb.msb.bit2.upper-adder.xor1.A"/>
        <signal from="llsb.msb.bit1.lower-adder.and1" to="llsb.msb.bit1.carry-or.B"/>
        <signal from="llsb.msb.bit1.lower-adder.xor1" to="llsb.msb.bit1.upper-adder.and1.B:llsb.msb.bit1.upper-adder.xor1.B"/>
        <signal from="llsb.msb.bit1.upper-adder.and1" to="llsb.msb.bit1.carry-or.A"/>
        <signal from="llsb.msb.bit2.carry-or" to="llsb.msb.bit3.upper-adder.and1.A:llsb.msb.bit3.upper-adder.xor1.A"/>
        <signal from="llsb.msb.bit2.lower-adder.and1" to="llsb.msb.bit2.carry-or.B"/>
        <signal from="llsb.msb.bit2.lower-adder.xor1" to="llsb.msb.bit2.upper-adder.and1.B:llsb.msb.bit2.upper-adder.xor1.B"/>
        <signal from="llsb.msb.bit2.upper-adder.and1" to="llsb.msb.bit2.carry-or.A"/>
        <signal from="llsb.msb.bit3.carry-or" to="lmsb.lsb.bit0.upper-adder.and1.A:lmsb.lsb.bit0.upper-adder.xor1.A"/>
        <signal from="llsb.msb.bit3.lower-adder.and1" to="llsb.msb.bit3.carry-or.B"/>
        <signal from="llsb.msb.bit3.lower-adder.xor1" to="llsb.msb.bit3.upper-adder.and1.B:llsb.msb.bit3.upper-adder.xor1.B"/>
        <signal from="llsb.msb.bit3.upper-adder.and1" to="llsb.msb.bit3.carry-or.A"/>
        <signal from="lmsb.lsb.bit0.carry-or" to="lmsb.lsb.bit1.upper-adder.and1.A:lmsb.lsb.bit1.upper-adder.xor1.A"/>
        <signal from="lmsb.lsb.bit0.lower-adder.and1" to="lmsb.lsb.bit0.carry-or.B"/>
        <signal from="lmsb.lsb.bit0.lower-adder.xor1" to="lmsb.lsb.bit0.upper-adder.and1.B:lmsb.lsb.bit0.upper-adder.xor1.B"/>
        <signal from="lmsb.lsb.bit0.upper-adder.and1" to="lmsb.lsb.bit0.carry-or.A"/>
        <signal from="lmsb.lsb.bit1.carry-or" to="lmsb.lsb.bit2.upper-adder.and1.A:lmsb.lsb.bit2.upper-adder.xor1.A"/>
        <signal from="lmsb.lsb.bit1.lower-adder.and1" to="lmsb.lsb.bit1.carry-or.B"/>
        <signal from="lmsb.lsb.bit1.lower-adder.xor1" to="lmsb.lsb.bit1.upper-adder.and1.B:lmsb.lsb.bit1.upper-adder.xor1.B"/>
        <signal from="lmsb.lsb.bit1.upper-adder.and1" to="lmsb.lsb.bit1.carry-or.A"/>
        <signal from="lmsb.lsb.bit2.carry-or" to="lmsb.lsb.bit3.upper-adder.and1.A:lmsb.lsb.bit3.upper-adder.xor1.A"/>
        <signal from="lmsb.lsb.bit2.lower-adder.and1" to="lmsb.lsb.bit2.carry-or.B"/>
        <signal from="lmsb.lsb.bit2.lower-adder.xor1" to="lmsb.lsb.bit2.upper-adder.and1.B:lmsb.lsb.bit2.upper-adder.xor1.B"/>
        <signal from="lmsb.lsb.bit2.upper-adder.and1" to="lmsb.lsb.bit2.carry-or.A"/>
        <signal from="lmsb.lsb.bit3.carry-or" to="lmsb.msb.bit0.upper-adder.and1.A:lmsb.msb.bit0.upper-adder.xor1.A"/>
        <signal from="lmsb.lsb.bit3.lower-adder.and1" to="lmsb.lsb.bit3.carry-or.B"/>
        <signal from="lmsb.lsb.bit3.lower-adder.xor1" to="lmsb.lsb.bit3.upper-adder.and1.B:lmsb.lsb.bit3.upper-adder.xor1.B"/>
        <signal from="lmsb.lsb.bit3.upper-adder.and1" to="lmsb.lsb.bit3.carry-or.A"/>
        <signal from="lmsb.msb.bit0.carry-or" to="lmsb.msb.bit1.upper-adder.and1.A:lmsb.msb.bit1.upper-adder.xor1.A"/>
        <signal from="lmsb.msb.bit0.lower-adder.and1" to="lmsb.msb.bit0.carry-or.B"/>
        <signal from="lmsb.msb.bit0.lower-adder.xor1" to="lmsb.msb.bit0.upper-adder.and1.B:lmsb.msb.bit0.upper-adder.xor1.B"/>
        <signal from="lmsb.msb.bit0.upper-adder.and1" to="lmsb.msb.bit0.carry-or.A"/>
        <signal from="lmsb.msb.bit1.carry-or" to="lmsb.msb.bit2.upper-adder.and1.A:lmsb.msb.bit2.upper-adder.xor1.A"/>
        <signal from="lmsb.msb.bit1.lower-adder.and1" to="lmsb.msb.bit1.carry-or.B"/>
        <signal from="lmsb.msb.bit1.lower-adder.xor1" to="lmsb.msb.bit1.upper-adder.and1.B:lmsb.msb.bit1.upper-adder.xor1.B"/>
        <signal from="lmsb.msb.bit1.upper-adder.and1" to="lmsb.msb.bit1.carry-or.A"/>
        <signal from="lmsb.msb.bit2.carry-or" to="lmsb.msb.bit3.upper-adder.and1.A:lmsb.msb.bit3.upper-adder.xor1.A"/>
        <signal from="lmsb.msb.bit2.lower-adder.and1" to="lmsb.msb.bit2.carry-or.B"/>
        <signal from="lmsb.msb.bit2.lower-adder.xor1" to="lmsb.msb.bit2.upper-adder.and1.B:lmsb.msb.bit2.upper-adder.xor1.B"/>
        <signal from="lmsb.msb.bit2.upper-adder.and1" to="lmsb.msb.bit2.carry-or.A"/>
        <signal from="lmsb.msb.bit3.carry-or" to="mlsb.lsb.bit0.upper-adder.and1.A:mlsb.lsb.bit0.upper-adder.xor1.A"/>
        <signal from="lmsb.msb.bit3.lower-adder.and1" to="lmsb.msb.bit3.carry-or.B"/>
        <signal from="lmsb.msb.bit3.lower-adder.xor1" to="lmsb.msb.bit3.upper-adder.and1.B:lmsb.msb.bit3.upper-adder.xor1.B"/>
        <signal from="lmsb.msb.bit3.upper-adder.and1" to="lmsb.msb.bit3.carry-or.A"/>
        <signal from="mlsb.lsb.bit0.carry-or" to="mlsb.lsb.bit1.upper-adder.and1.A:mlsb.lsb.bit1.upper-adder.xor1.A"/>
        <signal from="mlsb.lsb.bit0.lower-adder.and1" to="mlsb.lsb.bit0.carry-or.B"/>
        <signal from="mlsb.lsb.bit0.lower-adder.xor1" to="mlsb.lsb.bit0.upper-adder.and1.B:mlsb.lsb.bit0.upper-adder.xor1.B"/>
        <signal from="mlsb.lsb.bit0.upper-adder.and1" to="mlsb.lsb.bit0.carry-or.A"/>
        <signal from="mlsb.lsb.bit1.carry-or" to="mlsb.lsb.bit2.upper-adder.and1.A:mlsb.lsb.bit2.upper-adder.xor1.A"/>
        <signal from="mlsb.lsb.bit1.lower-adder.and1" to="mlsb.lsb.bit1.carry-or.B"/>
        <signal from="mlsb.lsb.bit1.lower-adder.xor1" to="mlsb.lsb.bit1.upper-adder.and1.B:mlsb.lsb.bit1.upper-adder.xor1.B"/>
        <signal from="mlsb.lsb.bit1.upper-adder.and1" to="mlsb.lsb.bit1.carry-or.A"/>
        <signal from="mlsb.lsb.bit2.carry-or" to="mlsb.lsb.bit3.upper-adder.and1.A:mlsb.lsb.bit3.upper-adder.xor1.A"/>
        <signal from="mlsb.lsb.bit2.lower-adder.and1" to="mlsb.lsb.bit2.carry-or.B"/>
        <signal from="mlsb.lsb.bit2.lower-adder.xor1" to="mlsb.lsb.bit2.upper-adder.and1.B:mlsb.lsb.bit2.upper-adder.xor1.B"/>
        <signal from="mlsb.lsb.bit2.upper-adder.and1" to="mlsb.lsb.bit2.carry-or.A"/>
        <signal from="mlsb.lsb.bit3.carry-or" to="mlsb.msb.bit0.upper-adder.and1.A:mlsb.msb.bit0.upper-adder.xor1.A"/>
        <signal from="mlsb.lsb.bit3.lower-adder.and1" to="mlsb.lsb.bit3.carry-or.B"/>
        <signal from="mlsb.lsb.bit3.lower-adder.xor1" to="mlsb.lsb.bit3.upper-adder.and1.B:mlsb.lsb.bit3.upper-adder.xor1.B"/>
        <signal from="mlsb.lsb.bit3.upper-adder.and1" to="mlsb.lsb.bit3.carry-or.A"/>
        <signal from="mlsb.msb.bit0.carry-or" to="mlsb.msb.bit1.upper-adder.and1.A:mlsb.msb.bit1.upper-adder.xor1.A"/>
        <signal from="mlsb.msb.bit0.lower-adder.and1" to="mlsb.msb.bit0.carry-or.B"/>
        <signal from="mlsb.msb.bit0.lower-adder.xor1" to="mlsb.msb.bit0.upper-adder.and1.B:mlsb.msb.bit0.upper-adder.xor1.B"/>
        <signal from="mlsb.msb.bit0.upper-adder.and1" to="mlsb.msb.bit0.carry-or.A"/>
        <signal from="mlsb.msb.bit1.carry-or" to="mlsb.msb.bit2.upper-adder.and1.A:mlsb.msb.bit2.upper-adder.xor1.A"/>
        <signal from="mlsb.msb.bit1.lower-adder.and1" to="mlsb.msb.bit1.carry-or.B"/>
        <signal from="mlsb.msb.bit1.lower-adder.xor1" to="mlsb.msb.bit1.upper-adder.and1.B:mlsb.msb.bit1.upper-adder.xor1.B"/>
        <signal from="mlsb.msb.bit1.upper-adder.and1" to="mlsb.msb.bit1.carry-or.A"/>
        <signal from="mlsb.msb.bit2.carry-or" to="mlsb.msb.bit3.upper-adder.and1.A:mlsb.msb.bit3.upper-adder.xor1.A"/>
        <signal from="mlsb.msb.bit2.lower-adder.and1" to="mlsb.msb.bit2.carry-or.B"/>
        <signal from="mlsb.msb.bit2.lower-adder.xor1" to="mlsb.msb.bit2.upper-adder.and1.B:mlsb.msb.bit2.upper-adder.xor1.B"/>
        <signal from="mlsb.msb.bit2.upper-adder.and1" to="mlsb.msb.bit2.carry-or.A"/>
        <signal from="mlsb.msb.bit3.carry-or" to="mmsb.lsb.bit0.upper-adder.and1.A:mmsb.lsb.bit0.upper-adder.xor1.A"/>
        <signal from="mlsb.msb.bit3.lower-adder.and1" to="mlsb.msb.bit3.carry-or.B"/>
        <signal from="mlsb.msb.bit3.lower-adder.xor1" to="mlsb.msb.bit3.upper-adder.and1.B:mlsb.msb.bit3.upper-adder.xor1.B"/>
        <signal from="mlsb.msb.bit3.upper-adder.and1" to="mlsb.msb.bit3.carry-or.A"/>
        <signal from="mmsb.lsb.bit0.carry-or" to="mmsb.lsb.bit1.upper-adder.and1.A:mmsb.lsb.bit1.upper-adder.xor1.A"/>
        <signal from="mmsb.lsb.bit0.lower-adder.and1" to="mmsb.lsb.bit0.carry-or.B"/>
        <signal from="mmsb.lsb.bit0.lower-adder.xor1" to="mmsb.lsb.bit0.upper-adder.and1.B:mmsb.lsb.bit0.upper-adder.xor1.B"/>
        <signal from="mmsb.lsb.bit0.upper-adder.and1" to="mmsb.lsb.bit0.carry-or.A"/>
        <signal from="mmsb.lsb.bit1.carry-or" to="mmsb.lsb.bit2.upper-adder.and1.A:mmsb.lsb.bit2.upper-adder.xor1.A"/>
        <signal from="mmsb.lsb.bit1.lower-adder.and1" to="mmsb.lsb.bit1.carry-or.B"/>
        <signal from="mmsb.lsb.bit1.lower-adder.xor1" to="mmsb.lsb.bit1.upper-adder.and1.B:mmsb.lsb.bit1.upper-adder.xor1.B"/>
        <signal from="mmsb.lsb.bit1.upper-adder.and1" to="mmsb.lsb.bit1.carry-or.A"/>
        <signal from="mmsb.lsb.bit2.carry-or" to="mmsb.lsb.bit3.upper-adder.and1.A:mmsb.lsb.bit3.upper-adder.xor1.A"/>
        <signal from="mmsb.lsb.bit2.lower-adder.and1" to="mmsb.lsb.bit2.carry-or.B"/>
        <signal from="mmsb.lsb.bit2.lower-adder.xor1" to="mmsb.lsb.bit2.upper-adder.and1.B:mmsb.lsb.bit2.upper-adder.xor1.B"/>
        <signal from="mmsb.lsb.bit2.upper-adder.and1" to="mmsb.lsb.bit2.carry-or.A"/>
        <signal from="mmsb.lsb.bit3.carry-or" to="mmsb.msb.bit0.upper-adder.and1.A:mmsb.msb.bit0.upper-adder.xor1.A"/>
        <signal from="mmsb.lsb.bit3.lower-adder.and1" to="mmsb.lsb.bit3.carry-or.B"/>
        <signal from="mmsb.lsb.bit3.lower-adder.xor1" to="mmsb.lsb.bit3.upper-adder.and1.B:mmsb.lsb.bit3.upper-adder.xor1.B"/>
        <signal from="mmsb.lsb.bit3.upper-adder.and1" to="mmsb.lsb.bit3.carry-or.A"/>
        <signal from="mmsb.msb.bit0.carry-or" to="mmsb.msb.bit1.upper-adder.and1.A:mmsb.msb.bit1.upper-adder.xor1.A"/>
        <signal from="mmsb.msb.bit0.lower-adder.and1" to="mmsb.msb.bit0.carry-or.B"/>
        <signal from="mmsb.msb.bit0.lower-adder.xor1" to="mmsb.msb.bit0.upper-adder.and1.B:mmsb.msb.bit0.upper-adder.xor1.B"/>
        <signal from="mmsb.msb.bit0.upper-adder.and1" to="mmsb.msb.bit0.carry-or.A"/>
        <signal from="mmsb.msb.bit1.carry-or" to="mmsb.msb.bit2.upper-adder.and1.A:mmsb.msb.bit2.upper-adder.xor1.A"/>
        <signal from="mmsb.msb.bit1.lower-adder.and1" to="mmsb.msb.bit1.carry-or.B"/>
        <signal from="mmsb.msb.bit1.lower-adder.xor1" to="mmsb.msb.bit1.upper-adder.and1.B:mmsb.msb.bit1.upper-adder.xor1.B"/>
        <signal from="mmsb.msb.bit1.upper-adder.and1" to="mmsb.msb.bit1.carry-or.A"/>
        <signal from="mmsb.msb.bit2.carry-or" to="mmsb.msb.bit3.upper-adder.and1.A:mmsb.msb.bit3.upper-adder.xor1.A"/>
        <signal from="mmsb.msb.bit2.lower-adder.and1" to="mmsb.msb.bit2.carry-or.B"/>
        <signal from="mmsb.msb.bit2.lower-adder.xor1" to="mmsb.msb.bit2.upper-adder.and1.B:mmsb.msb.bit2.upper-adder.xor1.B"/>
        <signal from="mmsb.msb.bit2.upper-adder.and1" to="mmsb.msb.bit2.carry-or.A"/>
        <signal from="mmsb.msb.bit3.lower-adder.and1" to="mmsb.msb.bit3.carry-or.B"/>
        <signal from="mmsb.msb.bit3.lower-adder.xor1" to="mmsb.msb.bit3.upper-adder.and1.B:mmsb.msb.bit3.upper-adder.xor1.B"/>
        <signal from="mmsb.msb.bit3.upper-adder.and1" to="mmsb.msb.bit3.carry-or.A"/>
        <output name="CARRY-OUT" from="mmsb.msb.bit3.carry-or"/>
        <input name="CARRY-IN" to="llsb.lsb.bit0.upper-adder.and1.A:llsb.lsb.bit0.upper-adder.xor1.A"/>
    </module>
</root>
