#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Mar 13 11:16:06 2020
# Process ID: 5936
# Current directory: F:/ELE3311_LAB/projet2/projet2_raph_oumou
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11940 F:\ELE3311_LAB\projet2\projet2_raph_oumou\projet2_raph_oumou.xpr
# Log file: F:/ELE3311_LAB/projet2/projet2_raph_oumou/vivado.log
# Journal file: F:/ELE3311_LAB/projet2/projet2_raph_oumou\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 684.125 ; gain = 71.102
update_compile_order -fileset sources_1
set_property top lumi [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'meta_harden' remains a black box since it has no binding entity [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:252]
WARNING: [VRFC 10-4940] 'msa_display' remains a black box since it has no binding entity [F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:351]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 740.344 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 757.840 ; gain = 17.496
set_property top msa_simon_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/simulate.log"
set_property top msa_simon [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'msa_simon_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj msa_simon_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sim_1/imports/Sources/msa_simon_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'msa_simon_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot msa_simon_tb_behav xil_defaultlib.msa_simon_tb -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot msa_simon_tb_behav xil_defaultlib.msa_simon_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon_tb
Built simulation snapshot msa_simon_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/ELE3311_LAB/projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "msa_simon_tb_behav -key {Behavioral:sim_1:Functional:msa_simon_tb} -tclbatch {msa_simon_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source msa_simon_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'msa_simon_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 773.480 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 13 12:40:29 2020...
