$date
	Fri Sep 26 13:49:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_part1 $end
$var wire 1 ! Q $end
$var reg 1 " R $end
$var reg 1 # S $end
$var reg 1 $ clk $end
$scope module uut $end
$var wire 1 ! Q $end
$var wire 1 % Qa $end
$var wire 1 & Qb $end
$var wire 1 " R $end
$var wire 1 ' R_g $end
$var wire 1 # S $end
$var wire 1 ( S_g $end
$var wire 1 $ clk $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
x&
x%
0$
0#
0"
x!
$end
#5000
1$
#10000
0$
#15000
1$
#20000
0$
1#
#25000
1!
1%
0&
1(
1$
#30000
0(
0$
#35000
1(
1$
#40000
0(
0$
1"
0#
#45000
1&
0!
0%
1'
1$
#50000
0'
0$
#55000
1'
1$
#60000
0'
0$
0"
#65000
1$
#70000
0$
#75000
1$
#80000
0$
1#
1"
#85000
0&
1'
1(
1$
