# FIFO_RTL_Verification
Presented here is Synchronous FIFO design using Verilog that is simulated using XSim software. In this project, we design and verify FIFO using different read and write logic. We have considered the random number of inputs with random operation of read and write operation.
