{"vcs1":{"timestamp_begin":1739189800.037245973, "rt":0.26, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739189800.382260270, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739189800.699370105, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739189799.807252826}
{"VCS_COMP_START_TIME": 1739189799.807252826}
{"VCS_COMP_END_TIME": 1739189800.916569483}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150356}}
