
---------- Begin Simulation Statistics ----------
final_tick                               371586345000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100852                       # Simulator instruction rate (inst/s)
host_mem_usage                                 715968                       # Number of bytes of host memory used
host_op_rate                                   185745                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   991.55                       # Real time elapsed on the host
host_tick_rate                              374751428                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     184176409                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371586                       # Number of seconds simulated
sim_ticks                                371586345000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.955886                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561264                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565925                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562262                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 29                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             201                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              172                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570518                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2692                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     184176409                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.715863                       # CPI: cycles per instruction
system.cpu.discardedOps                          4261                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894037                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086306                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169170                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       154328950                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.269116                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        371586345                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640473     53.01%     53.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082588      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84338620     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184176409                       # Class of committed instruction
system.cpu.tickCycles                       217257395                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1315278                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2631606                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          141                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1317154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           71                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2634404                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             71                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                447                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1314884                       # Transaction distribution
system.membus.trans_dist::CleanEvict              388                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315887                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315887                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           447                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3947940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3947940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    673591808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               673591808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316334                       # Request fanout histogram
system.membus.respLayer1.occupancy        22799273500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23669750000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1087                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2631242                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          557                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             697                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1316163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1316163                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           589                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          498                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3949919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3951654                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       293376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    674052864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              674346240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1315342                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336610304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2632592                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000081                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008973                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2632380     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    212      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2632592                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        13169724000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11849957991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5301000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  279                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  629                       # number of demand (read+write) hits
system.l2.demand_hits::total                      908                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 279                       # number of overall hits
system.l2.overall_hits::.cpu.data                 629                       # number of overall hits
system.l2.overall_hits::total                     908                       # number of overall hits
system.l2.demand_misses::.cpu.inst                310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316032                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316342                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               310                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316032                       # number of overall misses
system.l2.overall_misses::total               1316342                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37719000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 164548727000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164586446000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37719000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 164548727000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164586446000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              589                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1316661                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1317250                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             589                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1316661                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1317250                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.526316                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999522                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999311                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.526316                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999522                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999311                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 121674.193548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 125033.986256                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125033.195021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 121674.193548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 125033.986256                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125033.195021                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1314884                       # number of writebacks
system.l2.writebacks::total                   1314884                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316024                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316334                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316024                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316334                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31519000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 138227374000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 138258893000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31519000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 138227374000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 138258893000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.526316                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999305                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.526316                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999305                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 101674.193548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 105034.082965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105033.291703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 101674.193548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 105034.082965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105033.291703                       # average overall mshr miss latency
system.l2.replacements                        1315342                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1316358                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1316358                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1316358                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1316358                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          512                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              512                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          512                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          512                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               276                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   276                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315887                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 164530632000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  164530632000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1316163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1316163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 125034.012799                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 125034.012799                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315887                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 138212892000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 138212892000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 105034.012799                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 105034.012799                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37719000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37719000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            589                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.526316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.526316                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 121674.193548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 121674.193548                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31519000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31519000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.526316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.526316                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 101674.193548                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 101674.193548                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     18095000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     18095000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.291165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.291165                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124793.103448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124793.103448                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          137                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     14482000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     14482000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.275100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.275100                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 105708.029197                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105708.029197                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1019.021895                       # Cycle average of tags in use
system.l2.tags.total_refs                     2634254                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316366                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001156                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.024104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.636997                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1016.360794                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995139                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          664                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22390470                       # Number of tag accesses
system.l2.tags.data_accesses                 22390470                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          79360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336902144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336981504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        79360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         79360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    336610304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       336610304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1316024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1314884                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1314884                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            213571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         906659108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             906872679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       213571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           213571                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      905873718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            905873718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      905873718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           213571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        906659108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1812746397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5259536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002754132750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       264153                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       264153                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7971890                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5014317                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316334                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1314884                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265336                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5259536                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329360                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            329152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           329124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           328972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           328924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           329252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            328909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            328824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            328804                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            328576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            328512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            328744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           328756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           328728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           328684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           328620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           328676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           328844                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 144600532750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26326680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            243325582750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27462.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46212.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4737457                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4725864                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265336                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5259536                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1316116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1316119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1316214                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 258239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 258244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 263467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 263475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 264155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 264156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 264147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 264157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 264168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 264169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 264171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 264163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 264159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 264157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 264154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 264154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 264154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 264154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 258941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 258931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1061526                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    634.548407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   504.191783                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   372.256880                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        24341      2.29%      2.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19115      1.80%      4.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       430316     40.54%     44.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         8620      0.81%     45.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52409      4.94%     50.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5890      0.55%     50.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        41283      3.89%     54.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13827      1.30%     56.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       465725     43.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1061526                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       264153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.932872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.905193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.513343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        264150    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        264153                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       264153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.910858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.905610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.439432                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              689      0.26%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.00%      0.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10423      3.95%      4.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      0.00%      4.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20           252995     95.78%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        264153                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336981504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               336608832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336981504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336610304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       906.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       905.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    906.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    905.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  371586292000                       # Total gap between requests
system.mem_ctrls.avgGap                     141222.16                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        79360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336902144                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    336608832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 213570.818916933029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 906659107.723670601845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 905869756.866334795952                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264096                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5259536                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52603000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 243272979750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8838085719250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     42421.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46213.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1680392.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3789233700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2014021680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18795136080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13726324080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29332464720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      85256961690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      70893820320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       223807962270                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.304055                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 180589793000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12407980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 178588572000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3790076220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2014469490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18799362960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13728333780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29332464720.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      85265468370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70886656800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       223816832340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        602.327926                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 180570098750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12407980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 178608266250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    371586345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31734767                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31734767                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31734767                       # number of overall hits
system.cpu.icache.overall_hits::total        31734767                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          589                       # number of overall misses
system.cpu.icache.overall_misses::total           589                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47780000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47780000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47780000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47780000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31735356                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31735356                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31735356                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31735356                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 81120.543294                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 81120.543294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 81120.543294                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 81120.543294                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          557                       # number of writebacks
system.cpu.icache.writebacks::total               557                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          589                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     46602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46602000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     46602000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46602000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79120.543294                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79120.543294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79120.543294                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79120.543294                       # average overall mshr miss latency
system.cpu.icache.replacements                    557                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31734767                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31734767                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           589                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47780000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47780000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31735356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31735356                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 81120.543294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 81120.543294                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     46602000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46602000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79120.543294                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79120.543294                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            31.999700                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31735356                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               589                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53880.061121                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    31.999700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          63471301                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         63471301                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     83750063                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83750063                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83750111                       # number of overall hits
system.cpu.dcache.overall_hits::total        83750111                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2631887                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2631887                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2631910                       # number of overall misses
system.cpu.dcache.overall_misses::total       2631910                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 351374081000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 351374081000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 351374081000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 351374081000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86381950                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86381950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86382021                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86382021                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030468                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030468                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030468                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 133506.522506                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 133506.522506                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 133505.355806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 133505.355806                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1316358                       # number of writebacks
system.cpu.dcache.writebacks::total           1316358                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315238                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315238                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315238                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1316649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1316649                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1316661                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1316661                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 168516893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 168516893000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 168518412000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 168518412000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015242                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015242                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015242                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015242                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 127989.230995                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 127989.230995                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 127989.218181                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 127989.218181                       # average overall mshr miss latency
system.cpu.dcache.replacements                1316597                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31851000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2043701                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2043701                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62946.640316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62946.640316                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 59405.349794                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59405.349794                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81706868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81706868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 351342230000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 351342230000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84338249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84338249                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031200                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 133520.090781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 133520.090781                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315218                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1316163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1316163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 168488022000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 168488022000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015606                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015606                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 128014.555948                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 128014.555948                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            48                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           23                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.323944                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.323944                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1519000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1519000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.169014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.169014                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 126583.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 126583.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.996226                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85066840                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1316661                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.608005                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.996226                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174080839                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174080839                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 371586345000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
