name: GpTimer
description: General-purpose-timers
groupName: TIM
registers:
  - name: CR1
    displayName: CR1
    description: control register 1
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CEN
        description: "Counter enable\nNote: External clock, gated mode and encoder mode can work only if the CEN bit has been previously set by software. However trigger mode can set the CEN bit automatically by hardware.\nCEN is cleared automatically in one-pulse mode, when an update event occurs."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter disabled
            value: 0
          - name: B_0x1
            description: Counter enabled
            value: 1
      - name: UDIS
        description: "Update disable\nThis bit is set and cleared by software to enable/disable UEV event generation.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller\nBuffered registers are then loaded with their preload values."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'UEV enabled. The Update (UEV) event is generated by one of the following events:'
            value: 0
          - name: B_0x1
            description: UEV disabled. The Update event is not generated, shadow registers keep their value (ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is set or if a hardware reset is received from the slave mode controller.
            value: 1
      - name: URS
        description: "Update request source\nThis bit is set and cleared by software to select the UEV event sources.\nCounter overflow/underflow\nSetting the UG bit\nUpdate generation through the slave mode controller"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'Any of the following events generate an update interrupt or DMA request if enabled. These events can be:'
            value: 0
          - name: B_0x1
            description: Only counter overflow/underflow generates an update interrupt or DMA request if enabled.
            value: 1
      - name: OPM
        description: One-pulse mode
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter is not stopped at update event
            value: 0
          - name: B_0x1
            description: Counter stops counting at the next update event (clearing the bit CEN)
            value: 1
      - name: DIR
        description: "Direction\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder mode."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Counter used as upcounter
            value: 0
          - name: B_0x1
            description: Counter used as downcounter
            value: 1
      - name: CMS
        description: "Center-aligned mode selection\nNote: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as the counter is enabled (CEN=1)"
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Edge-aligned mode. The counter counts up or down depending on the direction bit (DIR).
            value: 0
          - name: B_0x1
            description: Center-aligned mode 1. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting down.
            value: 1
          - name: B_0x2
            description: Center-aligned mode 2. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set only when the counter is counting up.
            value: 2
          - name: B_0x3
            description: Center-aligned mode 3. The counter counts up and down alternatively. Output compare interrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set both when the counter is counting up or down.
            value: 3
      - name: ARPE
        description: Auto-reload preload enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMx_ARR register is not buffered
            value: 0
          - name: B_0x1
            description: TIMx_ARR register is buffered
            value: 1
      - name: CKD
        description: "Clock division\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and sampling clock used by the digital filters (ETR, TIx),"
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: tDTS = tCK_INT
            value: 0
          - name: B_0x1
            description: tDTS = 2
            value: 1
          - name: B_0x2
            description: tDTS = 4
            value: 2
      - name: UIFREMAP
        description: UIF status bit remapping
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.
            value: 0
          - name: B_0x1
            description: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31.
            value: 1
  - name: CR2
    displayName: CR2
    description: control register 2
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CCDS
        description: Capture/compare DMA selection
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CCx DMA request sent when CCx event occurs
            value: 0
          - name: B_0x1
            description: CCx DMA requests sent when update event occurs
            value: 1
      - name: MMS
        description: "Master mode selection\nThese bits permit to select the information to be sent in master mode to slave timers for synchronization (TRGO). The combination is as follows:\nWhen the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR register).\nNote: The clock of the slave timer or ADC must be enabled prior to receive events from the master timer, and must not be changed on-the-fly while triggers are received from the master timer."
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the reset is generated by the trigger input (slave mode controller configured in reset mode) then the signal on TRGO is delayed compared to the actual reset.
            value: 0
          - name: B_0x1
            description: Enable - the Counter enable signal, CNT_EN, is used as trigger output (TRGO). It is useful to start several timers at the same time or to control a window in which a slave timer is enabled. The Counter Enable signal is generated by a logic AND between CEN control bit and the trigger input when configured in gated mode.
            value: 1
          - name: B_0x2
            description: Update - The update event is selected as trigger output (TRGO). For instance a master timer can then be used as a prescaler for a slave timer.
            value: 2
          - name: B_0x3
            description: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be set (even if it was already high), as soon as a capture or a compare match occurred. (TRGO)
            value: 3
          - name: B_0x4
            description: Compare - OC1REFC signal is used as trigger output (TRGO)
            value: 4
          - name: B_0x5
            description: Compare - OC2REFC signal is used as trigger output (TRGO)
            value: 5
          - name: B_0x6
            description: Compare - OC3REFC signal is used as trigger output (TRGO)
            value: 6
          - name: B_0x7
            description: Compare - OC4REFC signal is used as trigger output (TRGO)
            value: 7
      - name: TI1S
        description: TI1 selection
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The TIMx_CH1 pin is connected to TI1 input
            value: 0
          - name: B_0x1
            description: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) See also
            value: 1
  - name: SMCR
    displayName: SMCR
    description: slave mode control register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: SMS1
        description: "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nreinitializes the counter, generates an update of the registers and starts the counter.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Slave mode disabled - if CEN = '1 then the prescaler is clocked directly by the internal clock.
            value: 0
          - name: B_0x1
            description: Encoder mode 1 - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level.
            value: 1
          - name: B_0x2
            description: Encoder mode 2 - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level.
            value: 2
          - name: B_0x3
            description: Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input.
            value: 3
          - name: B_0x4
            description: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter and generates an update of the registers.
            value: 4
          - name: B_0x5
            description: Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The counter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of the counter are controlled.
            value: 5
          - name: B_0x6
            description: Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not reset). Only the start of the counter is controlled.
            value: 6
          - name: B_0x7
            description: External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.
            value: 7
      - name: OCCS
        description: "OCREF clear selection\nThis bit is used to select the OCREF clear source"
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OCREF_CLR_INT is connected to COMP1 or COMP2 output depending on TIMx_OR1.OCREF_CLR
            value: 0
          - name: B_0x1
            description: OCREF_CLR_INT is connected to ETRF
            value: 1
      - name: TS1
        description: "Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee  for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal Trigger 0 (ITR0)
            value: 0
          - name: B_0x1
            description: Internal Trigger 1 (ITR1)
            value: 1
          - name: B_0x2
            description: Internal Trigger 2 (ITR2)
            value: 2
          - name: B_0x3
            description: Internal Trigger 3 (ITR3)
            value: 3
          - name: B_0x4
            description: TI1 Edge Detector (TI1F_ED)
            value: 4
          - name: B_0x5
            description: Filtered Timer Input 1 (TI1FP1)
            value: 5
          - name: B_0x6
            description: Filtered Timer Input 2 (TI2FP2)
            value: 6
          - name: B_0x7
            description: External Trigger input (ETRF)
            value: 7
      - name: MSM
        description: Master/Slave mode
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect synchronization between the current timer and its slaves (through TRGO). It is useful if we want to synchronize several timers on a single external event.
            value: 1
      - name: ETF
        description: "External trigger filter\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the digital filter applied to ETRP. The digital filter is made of an event counter in which N consecutive events are needed to validate a transition on the output:"
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No filter, sampling is done at fDTS
            value: 0
          - name: B_0x1
            description: fSAMPLING=fCK_INT, N=2
            value: 1
          - name: B_0x2
            description: fSAMPLING=fCK_INT, N=4
            value: 2
          - name: B_0x3
            description: fSAMPLING=fCK_INT, N=8
            value: 3
          - name: B_0x4
            description: fSAMPLING=fDTS/2, N=6
            value: 4
          - name: B_0x5
            description: fSAMPLING=fDTS/2, N=8
            value: 5
          - name: B_0x6
            description: fSAMPLING=fDTS/4, N=6
            value: 6
          - name: B_0x7
            description: fSAMPLING=fDTS/4, N=8
            value: 7
          - name: B_0x8
            description: fSAMPLING=fDTS/8, N=6
            value: 8
          - name: B_0x9
            description: fSAMPLING=fDTS/8, N=8
            value: 9
          - name: B_0xA
            description: fSAMPLING=fDTS/16, N=5
            value: 10
          - name: B_0xB
            description: fSAMPLING=fDTS/16, N=6
            value: 11
          - name: B_0xC
            description: fSAMPLING=fDTS/16, N=8
            value: 12
          - name: B_0xD
            description: fSAMPLING=fDTS/32, N=5
            value: 13
          - name: B_0xE
            description: fSAMPLING=fDTS/32, N=6
            value: 14
          - name: B_0xF
            description: fSAMPLING=fDTS/32, N=8
            value: 15
      - name: ETPS
        description: "External trigger prescaler\nExternal trigger signal ETRP frequency must be at most 1/4 of CK_INT frequency. A prescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external clocks."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Prescaler OFF
            value: 0
          - name: B_0x1
            description: ETRP frequency divided by 2
            value: 1
          - name: B_0x2
            description: ETRP frequency divided by 4
            value: 2
          - name: B_0x3
            description: ETRP frequency divided by 8
            value: 3
      - name: ECE
        description: "External clock enable\nThis bit enables External clock mode 2.\nNote: Setting the ECE bit has the same effect as selecting external clock mode 1 with TRGI connected to ETRF (SMS=111 and TS=00111).\nIt is possible to simultaneously use external clock mode 2 with the following slave modes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be connected to ETRF in this case (TS bits must not be 00111).\nIf external clock mode 1 and external clock mode 2 are enabled at the same time, the external clock input is ETRF."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: External clock mode 2 disabled
            value: 0
          - name: B_0x1
            description: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF signal.
            value: 1
      - name: ETP
        description: "External trigger polarity\nThis bit selects whether ETR or ETR is used for trigger operations"
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETR is non-inverted, active at high level or rising edge
            value: 0
          - name: B_0x1
            description: ETR is inverted, active at low level or falling edge
            value: 1
      - name: SMS2
        description: "Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to the polarity selected on the external input (see Input Control register and Control Register description.\nreinitializes the counter, generates an update of the registers and starts the counter.\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input (TS=00100). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the gated mode checks the level of the trigger signal.\nNote: The clock of the slave peripherals (timer, ADC, ...) receiving the TRGO or the TRGO2 signals must be enabled prior to receive events from the master timer, and the clock frequency (prescaler) must not be changed on-the-fly while triggers are received from the master timer."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Slave mode disabled - if CEN = '1 then the prescaler is clocked directly by the internal clock.
            value: 0
          - name: B_0x1
            description: Encoder mode 1 - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level.
            value: 1
      - name: TS2
        description: "Trigger selection\nThis bit-field selects the trigger input to be used to synchronize the counter.\nOthers: Reserved\nSee  for more details on ITRx meaning for each Timer.\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to avoid wrong edge detections at the transition."
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Internal Trigger 0 (ITR0)
            value: 0
          - name: B_0x1
            description: Internal Trigger 1 (ITR1)
            value: 1
          - name: B_0x2
            description: Internal Trigger 2 (ITR2)
            value: 2
          - name: B_0x3
            description: Internal Trigger 3 (ITR3)
            value: 3
  - name: DIER
    displayName: DIER
    description: DMA/Interrupt enable register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: UIE
        description: Update interrupt enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update interrupt disabled.
            value: 0
          - name: B_0x1
            description: Update interrupt enabled.
            value: 1
      - name: CC1IE
        description: Capture/Compare 1 interrupt enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 interrupt disabled.
            value: 0
          - name: B_0x1
            description: CC1 interrupt enabled.
            value: 1
      - name: CC2IE
        description: Capture/Compare 2 interrupt enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 interrupt disabled.
            value: 0
          - name: B_0x1
            description: CC2 interrupt enabled.
            value: 1
      - name: CC3IE
        description: Capture/Compare 3 interrupt enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 interrupt disabled.
            value: 0
          - name: B_0x1
            description: CC3 interrupt enabled.
            value: 1
      - name: CC4IE
        description: Capture/Compare 4 interrupt enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 interrupt disabled.
            value: 0
          - name: B_0x1
            description: CC4 interrupt enabled.
            value: 1
      - name: TIE
        description: Trigger interrupt enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Trigger interrupt disabled.
            value: 0
          - name: B_0x1
            description: Trigger interrupt enabled.
            value: 1
      - name: UDE
        description: Update DMA request enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Update DMA request disabled.
            value: 0
          - name: B_0x1
            description: Update DMA request enabled.
            value: 1
      - name: CC1DE
        description: Capture/Compare 1 DMA request enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 DMA request disabled.
            value: 0
          - name: B_0x1
            description: CC1 DMA request enabled.
            value: 1
      - name: CC2DE
        description: Capture/Compare 2 DMA request enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 DMA request disabled.
            value: 0
          - name: B_0x1
            description: CC2 DMA request enabled.
            value: 1
      - name: CC3DE
        description: Capture/Compare 3 DMA request enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 DMA request disabled.
            value: 0
          - name: B_0x1
            description: CC3 DMA request enabled.
            value: 1
      - name: CC4DE
        description: Capture/Compare 4 DMA request enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 DMA request disabled.
            value: 0
          - name: B_0x1
            description: CC4 DMA request enabled.
            value: 1
      - name: TDE
        description: Trigger DMA request enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Trigger DMA request disabled.
            value: 0
          - name: B_0x1
            description: Trigger DMA request enabled.
            value: 1
  - name: SR
    displayName: SR
    description: status register
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: UIF
        description: "Update interrupt flag\nThis bit is set by hardware on an update event. It is cleared by software.\nAt overflow or underflow and if UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if URS=0 and UDIS=0 in the TIMx_CR1 register.\nWhen CNT is reinitialized by a trigger event (refer to the synchro control register description), if URS=0 and UDIS=0 in the TIMx_CR1 register."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No update occurred
            value: 0
          - name: B_0x1
            description: 'Update interrupt pending. This bit is set by hardware when the registers are updated:'
            value: 1
      - name: CC1IF
        description: "Capture/compare 1 interrupt flag\nThis flag is set by hardware. It is cleared by software (input capture or output compare mode) or by reading the TIMx_CCR1 register (input capture mode only).\nIf channel CC1 is configured as output: this flag is set when the content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register. When the content of TIMx_CCR1 is greater than the content of TIMx_ARR, the CC1IF bit goes high on the counter overflow (in up-counting and up/down-counting modes) or underflow (in down-counting mode). There are 3 possible options for flag setting in center-aligned mode, refer to the CMS bits in the TIMx_CR1 register for the full description.\nIf channel CC1 is configured as input: this bit is set when counter value has been captured in TIMx_CCR1 register (an edge has been detected on IC1, as per the edge sensitivity defined with the CC1P and CC1NP bits setting, in TIMx_CCER)."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No compare match / No input capture occurred
            value: 0
          - name: B_0x1
            description: A compare match or an input capture occurred
            value: 1
      - name: CC2IF
        description: "Capture/Compare 2 interrupt flag\nRefer to CC1IF description"
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: CC3IF
        description: "Capture/Compare 3 interrupt flag\nRefer to CC1IF description"
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CC4IF
        description: "Capture/Compare 4 interrupt flag\nRefer to CC1IF description"
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: TIF
        description: "Trigger interrupt flag\nThis flag is set by hardware on the TRG trigger event (active edge detected on TRGI input when the slave mode controller is enabled in all modes but gated mode. It is set when the counter starts or stops when gated mode is selected. It is cleared by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No trigger event occurred.
            value: 0
          - name: B_0x1
            description: Trigger interrupt pending.
            value: 1
      - name: CC1OF
        description: "Capture/Compare 1 overcapture flag\nThis flag is set by hardware only when the corresponding channel is configured in input capture mode. It is cleared by software by writing it to '0'."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No overcapture has been detected.
            value: 0
          - name: B_0x1
            description: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was already set
            value: 1
      - name: CC2OF
        description: "Capture/compare 2 overcapture flag\nrefer to CC1OF description"
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: CC3OF
        description: "Capture/Compare 3 overcapture flag\nrefer to CC1OF description"
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: CC4OF
        description: "Capture/Compare 4 overcapture flag\nrefer to CC1OF description"
        bitOffset: 12
        bitWidth: 1
        access: read-write
  - name: EGR
    displayName: EGR
    description: event generation register
    addressOffset: 20
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: UG
        description: "Update generation\nThis bit can be set by software, it is automatically cleared by hardware."
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: Re-initialize the counter and generates an update of the registers. Note that the prescaler counter is cleared too (anyway the prescaler ratio is not affected). The counter is cleared if the center-aligned mode is selected or if DIR=0 (upcounting), else it takes the auto-reload value (TIMx_ARR) if DIR=1 (downcounting).
            value: 1
      - name: CC1G
        description: "Capture/compare 1 generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware.\nIf channel CC1 is configured as output:\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\nIf channel CC1 is configured as input:\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set, the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the CC1IF flag was already high."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: 'A capture/compare event is generated on channel 1:'
            value: 1
      - name: CC2G
        description: "Capture/compare 2 generation\nRefer to CC1G description"
        bitOffset: 2
        bitWidth: 1
        access: write-only
      - name: CC3G
        description: "Capture/compare 3 generation\nRefer to CC1G description"
        bitOffset: 3
        bitWidth: 1
        access: write-only
      - name: CC4G
        description: "Capture/compare 4 generation\nRefer to CC1G description"
        bitOffset: 4
        bitWidth: 1
        access: write-only
      - name: TG
        description: "Trigger generation\nThis bit is set by software in order to generate an event, it is automatically cleared by hardware."
        bitOffset: 6
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No action
            value: 0
          - name: B_0x1
            description: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if enabled.
            value: 1
  - name: CCMR1_Output
    displayName: CCMR1_Output
    description: "capture/compare mode register 1 (output\n          mode)"
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CC1S
        description: "Capture/Compare 1 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC1S bits are writable only when the channel is OFF (CC1E = 0 in TIMx_CCER)."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC1 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC1 channel is configured as input, IC1 is mapped on TI1
            value: 1
          - name: B_0x2
            description: CC1 channel is configured as input, IC1 is mapped on TI2
            value: 2
          - name: B_0x3
            description: CC1 channel is configured as input, IC1 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: OC1FE
        description: "Output compare 1 fast\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: OC1PE
        description: "Output compare 1 preload enable\nNote: The PWM mode can be used without validating the preload register only in one-pulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the new value is taken in account immediately.
            value: 0
          - name: B_0x1
            description: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload register. TIMx_CCR1 preload value is loaded in the active register at each update event.
            value: 1
      - name: OC1M1
        description: "Output compare 1 mode\nThese bits define the behavior of the output reference signal OC1REF from which OC1 and OC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends on CC1P and CC1NP bits.\nNote: In PWM mode, the OCREF level changes only when the result of the comparison changes or when the output compare mode switches from 'frozen' mode to 'PWM' mode.\nNote: The OC1M[3] bit is not contiguous, located in bit 16."
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Frozen - The comparison between the output compare register TIMx_CCR1 and the counter TIMx_CNT has no effect on the outputs.(this mode is used to generate a timing base).
            value: 0
          - name: B_0x1
            description: Set channel 1 to active level on match. OC1REF signal is forced high when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
            value: 1
          - name: B_0x2
            description: Set channel 1 to inactive level on match. OC1REF signal is forced low when the counter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).
            value: 2
          - name: B_0x3
            description: Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.
            value: 3
          - name: B_0x4
            description: Force inactive level - OC1REF is forced low.
            value: 4
          - name: B_0x5
            description: Force active level - OC1REF is forced high.
            value: 5
          - name: B_0x6
            description: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNTTIMx_CCR1 else inactive. In downcounting, channel 1 is inactive (OC1REF='0) as long as TIMx_CNTTIMx_CCR1 else active (OC1REF=1).
            value: 6
          - name: B_0x7
            description: PWM mode 2 - In upcounting, channel 1 is inactive as long as TIMx_CNTTIMx_CCR1 else active. In downcounting, channel 1 is active as long as TIMx_CNTTIMx_CCR1 else inactive.
            value: 7
      - name: OC1CE
        description: Output compare 1 clear enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OC1Ref is not affected by the ETRF input
            value: 0
          - name: B_0x1
            description: OC1Ref is cleared as soon as a High level is detected on ETRF input
            value: 1
      - name: CC2S
        description: "Capture/compare 2 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC2S bits are writable only when the channel is OFF (CC2E = 0 in TIMx_CCER)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC2 channel is configured as output.
            value: 0
          - name: B_0x1
            description: CC2 channel is configured as input, IC2 is mapped on TI2.
            value: 1
          - name: B_0x2
            description: CC2 channel is configured as input, IC2 is mapped on TI1.
            value: 2
          - name: B_0x3
            description: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: OC2FE
        description: "Output compare 2 fast\n              enable"
        bitOffset: 10
        bitWidth: 1
      - name: OC2PE
        description: "Output compare 2 preload\n              enable"
        bitOffset: 11
        bitWidth: 1
      - name: OC2M
        description: Output compare 2 mode
        bitOffset: 12
        bitWidth: 3
      - name: OC2CE
        description: "Output compare 2 clear\n              enable"
        bitOffset: 15
        bitWidth: 1
      - name: OC1M_3
        description: "Output Compare 1 mode - bit\n              3"
        bitOffset: 16
        bitWidth: 1
      - name: OC2M_3
        description: "Output Compare 2 mode - bit\n              3"
        bitOffset: 24
        bitWidth: 1
  - name: CCMR1_Input
    displayName: CCMR1_Input
    description: "capture/compare mode register 1 (input\n          mode)"
    alternateRegister: CCMR1_Output
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CC1S
        description: "Capture/Compare 1\n              selection"
        bitOffset: 0
        bitWidth: 2
      - name: IC1PSC
        description: Input capture 1 prescaler
        bitOffset: 2
        bitWidth: 2
      - name: IC1F
        description: Input capture 1 filter
        bitOffset: 4
        bitWidth: 4
      - name: CC2S
        description: "Capture/compare 2\n              selection"
        bitOffset: 8
        bitWidth: 2
      - name: IC2PSC
        description: Input capture 2 prescaler
        bitOffset: 10
        bitWidth: 2
      - name: IC2F
        description: Input capture 2 filter
        bitOffset: 12
        bitWidth: 4
  - name: CCMR2_Output
    displayName: CCMR2_Output
    description: "capture/compare mode register 2 (output\n          mode)"
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CC3S
        description: "Capture/Compare 3\n              selection"
        bitOffset: 0
        bitWidth: 2
      - name: OC3FE
        description: "Output compare 3 fast\n              enable"
        bitOffset: 2
        bitWidth: 1
      - name: OC3PE
        description: "Output compare 3 preload\n              enable"
        bitOffset: 3
        bitWidth: 1
      - name: OC3M
        description: Output compare 3 mode
        bitOffset: 4
        bitWidth: 3
      - name: OC3CE
        description: "Output compare 3 clear\n              enable"
        bitOffset: 7
        bitWidth: 1
      - name: CC4S
        description: "Capture/Compare 4\n              selection"
        bitOffset: 8
        bitWidth: 2
      - name: OC4FE
        description: "Output compare 4 fast\n              enable"
        bitOffset: 10
        bitWidth: 1
      - name: OC4PE
        description: "Output compare 4 preload\n              enable"
        bitOffset: 11
        bitWidth: 1
      - name: OC4M
        description: Output compare 4 mode
        bitOffset: 12
        bitWidth: 3
      - name: OC4CE
        description: "Output compare 4 clear\n              enable"
        bitOffset: 15
        bitWidth: 1
      - name: OC3M_3
        description: "Output Compare 3 mode - bit\n              3"
        bitOffset: 16
        bitWidth: 1
      - name: OC4M_3
        description: "Output Compare 4 mode - bit\n              3"
        bitOffset: 24
        bitWidth: 1
  - name: CCMR2_Input
    displayName: CCMR2_Input
    description: "capture/compare mode register 2 (input\n          mode)"
    alternateRegister: CCMR2_Output
    addressOffset: 28
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CC3S
        description: "Capture/Compare 3 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC3S bits are writable only when the channel is OFF (CC3E = 0 in TIMx_CCER)."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC3 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC3 channel is configured as input, IC3 is mapped on TI3
            value: 1
          - name: B_0x2
            description: CC3 channel is configured as input, IC3 is mapped on TI4
            value: 2
          - name: B_0x3
            description: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: IC3PSC
        description: Input capture 3 prescaler
        bitOffset: 2
        bitWidth: 2
      - name: IC3F
        description: Input capture 3 filter
        bitOffset: 4
        bitWidth: 4
      - name: CC4S
        description: "Capture/Compare 4 selection\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\nNote: CC4S bits are writable only when the channel is OFF (CC4E = 0 in TIMx_CCER)."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CC4 channel is configured as output
            value: 0
          - name: B_0x1
            description: CC4 channel is configured as input, IC4 is mapped on TI4
            value: 1
          - name: B_0x2
            description: CC4 channel is configured as input, IC4 is mapped on TI3
            value: 2
          - name: B_0x3
            description: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if an internal trigger input is selected through TS bit (TIMx_SMCR register)
            value: 3
      - name: IC4PSC
        description: Input capture 4 prescaler
        bitOffset: 10
        bitWidth: 2
      - name: IC4F
        description: Input capture 4 filter
        bitOffset: 12
        bitWidth: 4
  - name: CCER
    displayName: CCER
    description: "capture/compare enable\n          register"
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CC1E
        description: Capture/Compare 1 output enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Capture mode disabled / OC1 is not active
            value: 0
          - name: B_0x1
            description: Capture mode enabled / OC1 signal is output on the corresponding output pin
            value: 1
      - name: CC1P
        description: "Capture/Compare 1 output Polarity.\nWhen CC1 channel is configured as input, both CC1NP/CC1P bits select the active polarity of TI1FP1 and TI2FP1 for trigger or capture operations.\nCC1NP=0, CC1P=0:\tnon-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger operation in gated mode or encoder mode).\nCC1NP=0, CC1P=1:\tinverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in gated mode or encoder mode).\nCC1NP=1, CC1P=1:\tnon-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges (capture or trigger operations in reset, external clock or trigger mode), TIxFP1is not inverted (trigger operation in gated mode). This configuration must not be used in encoder mode.\nCC1NP=1, CC1P=0:\tThis configuration is reserved, it must not be used."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OC1 active high (output mode) / Edge sensitivity selection (input mode, see below)
            value: 0
          - name: B_0x1
            description: OC1 active low (output mode) / Edge sensitivity selection (input mode, see below)
            value: 1
      - name: CC1NP
        description: "Capture/Compare 1 output Polarity.\nCC1 channel configured as output: CC1NP must be kept cleared in this case.\nCC1 channel configured as input: This bit is used in conjunction with CC1P to define TI1FP1/TI2FP1 polarity. refer to CC1P description."
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CC2E
        description: "Capture/Compare 2 output enable.\nRefer to CC1E description"
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: CC2P
        description: "Capture/Compare 2 output Polarity.\nrefer to CC1P description"
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: CC2NP
        description: "Capture/Compare 2 output Polarity.\nRefer to CC1NP description"
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: CC3E
        description: "Capture/Compare 3 output enable.\nRefer to CC1E description"
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: CC3P
        description: "Capture/Compare 3 output Polarity.\nRefer to CC1P description"
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: CC3NP
        description: "Capture/Compare 3 output Polarity.\nRefer to CC1NP description"
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: CC4E
        description: "Capture/Compare 4 output enable.\nrefer to CC1E description"
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: CC4P
        description: "Capture/Compare 4 output Polarity.\nRefer to CC1P description"
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: CC4NP
        description: "Capture/Compare 4 output Polarity.\nRefer to CC1NP description"
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: CNT
    displayName: CNT
    description: counter
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CNT_L
        description: Low counter value
        bitOffset: 0
        bitWidth: 16
      - name: CNT_H
        description: "High counter value (TIM2\n              only)"
        bitOffset: 16
        bitWidth: 16
  - name: CNT_ALTERNATE5
    displayName: CNT_ALTERNATE5
    description: counter
    alternateRegister: CNT
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CNT
        description: "Most significant part counter value (TIM2)\nnullLeast significant part of counter value"
        bitOffset: 0
        bitWidth: 31
        access: read-write
      - name: UIFCPY
        description: "UIF Copy\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register"
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: PSC
    displayName: PSC
    description: prescaler
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PSC
        description: Prescaler value
        bitOffset: 0
        bitWidth: 16
  - name: ARR
    displayName: ARR
    description: auto-reload register
    addressOffset: 44
    size: 32
    access: read-write
    resetValue: 4294967295
    fields:
      - name: ARR
        description: "High auto-reload value (TIM2)\nnullLow Auto-reload value\nARR is the value to be loaded in the actual auto-reload register.\nRefer to the  for more details about ARR update and behavior.\nThe counter is blocked while the auto-reload value is null."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: CCR1
    displayName: CCR1
    description: capture/compare register 1
    addressOffset: 52
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CCR1
        description: "High Capture/Compare 1 value (TIM2)\nnullLow Capture/Compare 1 value\nIf channel CC1 is configured as output:\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC1PE). Else the preload value is copied in the active capture/compare 1 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signaled on OC1 output.\nIf channel CC1is configured as input:\nCCR1 is the counter value transferred by the last input capture 1 event (IC1). The TIMx_CCR1 register is read-only and cannot be programmed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: CCR2
    displayName: CCR2
    description: capture/compare register 2
    addressOffset: 56
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CCR2
        description: "High Capture/Compare 2 value (TIM2)\nnullLow Capture/Compare 2 value\nIf channel CC2 is configured as output:\nCCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit OC2PE). Else the preload value is copied in the active capture/compare 2 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC2 output.\nIf channel CC2 is configured as input:\nCCR2 is the counter value transferred by the last input capture 2 event (IC2). The TIMx_CCR2 register is read-only and cannot be programmed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: CCR3
    displayName: CCR3
    description: capture/compare register 3
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CCR3
        description: "High Capture/Compare 3 value (TIM2)\nnullLow Capture/Compare value\nIf channel CC3 is configured as output:\nCCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC3PE). Else the preload value is copied in the active capture/compare 3 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC3 output.\nIf channel CC3is configured as input:\nCCR3 is the counter value transferred by the last input capture 3 event (IC3). The TIMx_CCR3 register is read-only and cannot be programmed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: CCR4
    displayName: CCR4
    description: capture/compare register 4
    addressOffset: 64
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: CCR4
        description: "High Capture/Compare 4 value (TIM2)\nnullLow Capture/Compare value\nif CC4 channel is configured as output (CC4S bits):\nCCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit OC4PE). Else the preload value is copied in the active capture/compare 4 register when an update event occurs.\nThe active capture/compare register contains the value to be compared to the counter TIMx_CNT and signalled on OC4 output.\nif CC4 channel is configured as input (CC4S bits in TIMx_CCMR4 register):\nCCR4 is the counter value transferred by the last input capture 4 event (IC4). The TIMx_CCR4 register is read-only and cannot be programmed."
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DCR
    displayName: DCR
    description: DMA control register
    addressOffset: 72
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DBA
        description: "DMA base address\nThis 5-bit vector defines the base-address for DMA transfers (when read/write access are done through the TIMx_DMAR address). DBA is defined as an offset starting from the address of the TIMx_CR1 register.\nExample:\n...\nExample: Let us consider the following transfer: DBL = 7 transfers & DBA = TIMx_CR1. In this case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
        bitOffset: 0
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIMx_CR1
            value: 0
          - name: B_0x1
            description: TIMx_CR2
            value: 1
          - name: B_0x2
            description: TIMx_SMCR
            value: 2
      - name: DBL
        description: "DMA burst length\nThis 5-bit vector defines the number of DMA transfers (the timer recognizes a burst transfer when a read or a write access is done to the TIMx_DMAR address).\n..."
        bitOffset: 8
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 transfer,
            value: 0
          - name: B_0x1
            description: 2 transfers,
            value: 1
          - name: B_0x2
            description: 3 transfers,
            value: 2
          - name: B_0x11
            description: 18 transfers.
            value: 17
  - name: DMAR
    displayName: DMAR
    description: DMA address for full transfer
    addressOffset: 76
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: DMAB
        description: "DMA register for burst\n              accesses"
        bitOffset: 0
        bitWidth: 16
  - name: OR1
    displayName: OR1
    description: TIM option register
    addressOffset: 80
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: OCREF_CLR
        description: "Ocref_clr source selection\nThis bit selects the ocref_clr input source."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP1 output is connected to the OCREF_CLR input
            value: 0
          - name: B_0x1
            description: COMP2 output is connected to the OCREF_CLR input
            value: 1
  - name: AF1
    displayName: AF1
    description: "TIM alternate function option register\n          1"
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: ETRSEL
        description: "ETR source selection\nThese bits select the ETR input source.\nOthers: Reserved"
        bitOffset: 14
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETR legacy mode
            value: 0
          - name: B_0x1
            description: COMP1
            value: 1
          - name: B_0x2
            description: COMP2
            value: 2
          - name: B_0x3
            description: LSE
            value: 3
  - name: TISEL
    displayName: TISEL
    description: "TIM alternate function option register\n          1"
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: TI1SEL
        description: "TI1[0] to TI1[15] input selection\nThese bits select the TI1[0] to TI1[15] input source.\nOthers: Reserved"
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2_CH1 input
            value: 0
          - name: B_0x1
            description: COMP1 output
            value: 1
      - name: TI2SEL
        description: "TI2[0] to TI2[15] input selection\nThese bits select the TI2[0] to TI2[15] input source.\nOthers: Reserved"
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2_CH2 input
            value: 0
          - name: B_0x1
            description: COMP2 output
            value: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
