#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 29 15:11:23 2024
# Process ID: 75796
# Current directory: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_0_3_synth_1
# Command line: vivado -log buildup_block_encoder_0_3.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source buildup_block_encoder_0_3.tcl
# Log file: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_0_3_synth_1/buildup_block_encoder_0_3.vds
# Journal file: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_0_3_synth_1/vivado.jou
# Running On: Laptop, OS: Linux, CPU Frequency: 1246.096 MHz, CPU Physical cores: 8, Host memory: 16109 MB
#-----------------------------------------------------------
source buildup_block_encoder_0_3.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.371 ; gain = 0.023 ; free physical = 1390 ; free virtual = 3858
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/ip/SPI'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/ip/block_encoder'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/jacob/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: buildup_block_encoder_0_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 854464619ae9fba5 to dir: /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_0_3_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip/2023.2/8/5/854464619ae9fba5/buildup_block_encoder_0_4_sim_netlist.vhdl to /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_0_3_synth_1/buildup_block_encoder_0_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip/2023.2/8/5/854464619ae9fba5/buildup_block_encoder_0_4.dcp to /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_0_3_synth_1/buildup_block_encoder_0_3.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip/2023.2/8/5/854464619ae9fba5/buildup_block_encoder_0_4_stub.v to /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_0_3_synth_1/buildup_block_encoder_0_3_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip/2023.2/8/5/854464619ae9fba5/buildup_block_encoder_0_4_sim_netlist.v to /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_0_3_synth_1/buildup_block_encoder_0_3_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.cache/ip/2023.2/8/5/854464619ae9fba5/buildup_block_encoder_0_4_stub.vhdl to /home/jacob/Documents/Semester4/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.runs/buildup_block_encoder_0_3_synth_1/buildup_block_encoder_0_3_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP buildup_block_encoder_0_3, cache-ID = 854464619ae9fba5.
INFO: [Common 17-206] Exiting Vivado at Wed May 29 15:11:35 2024...
