0.6
2018.2
Jun 14 2018
20:41:02
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sim_1/new/Multicycle_MIPS_CPU_tb.v,1558690479,verilog,,,,Multicycle_MIPS_CPU_tb,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v,1558052484,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/ALU.v,,dist_mem_gen_0,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/ALU.v,1558067225,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/CPU.v,,ALU,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/CPU.v,1558054368,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/IR_decoder.v,,CPU,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/IR_decoder.v,1558053536,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Ins_Reg.v,,IR_Decoder,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Ins_Reg.v,1558053546,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_3to1.v,,Ins_Reg,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_3to1.v,1558067358,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_4to1.v,,MUX_3to1,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_4to1.v,1558066845,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_MEM.v,,MUX_4to1,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/MUX_MEM.v,1558053336,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Multicycle_MIPS_CPU.v,,MUX_MEM,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Multicycle_MIPS_CPU.v,1558088713,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Mux_write_register.v,,DDU,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Mux_write_register.v,1558053707,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/PC.v,,MUX_write_register,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/PC.v,1558053253,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Reg_ALUaout.v,,PC,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Reg_ALUaout.v,1558054173,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Reg_MEM.v,,Reg_ALUout,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Reg_MEM.v,1558054356,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/RegisterA.v,,Reg_MEM,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/RegisterA.v,1558053866,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/RegisterB.v,,RegisterA,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/RegisterB.v,1558053988,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Registers.v,,RegisterB,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/Registers.v,1558053801,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/clk_div.v,,Registers,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/clk_div.v,1558084043,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/seg_ctrl.v,,clk_div,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/seg_ctrl.v,1558084298,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v,,seg_ctrl,,,,,,,,
D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sources_1/new/state_control.v,1558687912,verilog,,D:/Computer Organization and Design/COD_lab/lab5/multicycle_MIPS_CPU/multicycle_MIPS_CPU.srcs/sim_1/new/Multicycle_MIPS_CPU_tb.v,,state_control,,,,,,,,
