<root><simulation><result_generated_time />2023-05-16 18:37:44<layer><layer_spec />{'B': 1, 'K': 256, 'C': 1024, 'OY': 10, 'OX': 10, 'IY': 10, 'IX': 10, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />26214400<total_data_size_element />{'W': 262144, 'I': 102400, 'O': 25600}<total_data_reuse />{'W': 100, 'I': 256.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />23/57</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [80, 1, 1], 'O': [40, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('K', 4)], [('C', 16), ('K', 2)]], [], []]<I />[[[('K', 4)], [('K', 2)]], [[('OY', 5)], [('C', 16)]], [], []]<O />[[[], [('C', 16)]], [[('OY', 5), ('K', 4)], [('K', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 5), ('C', 4), ('OX', 2)], [('K', 4), ('K', 8), ('OY', 2), ('C', 4), ('C', 4)], []]<I />[[('OX', 5), ('C', 4), ('OX', 2), ('K', 4), ('K', 8)], [('OY', 2), ('C', 4), ('C', 4)], []]<O />[[('OX', 5), ('C', 4)], [('OX', 2), ('K', 4), ('K', 8), ('OY', 2), ('C', 4), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 10, 2, 1], 'I': [8.0, 32.0, 1.0, 1.0], 'O': [16.0, 4, 16, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 2097152, 2097152], 'I': [320, 819200, 819200], 'O': [40, 204800, 204800], 'O_partial': [40, 204800, 0], 'O_final': [0, 0, 204800]}<actual_mem_utilization_individual />{'W': [0.06, 0.06, 0.0], 'I': [0.62, 0.02, 0.0], 'O': [0.08, 0.01, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.09, 0.0], 'I': [0.62, 0.09, 0.0], 'O': [0.08, 0.09, 0.0]}<effective_mem_size_bit />{'W': [32, 524288, 2097152], 'I': [320, 204800, 819200], 'O': [40, 204800, 204800], 'O_partial': [40, 204800, 0], 'O_final': [0, 0, 204800]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 80, 1, 1], 'O': [640, 40, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [80, 80, 1, 1], 'O': [40, 40, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1048576, 524288], [524288, 262144], [262144, 0]]<I />[[3276800, 102400], [102400, 102400], [102400, 0]]<O />[[(1612800, 1638400), (409600, 384000)], [(384000, 409600), (25600, 0)], [(0, 25600), (0, 0)]]<O_partial />[[(1612800, 1638400), (409600, 384000)], [(384000, 409600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25600, 0)], [(0, 25600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[131072, 65536], [8192, 4096], [1024, 0]]<I />[[409600, 12800], [1600, 1600], [400, 0]]<O />[[(201600, 204800), (51200, 48000)], [(6000, 6400), (400, 0)], [(0, 100), (0, 0)]]<O_partial />[([201600, 204800], [51200, 48000]), ([6000, 6400], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [400, 0]), ([0, 100], [0, 0])]</mem_access_count_word><mac_count><active />26214400<idle />15728640</mac_count></basic_info><energy><total_energy />58096356.0<mem_energy_breakdown><W />[67.9, 1243.0, 1363.8]<I />[142.3, 317.1, 532.7]<O />[177.1, 1268.4, 133.2]</mem_energy_breakdown><MAC_energy><active_MAC />57304678.4<idle_MAC />786432.0<total />58091110.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.545<utilization_without_data_loading />0.6203<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.872<mac_utilize_temporal_without_data_loading />0.9925</mac_array_utilization><latency><latency_cycle_with_data_loading />46974<latency_cycle_without_data_loading />41270<ideal_computing_cycle />40960<data_loading><load_cycle_total />5704<load_cycle_individual />{'W': [8, 4096, 0], 'I': [50, 1600, 0]}<load_cycle_combined />{'W': 4096, 'I': 1600}</data_loading><mem_stalling><mem_stall_cycle_total />310<mem_stall_cycle_individual />{'W': [[-40959], [-40920, -32736], [-40960, -40960]], 'I': [[-40959], [-1085, 310], [-40960, -40960]], 'O': [[-40960], [-38912, -34816], [-40560, -40860]]}<mem_stall_cycle_shared />{'W': [[-40959], [-40920, 310], [0, 0]], 'I': [[-40959], [-1085, 310], [0, 0]], 'O': [[-40960], [-38912, -34816], [-40560, -40860]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 2097152, 2097152], 'I': [320, 819200, 819200], 'O': [40, 204800, 204800], 'O_partial': [40, 204800, 0], 'O_final': [0, 0, 204800]}<data_size_each_level_total />{'W': [4096, 2097152, 2097152], 'I': [25600, 819200, 819200], 'O': [1600, 204800, 204800]}<loop_cycles_each_level />{'W': [40, 40960, 40960], 'I': [1280, 40960, 40960], 'O': [20, 40960, 40960]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [32, 1, 1], 'O': [4, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.8], [102.4, 51.2], [51.2, 51.2]], 'I': [[8.0, 0.2], [20.0, 20.0], [20.0, 20.0]], 'O': [[8.0, 2.0], [80.0, 5.0], [5.0, 5.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [204.8, 51.2], [51.2, 51.2]], 'I': [[8.0, 8.0], [640.0, 20.0], [20.0, 20.0]], 'O': [[8.0, 8.0], [320.0, 80.0], [80.0, 5.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.8], [102.4, 51.2], [51.2, 0]], 'I': [[8.0, 8.0], [640.0, 20.0], [20.0, 0]], 'O': [[8.0, 2.0], [80.0, 5.0], [5.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.8], [827.4, 151.2], [71.2, 5.0]], 'I': [[8.0, 8.0], [827.4, 151.2], [71.2, 5.0]], 'O': [[8.0, 2.0], [827.4, 151.2], [71.2, 5.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 40960], [40, 40, 1024], [40960, 40960, 1]], 'I': [[1, 1, 40960], [40, 1280, 32], [40960, 40960, 1]], 'O': [[1, 1, 40960], [20, 20, 2048], [40960, 40960, 1]]}<trans_time_real />{'W': [[0, 1, 40960], [[0, 40, 1024], [8, 40, 1024]], [[4096, 40960, 1], [1024, 40960, 1]]], 'I': [[0, 1, 40960], [[5, 1280, 32], [50, 1280, 32]], [[1600, 40960, 1], [400, 40960, 1]]], 'O': [[0, 1, 40960], [[1, 20, 2048], [3, 20, 2048]], [[400, 40960, 1], [100, 40960, 1]]]}<single_stall_cycle />{'W': [[-1], [-40, -32], [-36864, -39936]], 'I': [[-1], [-35, 10], [-39360, -40560]], 'O': [[-1], [-19, -17], [-40560, -40860]]}<single_stall_count />{'W': [40959, 1023, 0], 'I': [40959, 31, 0], 'O': [40960, 2048, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [400, 0]}, 1: {'W': [8184, 0], 'I': [1240, 0], 'O': [6144, 400]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-40960, -40960], [-40560, -40960]], 1: [[-25392, -40960], [-34816, -40560]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.5<mem_area_percentage />99.9 %</area></results><elapsed_time_second />1</simulation></root>