{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751893066051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751893066052 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul  7 19:57:45 2025 " "Processing started: Mon Jul  7 19:57:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751893066052 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893066052 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893066052 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751893066562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751893066562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/shifter_64bit.sv 8 8 " "Found 8 design units, including 8 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/shifter_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_64bit " "Found entity 1: shifter_64bit" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075671 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_R32_64bit " "Found entity 2: shift_R32_64bit" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075671 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_R16_64bit " "Found entity 3: shift_R16_64bit" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075671 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_R8_64bit " "Found entity 4: shift_R8_64bit" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075671 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift_R4_64bit " "Found entity 5: shift_R4_64bit" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075671 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_R2_64bit " "Found entity 6: shift_R2_64bit" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075671 ""} { "Info" "ISGN_ENTITY_NAME" "7 shift_R1_64bit " "Found entity 7: shift_R1_64bit" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075671 ""} { "Info" "ISGN_ENTITY_NAME" "8 reverse_64bit " "Found entity 8: reverse_64bit" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/shifter_32bit.sv 7 7 " "Found 7 design units, including 7 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/shifter_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_32bit " "Found entity 1: shifter_32bit" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075674 ""} { "Info" "ISGN_ENTITY_NAME" "2 shift_R16_32bit " "Found entity 2: shift_R16_32bit" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075674 ""} { "Info" "ISGN_ENTITY_NAME" "3 shift_R8_32bit " "Found entity 3: shift_R8_32bit" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075674 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_R4_32bit " "Found entity 4: shift_R4_32bit" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075674 ""} { "Info" "ISGN_ENTITY_NAME" "5 shift_R2_32bit " "Found entity 5: shift_R2_32bit" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075674 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_R1_32bit " "Found entity 6: shift_R1_32bit" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075674 ""} { "Info" "ISGN_ENTITY_NAME" "7 reverse_32bit " "Found entity 7: reverse_32bit" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/register.sv 2 2 " "Found 2 design units, including 2 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../00_src/primitive_cell/register.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075676 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_flipflop " "Found entity 2: d_flipflop" {  } { { "../00_src/primitive_cell/register.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/register.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/mux.sv 5 5 " "Found 5 design units, including 5 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1 " "Found entity 1: mux_32x1" {  } { { "../00_src/primitive_cell/mux.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075679 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_16x1 " "Found entity 2: mux_16x1" {  } { { "../00_src/primitive_cell/mux.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/mux.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075679 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_8x1 " "Found entity 3: mux_8x1" {  } { { "../00_src/primitive_cell/mux.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/mux.sv" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075679 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4x1 " "Found entity 4: mux_4x1" {  } { { "../00_src/primitive_cell/mux.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/mux.sv" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075679 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux_2x1 " "Found entity 5: mux_2x1" {  } { { "../00_src/primitive_cell/mux.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/mux.sv" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/leading_zero_counter_32bit.sv 3 3 " "Found 3 design units, including 3 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/leading_zero_counter_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 leading_zero_counter_32bit " "Found entity 1: leading_zero_counter_32bit" {  } { { "../00_src/primitive_cell/leading_zero_counter_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/leading_zero_counter_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075682 ""} { "Info" "ISGN_ENTITY_NAME" "2 NLC_4bit " "Found entity 2: NLC_4bit" {  } { { "../00_src/primitive_cell/leading_zero_counter_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/leading_zero_counter_32bit.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075682 ""} { "Info" "ISGN_ENTITY_NAME" "3 BNE " "Found entity 3: BNE" {  } { { "../00_src/primitive_cell/leading_zero_counter_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/leading_zero_counter_32bit.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/half_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/half_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../00_src/primitive_cell/half_adder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/half_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../00_src/primitive_cell/full_adder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/encoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/encoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_64to6 " "Found entity 1: encoder_64to6" {  } { { "../00_src/primitive_cell/encoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/encoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075687 ""} { "Info" "ISGN_ENTITY_NAME" "2 encoder_16to4 " "Found entity 2: encoder_16to4" {  } { { "../00_src/primitive_cell/encoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/encoder.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/decoder.sv 4 4 " "Found 4 design units, including 4 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5to32 " "Found entity 1: decoder_5to32" {  } { { "../00_src/primitive_cell/decoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/decoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075690 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_4to16 " "Found entity 2: decoder_4to16" {  } { { "../00_src/primitive_cell/decoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075690 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder_3to8 " "Found entity 3: decoder_3to8" {  } { { "../00_src/primitive_cell/decoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/decoder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075690 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder_2to4 " "Found entity 4: decoder_2to4" {  } { { "../00_src/primitive_cell/decoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/decoder.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/counter.sv 3 3 " "Found 3 design units, including 3 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_down_counter " "Found entity 1: up_down_counter" {  } { { "../00_src/primitive_cell/counter.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/counter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075692 ""} { "Info" "ISGN_ENTITY_NAME" "2 up_counter " "Found entity 2: up_counter" {  } { { "../00_src/primitive_cell/counter.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/counter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075692 ""} { "Info" "ISGN_ENTITY_NAME" "3 down_counter " "Found entity 3: down_counter" {  } { { "../00_src/primitive_cell/counter.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/counter.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/comparators.sv 3 3 " "Found 3 design units, including 3 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/comparators.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_32bit " "Found entity 1: comparator_32bit" {  } { { "../00_src/primitive_cell/comparators.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/comparators.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075694 ""} { "Info" "ISGN_ENTITY_NAME" "2 comparator_5bit " "Found entity 2: comparator_5bit" {  } { { "../00_src/primitive_cell/comparators.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/comparators.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075694 ""} { "Info" "ISGN_ENTITY_NAME" "3 comparator_4bit " "Found entity 3: comparator_4bit" {  } { { "../00_src/primitive_cell/comparators.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/comparators.sv" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/bcdtohex.sv 2 2 " "Found 2 design units, including 2 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/bcdtohex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bcdtohex " "Found entity 1: bcdtohex" {  } { { "../00_src/primitive_cell/bcdtohex.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/bcdtohex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075722 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtoSevenSegmentTest " "Found entity 2: BCDtoSevenSegmentTest" {  } { { "../00_src/primitive_cell/bcdtohex.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/bcdtohex.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/primitive_cell/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../00_src/primitive_cell/adder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/include/pipeline_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/include/pipeline_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_pkg (SystemVerilog) " "Found design unit 1: pipeline_pkg (SystemVerilog)" {  } { { "../00_src/include/pipeline_pkg.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/include/pipeline_pkg.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../00_src/processor.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "mul_done MUL_DONE multiplier_divider_unit.sv(50) " "Verilog HDL Declaration information at multiplier_divider_unit.sv(50): object \"mul_done\" differs only in case from object \"MUL_DONE\" in the same scope" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751893075736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "div_done DIV_DONE multiplier_divider_unit.sv(52) " "Verilog HDL Declaration information at multiplier_divider_unit.sv(52): object \"div_done\" differs only in case from object \"DIV_DONE\" in the same scope" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751893075736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BOTH_DONE both_done multiplier_divider_unit.sv(119) " "Verilog HDL Declaration information at multiplier_divider_unit.sv(119): object \"BOTH_DONE\" differs only in case from object \"both_done\" in the same scope" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 119 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751893075736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/multiplier_divider_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/multiplier_divider_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_divider_unit " "Found entity 1: multiplier_divider_unit" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/multiplier_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/multiplier_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_32bit " "Found entity 1: multiplier_32bit" {  } { { "../00_src/multiplier_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/hazard_detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/hazard_detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "../00_src/hazard_detection.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/hazard_detection.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/forwarding_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../00_src/forwarding_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/forwarding_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075749 ""} { "Info" "ISGN_ENTITY_NAME" "2 forwarding_cell " "Found entity 2: forwarding_cell" {  } { { "../00_src/forwarding_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/forwarding_unit.sv" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/fetch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/fetch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "../00_src/fetch_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "partial_remainder Partial_Remainder divider_32bit.sv(153) " "Verilog HDL Declaration information at divider_32bit.sv(153): object \"partial_remainder\" differs only in case from object \"Partial_Remainder\" in the same scope" {  } { { "../00_src/divider_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751893075753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/divider_32bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/divider_32bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_32bit " "Found entity 1: divider_32bit" {  } { { "../00_src/divider_32bit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/br_prediction_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/br_prediction_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 br_prediction_unit " "Found entity 1: br_prediction_unit" {  } { { "../00_src/br_prediction_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/br_prediction_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/arbitrator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arbitrator " "Found entity 1: arbitrator" {  } { { "../00_src/arbitrator.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/arbitrator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/onedrive/desktop/summer_project/rv32im_core_dev/00_src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /onedrive/desktop/summer_project/rv32im_core_dev/00_src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../00_src/alu.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_cache " "Found entity 1: instruction_cache" {  } { { "instruction_cache.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/instruction_cache.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_1port " "Found entity 1: RAM_1port" {  } { { "RAM_1port.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/RAM_1port.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893075770 ""}
{ "Warning" "WSGN_SEARCH_FILE" "processor_wrapper.sv 2 2 " "Using design file processor_wrapper.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 processor_wrapper " "Found entity 1: processor_wrapper" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075934 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin32_to_bcd_display " "Found entity 2: bin32_to_bcd_display" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893075934 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751893075934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor_wrapper " "Elaborating entity \"processor_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751893075936 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPO\[25..24\] processor_wrapper.sv(6) " "Output port \"GPO\[25..24\]\" at processor_wrapper.sv(6) has no driver" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893075937 "|processor_wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPO\[15..12\] processor_wrapper.sv(6) " "Output port \"GPO\[15..12\]\" at processor_wrapper.sv(6) has no driver" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893075937 "|processor_wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR processor_wrapper.sv(7) " "Output port \"LEDR\" at processor_wrapper.sv(7) has no driver" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893075938 "|processor_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:CPU " "Elaborating entity \"processor\" for hierarchy \"processor:CPU\"" {  } { { "processor_wrapper.sv" "CPU" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893075939 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wb_error processor.sv(275) " "Verilog HDL or VHDL warning at processor.sv(275): object \"wb_error\" assigned a value but never read" {  } { { "../00_src/processor.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893075943 "|processor_wrapper|processor:CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_unit processor:CPU\|fetch_unit:Fetch_Unit " "Elaborating entity \"fetch_unit\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\"" {  } { { "../00_src/processor.sv" "Fetch_Unit" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893075944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr_valid fetch_unit.sv(124) " "Verilog HDL or VHDL warning at fetch_unit.sv(124): object \"instr_valid\" assigned a value but never read" {  } { { "../00_src/fetch_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893075946 "|processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flipflop processor:CPU\|fetch_unit:Fetch_Unit\|d_flipflop:initialization_bit1 " "Elaborating entity \"d_flipflop\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|d_flipflop:initialization_bit1\"" {  } { { "../00_src/fetch_unit.sv" "initialization_bit1" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893075947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br_prediction_unit processor:CPU\|fetch_unit:Fetch_Unit\|br_prediction_unit:PRD " "Elaborating entity \"br_prediction_unit\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|br_prediction_unit:PRD\"" {  } { { "../00_src/fetch_unit.sv" "PRD" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893075955 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_prd_target br_prediction_unit.sv(14) " "Output port \"o_prd_target\" at br_prediction_unit.sv(14) has no driver" {  } { { "../00_src/br_prediction_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/br_prediction_unit.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893075955 "|processor_wrapper|processor:CPU|fetch_unit:Fetch_Unit|br_prediction_unit:PRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:CPU\|fetch_unit:Fetch_Unit\|adder:PC_plus4_Adder " "Elaborating entity \"adder\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|adder:PC_plus4_Adder\"" {  } { { "../00_src/fetch_unit.sv" "PC_plus4_Adder" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893075957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 processor:CPU\|fetch_unit:Fetch_Unit\|mux_4x1:PC_mux " "Elaborating entity \"mux_4x1\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|mux_4x1:PC_mux\"" {  } { { "../00_src/fetch_unit.sv" "PC_mux" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:CPU\|fetch_unit:Fetch_Unit\|register:PC_register " "Elaborating entity \"register\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|register:PC_register\"" {  } { { "../00_src/fetch_unit.sv" "PC_register" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_cache processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache " "Elaborating entity \"instruction_cache\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\"" {  } { { "../00_src/fetch_unit.sv" "instr_cache" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component\"" {  } { { "instruction_cache.v" "altsyncram_component" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/instruction_cache.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component\"" {  } { { "instruction_cache.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/instruction_cache.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./program/Main.mif " "Parameter \"init_file\" = \"./program/Main.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076109 ""}  } { { "instruction_cache.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/instruction_cache.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751893076109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9dj1 " "Found entity 1: altsyncram_9dj1" {  } { { "db/altsyncram_9dj1.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/altsyncram_9dj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893076155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893076155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9dj1 processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component\|altsyncram_9dj1:auto_generated " "Elaborating entity \"altsyncram_9dj1\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|instruction_cache:instr_cache\|altsyncram:altsyncram_component\|altsyncram_9dj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:CPU\|fetch_unit:Fetch_Unit\|register:fetch_buffer " "Elaborating entity \"register\" for hierarchy \"processor:CPU\|fetch_unit:Fetch_Unit\|register:fetch_buffer\"" {  } { { "../00_src/fetch_unit.sv" "fetch_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/fetch_unit.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder processor:CPU\|decoder:Instr_Decode " "Elaborating entity \"decoder\" for hierarchy \"processor:CPU\|decoder:Instr_Decode\"" {  } { { "../00_src/processor.sv" "Instr_Decode" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076173 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instr_type decoder.sv(93) " "Verilog HDL or VHDL warning at decoder.sv(93): object \"instr_type\" assigned a value but never read" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076175 "|processor_wrapper|processor:CPU|decoder:Instr_Decode"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_decode_pkg.debug_pkg decoder.sv(6) " "Output port \"o_decode_pkg.debug_pkg\" at decoder.sv(6) has no driver" {  } { { "../00_src/decoder.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893076176 "|processor_wrapper|processor:CPU|decoder:Instr_Decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_64to6 processor:CPU\|decoder:Instr_Decode\|encoder_64to6:Encoding_instr_op " "Elaborating entity \"encoder_64to6\" for hierarchy \"processor:CPU\|decoder:Instr_Decode\|encoder_64to6:Encoding_instr_op\"" {  } { { "../00_src/decoder.sv" "Encoding_instr_op" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_16to4 processor:CPU\|decoder:Instr_Decode\|encoder_16to4:Encoding_instr_type " "Elaborating entity \"encoder_16to4\" for hierarchy \"processor:CPU\|decoder:Instr_Decode\|encoder_16to4:Encoding_instr_type\"" {  } { { "../00_src/decoder.sv" "Encoding_instr_type" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 processor:CPU\|decoder:Instr_Decode\|mux_8x1:Immediate_value_selection " "Elaborating entity \"mux_8x1\" for hierarchy \"processor:CPU\|decoder:Instr_Decode\|mux_8x1:Immediate_value_selection\"" {  } { { "../00_src/decoder.sv" "Immediate_value_selection" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/decoder.sv" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:CPU\|regfile:Register_File " "Elaborating entity \"regfile\" for hierarchy \"processor:CPU\|regfile:Register_File\"" {  } { { "../00_src/processor.sv" "Register_File" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 regfile.sv(53) " "Verilog HDL or VHDL warning at regfile.sv(53): object \"R0\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076215 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R8 regfile.sv(53) " "Verilog HDL or VHDL warning at regfile.sv(53): object \"R8\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076215 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R16 regfile.sv(53) " "Verilog HDL or VHDL warning at regfile.sv(53): object \"R16\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076215 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R24 regfile.sv(53) " "Verilog HDL or VHDL warning at regfile.sv(53): object \"R24\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076215 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 regfile.sv(54) " "Verilog HDL or VHDL warning at regfile.sv(54): object \"R1\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R9 regfile.sv(54) " "Verilog HDL or VHDL warning at regfile.sv(54): object \"R9\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R17 regfile.sv(54) " "Verilog HDL or VHDL warning at regfile.sv(54): object \"R17\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R25 regfile.sv(54) " "Verilog HDL or VHDL warning at regfile.sv(54): object \"R25\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 regfile.sv(55) " "Verilog HDL or VHDL warning at regfile.sv(55): object \"R2\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R10 regfile.sv(55) " "Verilog HDL or VHDL warning at regfile.sv(55): object \"R10\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R18 regfile.sv(55) " "Verilog HDL or VHDL warning at regfile.sv(55): object \"R18\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R26 regfile.sv(55) " "Verilog HDL or VHDL warning at regfile.sv(55): object \"R26\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 regfile.sv(56) " "Verilog HDL or VHDL warning at regfile.sv(56): object \"R3\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R11 regfile.sv(56) " "Verilog HDL or VHDL warning at regfile.sv(56): object \"R11\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R19 regfile.sv(56) " "Verilog HDL or VHDL warning at regfile.sv(56): object \"R19\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R27 regfile.sv(56) " "Verilog HDL or VHDL warning at regfile.sv(56): object \"R27\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 regfile.sv(57) " "Verilog HDL or VHDL warning at regfile.sv(57): object \"R4\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R12 regfile.sv(57) " "Verilog HDL or VHDL warning at regfile.sv(57): object \"R12\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R20 regfile.sv(57) " "Verilog HDL or VHDL warning at regfile.sv(57): object \"R20\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R28 regfile.sv(57) " "Verilog HDL or VHDL warning at regfile.sv(57): object \"R28\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 regfile.sv(58) " "Verilog HDL or VHDL warning at regfile.sv(58): object \"R5\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R13 regfile.sv(58) " "Verilog HDL or VHDL warning at regfile.sv(58): object \"R13\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R21 regfile.sv(58) " "Verilog HDL or VHDL warning at regfile.sv(58): object \"R21\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R29 regfile.sv(58) " "Verilog HDL or VHDL warning at regfile.sv(58): object \"R29\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 regfile.sv(59) " "Verilog HDL or VHDL warning at regfile.sv(59): object \"R6\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R14 regfile.sv(59) " "Verilog HDL or VHDL warning at regfile.sv(59): object \"R14\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R22 regfile.sv(59) " "Verilog HDL or VHDL warning at regfile.sv(59): object \"R22\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R30 regfile.sv(59) " "Verilog HDL or VHDL warning at regfile.sv(59): object \"R30\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 regfile.sv(60) " "Verilog HDL or VHDL warning at regfile.sv(60): object \"R7\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R15 regfile.sv(60) " "Verilog HDL or VHDL warning at regfile.sv(60): object \"R15\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R23 regfile.sv(60) " "Verilog HDL or VHDL warning at regfile.sv(60): object \"R23\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R31 regfile.sv(60) " "Verilog HDL or VHDL warning at regfile.sv(60): object \"R31\" assigned a value but never read" {  } { { "../00_src/regfile.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/regfile.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076216 "|processor_wrapper|processor:CPU|regfile:Register_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection processor:CPU\|hazard_detection:Hazard_Detection " "Elaborating entity \"hazard_detection\" for hierarchy \"processor:CPU\|hazard_detection:Hazard_Detection\"" {  } { { "../00_src/processor.sv" "Hazard_Detection" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 processor:CPU\|mux_2x1:WB_ID_rs1_forwarding " "Elaborating entity \"mux_2x1\" for hierarchy \"processor:CPU\|mux_2x1:WB_ID_rs1_forwarding\"" {  } { { "../00_src/processor.sv" "WB_ID_rs1_forwarding" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:CPU\|register:ID_Regfile_data_buffer " "Elaborating entity \"register\" for hierarchy \"processor:CPU\|register:ID_Regfile_data_buffer\"" {  } { { "../00_src/processor.sv" "ID_Regfile_data_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:CPU\|register:ID_Decoder_package_buffer " "Elaborating entity \"register\" for hierarchy \"processor:CPU\|register:ID_Decoder_package_buffer\"" {  } { { "../00_src/processor.sv" "ID_Decoder_package_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbitrator processor:CPU\|arbitrator:Arbitrating " "Elaborating entity \"arbitrator\" for hierarchy \"processor:CPU\|arbitrator:Arbitrating\"" {  } { { "../00_src/processor.sv" "Arbitrating" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076275 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_abt_alu_pkg.debug_pkg arbitrator.sv(8) " "Output port \"o_abt_alu_pkg.debug_pkg\" at arbitrator.sv(8) has no driver" {  } { { "../00_src/arbitrator.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/arbitrator.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1751893076280 "|processor_wrapper|processor:CPU|arbitrator:Arbitrating"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit processor:CPU\|arbitrator:Arbitrating\|forwarding_unit:forwarding " "Elaborating entity \"forwarding_unit\" for hierarchy \"processor:CPU\|arbitrator:Arbitrating\|forwarding_unit:forwarding\"" {  } { { "../00_src/arbitrator.sv" "forwarding" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/arbitrator.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_cell processor:CPU\|arbitrator:Arbitrating\|forwarding_unit:forwarding\|forwarding_cell:FWD_check_MEM_stage " "Elaborating entity \"forwarding_cell\" for hierarchy \"processor:CPU\|arbitrator:Arbitrating\|forwarding_unit:forwarding\|forwarding_cell:FWD_check_MEM_stage\"" {  } { { "../00_src/forwarding_unit.sv" "FWD_check_MEM_stage" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/forwarding_unit.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:CPU\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"processor:CPU\|alu:ALU\"" {  } { { "../00_src/processor.sv" "ALU" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076291 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "br_jump alu.sv(69) " "Verilog HDL or VHDL warning at alu.sv(69): object \"br_jump\" assigned a value but never read" {  } { { "../00_src/alu.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076294 "|processor_wrapper|processor:CPU|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32bit processor:CPU\|alu:ALU\|comparator_32bit:ALU_comparator " "Elaborating entity \"comparator_32bit\" for hierarchy \"processor:CPU\|alu:ALU\|comparator_32bit:ALU_comparator\"" {  } { { "../00_src/alu.sv" "ALU_comparator" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_4bit processor:CPU\|alu:ALU\|comparator_32bit:ALU_comparator\|comparator_4bit:Layer1_7 " "Elaborating entity \"comparator_4bit\" for hierarchy \"processor:CPU\|alu:ALU\|comparator_32bit:ALU_comparator\|comparator_4bit:Layer1_7\"" {  } { { "../00_src/primitive_cell/comparators.sv" "Layer1_7" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/comparators.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_32bit processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter " "Elaborating entity \"shifter_32bit\" for hierarchy \"processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\"" {  } { { "../00_src/alu.sv" "ALU_shifter" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/alu.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_32bit processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|reverse_32bit:reverse_in " "Elaborating entity \"reverse_32bit\" for hierarchy \"processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|reverse_32bit:reverse_in\"" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "reverse_in" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R1_32bit processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|shift_R1_32bit:shift_1 " "Elaborating entity \"shift_R1_32bit\" for hierarchy \"processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|shift_R1_32bit:shift_1\"" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "shift_1" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R2_32bit processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|shift_R2_32bit:shift_2 " "Elaborating entity \"shift_R2_32bit\" for hierarchy \"processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|shift_R2_32bit:shift_2\"" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "shift_2" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R4_32bit processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|shift_R4_32bit:shift_4 " "Elaborating entity \"shift_R4_32bit\" for hierarchy \"processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|shift_R4_32bit:shift_4\"" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "shift_4" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R8_32bit processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|shift_R8_32bit:shift_8 " "Elaborating entity \"shift_R8_32bit\" for hierarchy \"processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|shift_R8_32bit:shift_8\"" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "shift_8" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R16_32bit processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|shift_R16_32bit:shift_16 " "Elaborating entity \"shift_R16_32bit\" for hierarchy \"processor:CPU\|alu:ALU\|shifter_32bit:ALU_shifter\|shift_R16_32bit:shift_16\"" {  } { { "../00_src/primitive_cell/shifter_32bit.sv" "shift_16" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_32bit.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:CPU\|register:EX_ALU_data_buffer " "Elaborating entity \"register\" for hierarchy \"processor:CPU\|register:EX_ALU_data_buffer\"" {  } { { "../00_src/processor.sv" "EX_ALU_data_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:CPU\|register:EX_LSU_control_buffer " "Elaborating entity \"register\" for hierarchy \"processor:CPU\|register:EX_LSU_control_buffer\"" {  } { { "../00_src/processor.sv" "EX_LSU_control_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu processor:CPU\|lsu:LSU " "Elaborating entity \"lsu\" for hierarchy \"processor:CPU\|lsu:LSU\"" {  } { { "../00_src/processor.sv" "LSU" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076427 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction lsu.sv(275) " "Verilog HDL or VHDL warning at lsu.sv(275): object \"instruction\" assigned a value but never read" {  } { { "../00_src/lsu.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 275 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893076430 "|processor_wrapper|processor:CPU|lsu:LSU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_1port processor:CPU\|lsu:LSU\|RAM_1port:D_cache " "Elaborating entity \"RAM_1port\" for hierarchy \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\"" {  } { { "../00_src/lsu.sv" "D_cache" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\"" {  } { { "RAM_1port.v" "altsyncram_component" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/RAM_1port.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\"" {  } { { "RAM_1port.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/RAM_1port.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893076450 ""}  } { { "RAM_1port.v" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/RAM_1port.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751893076450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_77n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_77n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_77n1 " "Found entity 1: altsyncram_77n1" {  } { { "db/altsyncram_77n1.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/altsyncram_77n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893076568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893076568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_77n1 processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated " "Elaborating entity \"altsyncram_77n1\" for hierarchy \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893076569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893077228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893077228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_sma processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated\|decode_sma:wr_decode " "Elaborating entity \"decode_sma\" for hierarchy \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated\|decode_sma:wr_decode\"" {  } { { "db/altsyncram_77n1.tdf" "wr_decode" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/altsyncram_77n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pib " "Found entity 1: mux_pib" {  } { { "db/mux_pib.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/mux_pib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893077316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893077316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pib processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated\|mux_pib:rd_mux " "Elaborating entity \"mux_pib\" for hierarchy \"processor:CPU\|lsu:LSU\|RAM_1port:D_cache\|altsyncram:altsyncram_component\|altsyncram_77n1:auto_generated\|mux_pib:rd_mux\"" {  } { { "db/altsyncram_77n1.tdf" "rd_mux" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/altsyncram_77n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:CPU\|lsu:LSU\|register:MEM_WB_buffer " "Elaborating entity \"register\" for hierarchy \"processor:CPU\|lsu:LSU\|register:MEM_WB_buffer\"" {  } { { "../00_src/lsu.sv" "MEM_WB_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 processor:CPU\|lsu:LSU\|mux_4x1:rdata_byte_1_sel " "Elaborating entity \"mux_4x1\" for hierarchy \"processor:CPU\|lsu:LSU\|mux_4x1:rdata_byte_1_sel\"" {  } { { "../00_src/lsu.sv" "rdata_byte_1_sel" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 processor:CPU\|lsu:LSU\|mux_4x1:rdata_byte_2_3_sel " "Elaborating entity \"mux_4x1\" for hierarchy \"processor:CPU\|lsu:LSU\|mux_4x1:rdata_byte_2_3_sel\"" {  } { { "../00_src/lsu.sv" "rdata_byte_2_3_sel" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/lsu.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_divider_unit processor:CPU\|multiplier_divider_unit:M_extension " "Elaborating entity \"multiplier_divider_unit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\"" {  } { { "../00_src/processor.sv" "M_extension" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077361 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mul_product_low multiplier_divider_unit.sv(23) " "Verilog HDL or VHDL warning at multiplier_divider_unit.sv(23): object \"mul_product_low\" assigned a value but never read" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893077364 "|processor_wrapper|processor:CPU|multiplier_divider_unit:M_extension"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mul_product_high multiplier_divider_unit.sv(24) " "Verilog HDL or VHDL warning at multiplier_divider_unit.sv(24): object \"mul_product_high\" assigned a value but never read" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893077364 "|processor_wrapper|processor:CPU|multiplier_divider_unit:M_extension"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ACTIVE_stage multiplier_divider_unit.sv(131) " "Verilog HDL or VHDL warning at multiplier_divider_unit.sv(131): object \"ACTIVE_stage\" assigned a value but never read" {  } { { "../00_src/multiplier_divider_unit.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751893077364 "|processor_wrapper|processor:CPU|multiplier_divider_unit:M_extension"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_32bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL " "Elaborating entity \"multiplier_32bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\"" {  } { { "../00_src/multiplier_divider_unit.sv" "MUL" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|register:fetch_A " "Elaborating entity \"register\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|register:fetch_A\"" {  } { { "../00_src/multiplier_32bit.sv" "fetch_A" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leading_zero_counter_32bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|leading_zero_counter_32bit:Find_NLZ_mulipliter " "Elaborating entity \"leading_zero_counter_32bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|leading_zero_counter_32bit:Find_NLZ_mulipliter\"" {  } { { "../00_src/multiplier_32bit.sv" "Find_NLZ_mulipliter" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NLC_4bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|leading_zero_counter_32bit:Find_NLZ_mulipliter\|NLC_4bit:NLC_7 " "Elaborating entity \"NLC_4bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|leading_zero_counter_32bit:Find_NLZ_mulipliter\|NLC_4bit:NLC_7\"" {  } { { "../00_src/primitive_cell/leading_zero_counter_32bit.sv" "NLC_7" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/leading_zero_counter_32bit.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BNE processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|leading_zero_counter_32bit:Find_NLZ_mulipliter\|BNE:Boundary_Nibble_Encoder " "Elaborating entity \"BNE\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|leading_zero_counter_32bit:Find_NLZ_mulipliter\|BNE:Boundary_Nibble_Encoder\"" {  } { { "../00_src/primitive_cell/leading_zero_counter_32bit.sv" "Boundary_Nibble_Encoder" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/leading_zero_counter_32bit.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_8x1 processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|leading_zero_counter_32bit:Find_NLZ_mulipliter\|mux_8x1:bit0_NLZ " "Elaborating entity \"mux_8x1\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|leading_zero_counter_32bit:Find_NLZ_mulipliter\|mux_8x1:bit0_NLZ\"" {  } { { "../00_src/primitive_cell/leading_zero_counter_32bit.sv" "bit0_NLZ" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/leading_zero_counter_32bit.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|adder:Reduced_count " "Elaborating entity \"adder\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|adder:Reduced_count\"" {  } { { "../00_src/multiplier_32bit.sv" "Reduced_count" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|down_counter:iteration_counter " "Elaborating entity \"down_counter\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|down_counter:iteration_counter\"" {  } { { "../00_src/multiplier_32bit.sv" "iteration_counter" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077443 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.sv(59) " "Verilog HDL assignment warning at counter.sv(59): truncated value with size 32 to match size of target (5)" {  } { { "../00_src/primitive_cell/counter.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/counter.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751893077444 "|processor_wrapper|processor:CPU|multiplier_divider_unit:M_extension|multiplier_32bit:MUL|down_counter:iteration_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_64bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization " "Elaborating entity \"shifter_64bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\"" {  } { { "../00_src/multiplier_32bit.sv" "Normalization" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_32bit.sv" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reverse_64bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|reverse_64bit:reverse_in " "Elaborating entity \"reverse_64bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|reverse_64bit:reverse_in\"" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "reverse_in" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|mux_2x1:mux_rev_in " "Elaborating entity \"mux_2x1\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|mux_2x1:mux_rev_in\"" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "mux_rev_in" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R1_64bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R1_64bit:shift_1 " "Elaborating entity \"shift_R1_64bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R1_64bit:shift_1\"" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "shift_1" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R2_64bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R2_64bit:shift_2 " "Elaborating entity \"shift_R2_64bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R2_64bit:shift_2\"" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "shift_2" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R4_64bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R4_64bit:shift_4 " "Elaborating entity \"shift_R4_64bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R4_64bit:shift_4\"" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "shift_4" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R8_64bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R8_64bit:shift_8 " "Elaborating entity \"shift_R8_64bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R8_64bit:shift_8\"" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "shift_8" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R16_64bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R16_64bit:shift_16 " "Elaborating entity \"shift_R16_64bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R16_64bit:shift_16\"" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "shift_16" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_R32_64bit processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R32_64bit:shift_32 " "Elaborating entity \"shift_R32_64bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|shift_R32_64bit:shift_32\"" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "shift_32" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|mux_4x1:mux_out " "Elaborating entity \"mux_4x1\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|multiplier_32bit:MUL\|shifter_64bit:Normalization\|mux_4x1:mux_out\"" {  } { { "../00_src/primitive_cell/shifter_64bit.sv" "mux_out" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/shifter_64bit.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_32bit processor:CPU\|multiplier_divider_unit:M_extension\|divider_32bit:DIV " "Elaborating entity \"divider_32bit\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|divider_32bit:DIV\"" {  } { { "../00_src/multiplier_divider_unit.sv" "DIV" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:CPU\|multiplier_divider_unit:M_extension\|divider_32bit:DIV\|adder:Reduced_count " "Elaborating entity \"adder\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|divider_32bit:DIV\|adder:Reduced_count\"" {  } { { "../00_src/divider_32bit.sv" "Reduced_count" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_counter processor:CPU\|multiplier_divider_unit:M_extension\|divider_32bit:DIV\|down_counter:iteration_counter " "Elaborating entity \"down_counter\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|divider_32bit:DIV\|down_counter:iteration_counter\"" {  } { { "../00_src/divider_32bit.sv" "iteration_counter" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.sv(59) " "Verilog HDL assignment warning at counter.sv(59): truncated value with size 32 to match size of target (6)" {  } { { "../00_src/primitive_cell/counter.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/primitive_cell/counter.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751893077606 "|processor_wrapper|processor:CPU|multiplier_divider_unit:M_extension|divider_32bit:DIV|down_counter:iteration_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:CPU\|multiplier_divider_unit:M_extension\|divider_32bit:DIV\|adder:Subtract " "Elaborating entity \"adder\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|divider_32bit:DIV\|adder:Subtract\"" {  } { { "../00_src/divider_32bit.sv" "Subtract" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/divider_32bit.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register processor:CPU\|multiplier_divider_unit:M_extension\|register:mul_instr_ctrl_buffer " "Elaborating entity \"register\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|register:mul_instr_ctrl_buffer\"" {  } { { "../00_src/multiplier_divider_unit.sv" "mul_instr_ctrl_buffer" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 processor:CPU\|multiplier_divider_unit:M_extension\|mux_2x1:Select_control_signal " "Elaborating entity \"mux_2x1\" for hierarchy \"processor:CPU\|multiplier_divider_unit:M_extension\|mux_2x1:Select_control_signal\"" {  } { { "../00_src/multiplier_divider_unit.sv" "Select_control_signal" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/multiplier_divider_unit.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1 processor:CPU\|mux_4x1:WB_mux " "Elaborating entity \"mux_4x1\" for hierarchy \"processor:CPU\|mux_4x1:WB_mux\"" {  } { { "../00_src/processor.sv" "WB_mux" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/00_src/processor.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin32_to_bcd_display bin32_to_bcd_display:display_to_HEX " "Elaborating entity \"bin32_to_bcd_display\" for hierarchy \"bin32_to_bcd_display:display_to_HEX\"" {  } { { "processor_wrapper.sv" "display_to_HEX" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcdtohex bin32_to_bcd_display:display_to_HEX\|bcdtohex:u0 " "Elaborating entity \"bcdtohex\" for hierarchy \"bin32_to_bcd_display:display_to_HEX\|bcdtohex:u0\"" {  } { { "processor_wrapper.sv" "u0" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893077658 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Mod5\"" {  } { { "processor_wrapper.sv" "Mod5" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 169 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Div4\"" {  } { { "processor_wrapper.sv" "Div4" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Mod4\"" {  } { { "processor_wrapper.sv" "Mod4" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 168 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Div3\"" {  } { { "processor_wrapper.sv" "Div3" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Mod3\"" {  } { { "processor_wrapper.sv" "Mod3" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 167 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Div2\"" {  } { { "processor_wrapper.sv" "Div2" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Mod2\"" {  } { { "processor_wrapper.sv" "Mod2" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 166 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Div1\"" {  } { { "processor_wrapper.sv" "Div1" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Mod1\"" {  } { { "processor_wrapper.sv" "Mod1" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 165 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Div0\"" {  } { { "processor_wrapper.sv" "Div0" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bin32_to_bcd_display:display_to_HEX\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bin32_to_bcd_display:display_to_HEX\|Mod0\"" {  } { { "processor_wrapper.sv" "Mod0" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 164 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893085063 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751893085063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Mod5\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893085335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Mod5 " "Instantiated megafunction \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085335 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085335 ""}  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751893085335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eho " "Found entity 1: lpm_divide_eho" {  } { { "db/lpm_divide_eho.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_divide_eho.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893085410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893085409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893085436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893085436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893085519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893085519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893085605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893085605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893085640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893085640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div4\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 168 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893085755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div4 " "Instantiated megafunction \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085755 ""}  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 168 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751893085755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bpo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bpo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bpo " "Found entity 1: lpm_divide_bpo" {  } { { "db/lpm_divide_bpo.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_divide_bpo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893085799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893085799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div3\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893085884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div3 " "Instantiated megafunction \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085884 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893085884 ""}  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751893085884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893085923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893085923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893085974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893085974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893086090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893086090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893086158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893086158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div2\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 166 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893086213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div2 " "Instantiated megafunction \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893086213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893086213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893086213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893086213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893086213 ""}  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 166 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751893086213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oqo " "Found entity 1: lpm_divide_oqo" {  } { { "db/lpm_divide_oqo.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_divide_oqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893086259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893086259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/abs_divider_1dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893086287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893086287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/alt_u_div_i2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893086375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893086375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1p9 " "Found entity 1: lpm_abs_1p9" {  } { { "db/lpm_abs_1p9.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_abs_1p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893086428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893086428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div1\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 165 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893086496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div1 " "Instantiated megafunction \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893086496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893086496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893086496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893086496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893086496 ""}  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 165 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751893086496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sqo " "Found entity 1: lpm_divide_sqo" {  } { { "db/lpm_divide_sqo.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_divide_sqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893086547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893086547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/abs_divider_5dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893086791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893086791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893086881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893086881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5p9 " "Found entity 1: lpm_abs_5p9" {  } { { "db/lpm_abs_5p9.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_abs_5p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893086955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893086955 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div0\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 164 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893087010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div0 " "Instantiated megafunction \"bin32_to_bcd_display:display_to_HEX\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893087010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 18 " "Parameter \"LPM_WIDTHD\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893087010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893087010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893087010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751893087010 ""}  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 164 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751893087010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vqo " "Found entity 1: lpm_divide_vqo" {  } { { "db/lpm_divide_vqo.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_divide_vqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893087058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893087058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8dg " "Found entity 1: abs_divider_8dg" {  } { { "db/abs_divider_8dg.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/abs_divider_8dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893087111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893087111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/alt_u_div_03f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893087191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893087191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8p9 " "Found entity 1: lpm_abs_8p9" {  } { { "db/lpm_abs_8p9.tdf" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/db/lpm_abs_8p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751893087286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893087286 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1751893089186 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPO\[12\] GND " "Pin \"GPO\[12\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|GPO[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPO\[13\] GND " "Pin \"GPO\[13\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|GPO[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPO\[14\] GND " "Pin \"GPO\[14\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|GPO[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPO\[15\] GND " "Pin \"GPO\[15\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|GPO[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPO\[24\] GND " "Pin \"GPO\[24\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|GPO[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPO\[25\] GND " "Pin \"GPO\[25\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|GPO[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751893095298 "|processor_wrapper|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751893095298 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751893095931 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751893106107 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/output_files/processor.map.smsg " "Generated suppressed messages file I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/output_files/processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893106779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751893108663 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751893108663 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI\[0\] " "No output dependent on input pin \"GPI\[0\]\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893110902 "|processor_wrapper|GPI[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI\[1\] " "No output dependent on input pin \"GPI\[1\]\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893110902 "|processor_wrapper|GPI[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI\[2\] " "No output dependent on input pin \"GPI\[2\]\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893110902 "|processor_wrapper|GPI[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI\[3\] " "No output dependent on input pin \"GPI\[3\]\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893110902 "|processor_wrapper|GPI[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI\[4\] " "No output dependent on input pin \"GPI\[4\]\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893110902 "|processor_wrapper|GPI[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI\[5\] " "No output dependent on input pin \"GPI\[5\]\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893110902 "|processor_wrapper|GPI[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI\[6\] " "No output dependent on input pin \"GPI\[6\]\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893110902 "|processor_wrapper|GPI[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI\[7\] " "No output dependent on input pin \"GPI\[7\]\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893110902 "|processor_wrapper|GPI[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI\[8\] " "No output dependent on input pin \"GPI\[8\]\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893110902 "|processor_wrapper|GPI[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPI\[9\] " "No output dependent on input pin \"GPI\[9\]\"" {  } { { "processor_wrapper.sv" "" { Text "I:/OneDrive/Desktop/Summer_Project/RV32IM_core_dev/03_quartus/processor_wrapper.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751893110902 "|processor_wrapper|GPI[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751893110902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10393 " "Implemented 10393 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751893110956 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751893110956 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9234 " "Implemented 9234 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751893110956 ""} { "Info" "ICUT_CUT_TM_RAMS" "1056 " "Implemented 1056 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1751893110956 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751893110956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5134 " "Peak virtual memory: 5134 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751893111019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul  7 19:58:31 2025 " "Processing ended: Mon Jul  7 19:58:31 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751893111019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751893111019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751893111019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751893111019 ""}
