 _                  ______  _____  _____  _____  
| |                 | ___ \|_   _|/  ___|/  __ \ 
| |  ___  __      __| |_/ /  | |  \ `--. | /  \/ 
| | / _ \ \ \ /\ / /|    /   | |   `--. \| |     
| || (_) | \ V  V / | |\ \  _| |_ /\__/ /| \__/\ 
|_| \___/   \_/\_/  \_| \_| \___/ \____/  \____/ 
                                                 
                                                 
                            _    _               
                           | |  | |              
         ___  _   _  _ __  | |_ | |__            
        / __|| | | || '_ \ | __|| '_ \           
        \__ \| |_| || | | || |_ | | | |          
        |___/ \__, ||_| |_| \__||_| |_|          
               __/ |                             
              |___/                              

******  o p e n   t o   t h e   c o r e  ******* 

       +---------------------------------+
       |  _   _   ___   ___  _   _  ___  |
       | | | | | / _ \ / __|| | | |/ __| |
       | | |_| || (_) |\__ \| |_| |\__ \ |
       |  \__, | \___/ |___/ \__, ||___/ |
       |   __/ |              __/ |      |
       |  |___/              |___/       |
       +---------------------------------+

=================== Flow Vars ===================
Path to cell library: /home/mats/prosjektoppgave/Thesis-code/syn/nangate45/lib/NangateOpenCellLibrary_typical.lib
top module: ibex_top (default)
Output directory for synthesis: syn_out/ibex_22_01_2024_10_54_26
Pre-mapping netlist out: ./syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.pre_map.v (default)
netlist out: ./syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top_netlist.v (default)
Synth config file: ibex_top_lr_synth_conf.tcl (default)
Report output directory: ./syn_out/ibex_22_01_2024_10_54_26/reports (default)
flatten: Enabled
timing run: Enabled
Enable branch target ALU in Ibex: Disabled
Enable writeback stage in Ibex: Disabled
Bitmanip extenion setting for Ibex (see ibex_pkg::rv32b_e for permitted values. Enum names are not supported in Yosys.): 0 (default)
Multiplier extension setting for Ibex (see ibex_pkg::rv32m_e for permitted values. Enum names are not supported in Yosys.): 2 (default)
Register file implementation selection for Ibex (see ibex_pkg::regfile_e for permitted values. Enum names are not supported in Yosys.): 2 (default)
Name of cell library: nangate
Input SDC file: ibex_top.nangate.sdc (default)
Input SDC file for ABC: ibex_top_abc.nangate.sdc (default)
Output SDC file: ./syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.nangate.out.sdc (default)
STA netlist out: ./syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top_netlist.sta.v (default)
STA paths reported per group: 1000 (default)
STA paths reported in overall report: 1000 (default)
clock period: 4000.0 ps
=================================================

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)

1. Executing Liberty frontend.
Imported 135 cell types from liberty file.

2. Executing Verilog-2005 frontend: ./rtl/prim_clock_gating.v
Parsing SystemVerilog input from `./rtl/prim_clock_gating.v' to AST representation.
Generating RTLIL representation for module `\prim_clock_gating'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v' to AST representation.
Generating RTLIL representation for module `\ibex_alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_branch_predict.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_branch_predict.v' to AST representation.
Generating RTLIL representation for module `\ibex_branch_predict'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v' to AST representation.
Generating RTLIL representation for module `\ibex_compressed_decoder'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v' to AST representation.
Generating RTLIL representation for module `\ibex_controller'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v' to AST representation.
Generating RTLIL representation for module `\ibex_core'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v' to AST representation.
Generating RTLIL representation for module `\ibex_counter'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v' to AST representation.
Generating RTLIL representation for module `\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:912
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v' to AST representation.
Generating RTLIL representation for module `\ibex_csr'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v' to AST representation.
Generating RTLIL representation for module `\ibex_decoder'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_dummy_instr.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_dummy_instr.v' to AST representation.
Generating RTLIL representation for module `\ibex_dummy_instr'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_ex_block.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_ex_block.v' to AST representation.
Generating RTLIL representation for module `\ibex_ex_block'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v' to AST representation.
Generating RTLIL representation for module `\ibex_fetch_fifo'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_icache.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_icache.v' to AST representation.
Generating RTLIL representation for module `\ibex_icache'.
Warning: Replacing memory \fill_data_q with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_icache.v:559
Warning: Replacing memory \fill_way_q with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_icache.v:545
Warning: Replacing memory \fill_addr_q with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_icache.v:542
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_id_stage'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_if_stage'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v' to AST representation.
Generating RTLIL representation for module `\ibex_load_store_unit'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_lockstep.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_lockstep.v' to AST representation.
Generating RTLIL representation for module `\ibex_lockstep'.
Warning: Replacing memory \shadow_data_rdata_q with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_lockstep.v:203
Warning: Replacing memory \shadow_tag_rdata_q with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_lockstep.v:202
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v' to AST representation.
Generating RTLIL representation for module `\ibex_multdiv_fast'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_slow.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_slow.v' to AST representation.
Generating RTLIL representation for module `\ibex_multdiv_slow'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_pmp.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_pmp.v' to AST representation.
Generating RTLIL representation for module `\ibex_pmp'.
Successfully finished Verilog frontend.

23. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v' to AST representation.
Generating RTLIL representation for module `\ibex_prefetch_buffer'.
Successfully finished Verilog frontend.

24. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v' to AST representation.
Generating RTLIL representation for module `\ibex_register_file_latch'.
Warning: Replacing memory \mem with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:123, syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:94
Successfully finished Verilog frontend.

25. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v' to AST representation.
Generating RTLIL representation for module `\ibex_top'.
Successfully finished Verilog frontend.

26. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/ibex_wb_stage.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/ibex_wb_stage.v' to AST representation.
Generating RTLIL representation for module `\ibex_wb_stage'.
Successfully finished Verilog frontend.

27. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/prim_generic_buf.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/prim_generic_buf.v' to AST representation.
Generating RTLIL representation for module `\prim_generic_buf'.
Successfully finished Verilog frontend.

28. Executing Verilog-2005 frontend: syn_out/ibex_22_01_2024_10_54_26/generated/prim_generic_flop.v
Parsing SystemVerilog input from `syn_out/ibex_22_01_2024_10_54_26/generated/prim_generic_flop.v' to AST representation.
Generating RTLIL representation for module `\prim_generic_flop'.
Successfully finished Verilog frontend.

29. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_top\RV32B=0'.

30. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_top\RV32M=2'.

31. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_top'.
Parameter \RegFile = 2
Generating RTLIL representation for module `$paramod\ibex_top\RegFile=2'.

32. Executing SYNTH pass.

32.1. Executing HIERARCHY pass (managing design hierarchy).

32.1.1. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     \prim_clock_gating
Used module:     \ibex_core
Used module:         \ibex_cs_registers
Used module:             \ibex_counter
Used module:             \ibex_csr
Used module:         \ibex_wb_stage
Used module:         \ibex_load_store_unit
Used module:         \ibex_ex_block
Used module:             \ibex_multdiv_fast
Used module:             \ibex_alu
Used module:         \ibex_id_stage
Used module:             \ibex_controller
Used module:             \ibex_decoder
Used module:         \ibex_if_stage
Used module:             \ibex_prefetch_buffer
Used module:                 \ibex_fetch_fifo
Used module:             \ibex_compressed_decoder
Used module:     \ibex_register_file_latch

32.1.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod$63ff4f2cb5991998d66c5b6fef19451e74ed42d0\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:912

32.1.3. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
Parameter \WritebackStage = 1'0
Generating RTLIL representation for module `$paramod\ibex_wb_stage\WritebackStage=1'0'.

32.1.4. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0'.

32.1.5. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \SpecBranch = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage'.

32.1.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage'.

32.1.7. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0'.

32.1.8. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0'.

32.1.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
Parameter \RV32E = 1'0
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0'.

32.1.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
Parameter \RV32M = 2
Generating RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=2'.

32.1.11. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod\ibex_alu\RV32B=0'.

32.1.12. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.

32.1.13. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.

32.1.14. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.

32.1.15. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.

32.1.16. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.

32.1.17. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.

32.1.18. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.

32.1.19. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.

32.1.20. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.

32.1.21. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 40
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=40'.

32.1.22. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.

32.1.23. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Generating RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.

32.1.24. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.

32.1.25. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.

32.1.26. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.27. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Generating RTLIL representation for module `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100'.

32.1.28. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.29. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.30. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.31. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Generating RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827'.

32.1.32. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Generating RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'.

32.1.33. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.34. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.

32.1.35. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.36. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Generating RTLIL representation for module `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0'.

32.1.37. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.38. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Generating RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000'.

32.1.39. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
Parameter \NUM_REQS = 2
Generating RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=2'.

32.1.40. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_core'.
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \RV32E = 1'1
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Parameter \WritebackStage = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \BranchPredictor = 1'0
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \SecureIbex = 1'0
Parameter \DummyInstructions = 1'0
Parameter \RegFileECC = 1'0
Parameter \RegFileDataWidth = 32
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Generating RTLIL representation for module `$paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core'.

32.1.41. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_register_file_latch'.
Parameter \RV32E = 1'1
Parameter \DataWidth = 32
Parameter \DummyInstructions = 1'0
Generating RTLIL representation for module `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0'.
Warning: Replacing memory \mem with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:123, syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:94

32.1.42. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     \prim_clock_gating
Used module:     $paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core
Used module:         \ibex_cs_registers
Used module:             $paramod\ibex_counter\CounterWidth=40
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_counter\CounterWidth=64
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:             $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:         \ibex_wb_stage
Used module:         \ibex_load_store_unit
Used module:         \ibex_ex_block
Used module:             $paramod\ibex_multdiv_fast\RV32M=2
Used module:             $paramod\ibex_alu\RV32B=0
Used module:         \ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:             $paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:         \ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                 \ibex_fetch_fifo
Used module:             \ibex_compressed_decoder
Used module:     $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0

32.1.43. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_fetch_fifo'.
Parameter \NUM_REQS = 2
Found cached RTLIL representation for module `$paramod\ibex_fetch_fifo\NUM_REQS=2'.

32.1.44. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_cs_registers'.
Parameter \DbgTriggerEn = 1'0
Parameter \DbgHwBreakNum = 1
Parameter \DataIndTiming = 1'0
Parameter \DummyInstructions = 1'0
Parameter \ShadowCSR = 1'0
Parameter \ICache = 1'0
Parameter \MHPMCounterNum = 0
Parameter \MHPMCounterWidth = 40
Parameter \PMPEnable = 1'0
Parameter \PMPGranularity = 0
Parameter \PMPNumRegions = 4
Parameter \RV32E = 1'1
Parameter \RV32M = 2
Parameter \RV32B = 0
Generating RTLIL representation for module `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers'.
Warning: Replacing memory \pmp_addr_rdata with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859
Warning: Replacing memory \mhpmevent with list of registers. See syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:912

32.1.45. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_wb_stage'.
Parameter \WritebackStage = 1'0
Found cached RTLIL representation for module `$paramod\ibex_wb_stage\WritebackStage=1'0'.

32.1.46. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_ex_block'.
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Found cached RTLIL representation for module `$paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0'.

32.1.47. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_id_stage'.
Parameter \RV32E = 1'1
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \DataIndTiming = 1'0
Parameter \BranchTargetALU = 1'0
Parameter \SpecBranch = 1'0
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Generating RTLIL representation for module `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage'.

32.1.48. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_if_stage'.
Parameter \DmHaltAddr = 437323776
Parameter \DmExceptionAddr = 437323784
Parameter \DummyInstructions = 1'0
Parameter \ICache = 1'0
Parameter \ICacheECC = 1'0
Parameter \BusSizeECC = 32
Parameter \TagSizeECC = 22
Parameter \LineSizeECC = 64
Parameter \PCIncrCheck = 1'0
Parameter \BranchPredictor = 1'0
Found cached RTLIL representation for module `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage'.

32.1.49. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     \prim_clock_gating
Used module:     $paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core
Used module:         $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers
Used module:             \ibex_csr
Used module:             \ibex_counter
Used module:         $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:         \ibex_load_store_unit
Used module:         $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:             \ibex_multdiv_fast
Used module:             \ibex_alu
Used module:         $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage
Used module:             \ibex_controller
Used module:             \ibex_decoder
Used module:         $paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage
Used module:             \ibex_prefetch_buffer
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:             \ibex_compressed_decoder
Used module:     $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0

32.1.50. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_multdiv_fast'.
Parameter \RV32M = 2
Found cached RTLIL representation for module `$paramod\ibex_multdiv_fast\RV32M=2'.

32.1.51. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_alu'.
Parameter \RV32B = 0
Found cached RTLIL representation for module `$paramod\ibex_alu\RV32B=0'.

32.1.52. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_prefetch_buffer'.
Parameter \BranchPredictor = 1'0
Found cached RTLIL representation for module `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0'.

32.1.53. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.

32.1.54. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.

32.1.55. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_counter'.
Parameter \CounterWidth = 64
Found cached RTLIL representation for module `$paramod\ibex_counter\CounterWidth=64'.

32.1.56. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.

32.1.57. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.58. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 3
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 3'100
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100'.

32.1.59. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.60. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.61. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.62. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1073741827
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827'.

32.1.63. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'.

32.1.64. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.65. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0'.

32.1.66. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.67. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 18
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0'.

32.1.68. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 32
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 1'0
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0'.

32.1.69. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_csr'.
Parameter \Width = 6
Parameter \ShadowCopy = 1'0
Parameter \ResetValue = 6'010000
Found cached RTLIL representation for module `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000'.

32.1.70. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_controller'.
Parameter \WritebackStage = 1'0
Parameter \BranchPredictor = 1'0
Found cached RTLIL representation for module `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0'.

32.1.71. Executing AST frontend in derive mode using pre-parsed AST for module `\ibex_decoder'.
Parameter \RV32E = 1'1
Parameter \RV32M = 2
Parameter \RV32B = 0
Parameter \BranchTargetALU = 1'0
Generating RTLIL representation for module `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0'.

32.1.72. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     \prim_clock_gating
Used module:     $paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core
Used module:         $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_counter\CounterWidth=64
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:             $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:         $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:         \ibex_load_store_unit
Used module:         $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:             $paramod\ibex_multdiv_fast\RV32M=2
Used module:             $paramod\ibex_alu\RV32B=0
Used module:         $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:             $paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:         $paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:             \ibex_compressed_decoder
Used module:     $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0

32.1.73. Analyzing design hierarchy..
Top module:  \ibex_top
Used module:     \prim_clock_gating
Used module:     $paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core
Used module:         $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_counter\CounterWidth=64
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827
Used module:             $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1
Used module:             $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0
Used module:             $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000
Used module:         $paramod\ibex_wb_stage\WritebackStage=1'0
Used module:         \ibex_load_store_unit
Used module:         $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:             $paramod\ibex_multdiv_fast\RV32M=2
Used module:             $paramod\ibex_alu\RV32B=0
Used module:         $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage
Used module:             $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0
Used module:             $paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0
Used module:         $paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage
Used module:             $paramod\ibex_prefetch_buffer\BranchPredictor=1'0
Used module:                 $paramod\ibex_fetch_fifo\NUM_REQS=2
Used module:             \ibex_compressed_decoder
Used module:     $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0
Removing unused module `$paramod\ibex_counter\CounterWidth=40'.
Removing unused module `$paramod\ibex_decoder\RV32E=1'0\RV32M=2\RV32B=0\BranchTargetALU=1'0'.
Removing unused module `$paramod$9ca968c80872e6740b3dd237b850f8212ebaba4d\ibex_id_stage'.
Removing unused module `$paramod$63ff4f2cb5991998d66c5b6fef19451e74ed42d0\ibex_cs_registers'.
Removing unused module `\prim_generic_flop'.
Removing unused module `\prim_generic_buf'.
Removing unused module `\ibex_wb_stage'.
Removing unused module `\ibex_register_file_latch'.
Removing unused module `\ibex_prefetch_buffer'.
Removing unused module `\ibex_pmp'.
Removing unused module `\ibex_multdiv_slow'.
Removing unused module `\ibex_multdiv_fast'.
Removing unused module `\ibex_lockstep'.
Removing unused module `\ibex_if_stage'.
Removing unused module `\ibex_id_stage'.
Removing unused module `\ibex_icache'.
Removing unused module `\ibex_fetch_fifo'.
Removing unused module `\ibex_ex_block'.
Removing unused module `\ibex_dummy_instr'.
Removing unused module `\ibex_decoder'.
Removing unused module `\ibex_csr'.
Removing unused module `\ibex_cs_registers'.
Removing unused module `\ibex_counter'.
Removing unused module `\ibex_core'.
Removing unused module `\ibex_controller'.
Removing unused module `\ibex_branch_predict'.
Removing unused module `\ibex_alu'.
Removed 27 unused modules.

32.2. Executing PROC pass (convert processes to netlists).

32.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:24$4286'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:234$1869'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:207$1864'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:180$1859'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:169$1858'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:135$1851'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:92$1848'.
Found and cleaned up 37 empty switches in `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
Found and cleaned up 3 empty switches in `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
Found and cleaned up 1 empty switch in `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:165$4843'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:742$4266'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:213$4265'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:198$4254'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:168$4248'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:150$4246'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:141$4240'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:94$4232'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:85$4227'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:75$4225'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:60$4223'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:48$4220'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:302$4137'.
Found and cleaned up 1 empty switch in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:381$4814'.
Found and cleaned up 3 empty switches in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
Found and cleaned up 1 empty switch in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:478$4737'.
Found and cleaned up 1 empty switch in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:412$4736'.
Found and cleaned up 1 empty switch in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:324$4730'.
Found and cleaned up 1 empty switch in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081'.
Found and cleaned up 3 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
Found and cleaned up 1 empty switch in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:256$4025'.
Found and cleaned up 1 empty switch in `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:184$3878'.
Found and cleaned up 1 empty switch in `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:172$3873'.
Found and cleaned up 1 empty switch in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
Found and cleaned up 1 empty switch in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:881$4686'.
Found and cleaned up 1 empty switch in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:873$4684'.
Found and cleaned up 1 empty switch in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:520$4671'.
Found and cleaned up 1 empty switch in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
Found and cleaned up 3 empty switches in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4512'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4511'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4510'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4509'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4508'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4507'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4506'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4505'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4504'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4503'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4502'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4501'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4500'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4499'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4498'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
Found and cleaned up 1 empty switch in `\ibex_compressed_decoder.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:20$116'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:71$4332'.
Cleaned up 104 empty switches.

32.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4302 in module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:135$3507 in module ibex_top.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:140$3509 in module ibex_top.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4300 in module $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4298 in module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4296 in module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4294 in module $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4292 in module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:43$4289 in module $paramod\ibex_counter\CounterWidth=64.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:24$4286 in module $paramod\ibex_counter\CounterWidth=64.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:327$1898 in module ibex_load_store_unit.
Marked 8 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:234$1869 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:234$1869 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:207$1864 in module ibex_load_store_unit.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:207$1864 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:180$1859 in module ibex_load_store_unit.
Marked 5 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:180$1859 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:169$1858 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:169$1858 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:164$1856 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:151$1854 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:146$1852 in module ibex_load_store_unit.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:135$1851 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:135$1851 in module ibex_load_store_unit.
Removed 5 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:92$1848 in module ibex_load_store_unit.
Marked 7 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:92$1848 in module ibex_load_store_unit.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4284 in module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865 in module $paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 14 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865 in module $paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849 in module $paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 29 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849 in module $paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:165$4843 in module $paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:742$4266 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:213$4265 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:198$4254 in module $paramod\ibex_alu\RV32B=0.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:150$4246 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:141$4240 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:94$4232 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:85$4227 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:75$4225 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:60$4223 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:48$4220 in module $paramod\ibex_alu\RV32B=0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:289$4185 in module $paramod\ibex_multdiv_fast\RV32M=2.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 3 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:302$4137 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:90$4127 in module $paramod\ibex_multdiv_fast\RV32M=2.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:587$4820 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4818 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4816 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:381$4814 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Marked 6 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:621$4777 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:597$4769 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:478$4737 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:412$4736 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:412$4736 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:324$4730 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:324$4730 in module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Marked 6 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 30 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 14 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:256$4025 in module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:173$3946 in module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:351$3893 in module $paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:184$3878 in module $paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:172$3873 in module $paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:172$3873 in module $paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:979$4692 in module $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:873$4684 in module $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:520$4671 in module $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:520$4671 in module $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:512$4668 in module $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Removed 2 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653 in module $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Marked 11 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653 in module $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Removed 3 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629 in module $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Marked 4 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629 in module $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4517 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4517 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Removed 1 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4514 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4514 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4512 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4511 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4510 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4509 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4508 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4507 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4506 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4505 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4504 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4503 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4502 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4501 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4500 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4499 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4498 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 15 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:50$4435 in module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Removed 6 dead cases from process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:20$116 in module ibex_compressed_decoder.
Marked 17 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:20$116 in module ibex_compressed_decoder.
Marked 1 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:127$4352 in module $paramod\ibex_fetch_fifo\NUM_REQS=2.
Marked 2 switch rules as full_case in process $proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:71$4332 in module $paramod\ibex_fetch_fifo\NUM_REQS=2.
Marked 1 switch rules as full_case in process $proc$./rtl/prim_clock_gating.v:16$1 in module prim_clock_gating.
Removed a total of 31 dead cases.

32.2.3. Executing PROC_INIT pass (extract init attributes).

32.2.4. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_ni in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4302'.
Found async reset \rst_ni in `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:135$3507'.
Found async reset \rst_ni in `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:140$3509'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4300'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4298'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4296'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4294'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4292'.
Found async reset \rst_ni in `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:43$4289'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:327$1898'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:164$1856'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:151$1854'.
Found async reset \rst_ni in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:146$1852'.
Found async reset \rst_ni in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4284'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:289$4185'.
Found async reset \rst_ni in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:90$4127'.
Found async reset \rst_ni in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:587$4820'.
Found async reset \rst_ni in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4818'.
Found async reset \rst_ni in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4816'.
Found async reset \rst_ni in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:621$4777'.
Found async reset \rst_ni in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:597$4769'.
Found async reset \rst_ni in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
Found async reset \rst_ni in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:173$3946'.
Found async reset \rst_ni in `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:351$3893'.
Found async reset \rst_ni in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:979$4692'.
Found async reset \rst_ni in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:512$4668'.
Found async reset \rst_ni in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:50$4435'.
Found async reset \rst_ni in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:127$4352'.

32.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4302'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:135$3507'.
     1/1: $0\core_busy_q[0:0]
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:140$3509'.
     1/1: $0\fetch_enable_q[0:0]
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:287$3530'.
     1/3: $0$func$\sv2v_cast_BD0FC$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:335$3503$\sv2v_cast_BD0FC[21:0]$3532
     2/3: $0$func$\sv2v_cast_BD0FC$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:335$3505$\sv2v_cast_BD0FC[21:0]$3531
     3/3: $0$func$\sv2v_cast_BD0FC$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:335$3505$\inp[21:0]$3533
Creating decoders for process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:291$3534'.
     1/3: $0$func$\sv2v_cast_F09E7$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:336$3504$\sv2v_cast_F09E7[63:0]$3535
     2/3: $0$func$\sv2v_cast_F09E7$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:336$3506$\sv2v_cast_F09E7[63:0]$3537
     3/3: $0$func$\sv2v_cast_F09E7$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:336$3506$\inp[63:0]$3536
Creating decoders for process `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4300'.
     1/1: $0\rdata_q[17:0]
Creating decoders for process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4298'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4296'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4294'.
     1/1: $0\rdata_q[2:0]
Creating decoders for process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4292'.
     1/1: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:60$4291'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:43$4289'.
     1/1: $0\counter_q[63:0]
Creating decoders for process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:24$4286'.
     1/8: $2\counter_d[63:0]
     2/8: $1\counter_d[63:0]
     3/8: $1\counter_load[63:0] [63:32]
     4/8: $1\counter_load[63:0] [31:0]
     5/8: $0\counter_d[63:0]
     6/8: $0\counter_upd[63:0]
     7/8: $0\counter_load[63:0]
     8/8: $0\we[0:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:353$1917'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:327$1898'.
     1/4: $0\ls_fsm_cs[2:0]
     2/4: $0\lsu_err_q[0:0]
     3/4: $0\pmp_err_q[0:0]
     4/4: $0\handle_misaligned_q[0:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
     1/56: $8\ls_fsm_ns[2:0]
     2/56: $3\rdata_update[0:0]
     3/56: $7\addr_update[0:0]
     4/56: $4\lsu_err_d[0:0]
     5/56: $4\pmp_err_d[0:0]
     6/56: $7\handle_misaligned_d[0:0]
     7/56: $7\ls_fsm_ns[2:0]
     8/56: $6\addr_update[0:0]
     9/56: $5\ctrl_update[0:0]
    10/56: $6\handle_misaligned_d[0:0]
    11/56: $6\ls_fsm_ns[2:0]
    12/56: $5\handle_misaligned_d[0:0]
    13/56: $5\addr_update[0:0]
    14/56: $5\ls_fsm_ns[2:0]
    15/56: $2\rdata_update[0:0]
    16/56: $3\lsu_err_d[0:0]
    17/56: $3\pmp_err_d[0:0]
    18/56: $4\ls_fsm_ns[2:0]
    19/56: $4\handle_misaligned_d[0:0]
    20/56: $4\ctrl_update[0:0]
    21/56: $4\addr_update[0:0]
    22/56: $3\ls_fsm_ns[2:0]
    23/56: $3\handle_misaligned_d[0:0]
    24/56: $3\addr_update[0:0]
    25/56: $3\ctrl_update[0:0]
    26/56: $2\ls_fsm_ns[2:0]
    27/56: $2\handle_misaligned_d[0:0]
    28/56: $2\ctrl_update[0:0]
    29/56: $2\addr_update[0:0]
    30/56: $2\perf_store_o[0:0]
    31/56: $2\perf_load_o[0:0]
    32/56: $2\lsu_err_d[0:0]
    33/56: $2\pmp_err_d[0:0]
    34/56: $2\data_req_o[0:0]
    35/56: $1\ls_fsm_ns[2:0]
    36/56: $1\lsu_err_d[0:0]
    37/56: $1\pmp_err_d[0:0]
    38/56: $1\handle_misaligned_d[0:0]
    39/56: $1\ctrl_update[0:0]
    40/56: $1\addr_update[0:0]
    41/56: $1\perf_store_o[0:0]
    42/56: $1\perf_load_o[0:0]
    43/56: $1\data_req_o[0:0]
    44/56: $1\rdata_update[0:0]
    45/56: $1\addr_incr_req_o[0:0]
    46/56: $0\ls_fsm_ns[2:0]
    47/56: $0\lsu_err_d[0:0]
    48/56: $0\pmp_err_d[0:0]
    49/56: $0\handle_misaligned_d[0:0]
    50/56: $0\rdata_update[0:0]
    51/56: $0\ctrl_update[0:0]
    52/56: $0\addr_update[0:0]
    53/56: $0\perf_store_o[0:0]
    54/56: $0\perf_load_o[0:0]
    55/56: $0\addr_incr_req_o[0:0]
    56/56: $0\data_req_o[0:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:234$1869'.
     1/2: $1\data_rdata_ext[31:0]
     2/2: $0\data_rdata_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:207$1864'.
     1/6: $5\rdata_b_ext[31:0]
     2/6: $4\rdata_b_ext[31:0]
     3/6: $3\rdata_b_ext[31:0]
     4/6: $2\rdata_b_ext[31:0]
     5/6: $1\rdata_b_ext[31:0]
     6/6: $0\rdata_b_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:180$1859'.
     1/6: $5\rdata_h_ext[31:0]
     2/6: $4\rdata_h_ext[31:0]
     3/6: $3\rdata_h_ext[31:0]
     4/6: $2\rdata_h_ext[31:0]
     5/6: $1\rdata_h_ext[31:0]
     6/6: $0\rdata_h_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:169$1858'.
     1/2: $1\rdata_w_ext[31:0]
     2/2: $0\rdata_w_ext[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:164$1856'.
     1/1: $0\addr_last_q[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:151$1854'.
     1/4: $0\data_we_q[0:0]
     2/4: $0\data_sign_ext_q[0:0]
     3/4: $0\data_type_q[1:0]
     4/4: $0\rdata_offset_q[1:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:146$1852'.
     1/1: $0\rdata_q[23:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:135$1851'.
     1/2: $1\data_wdata[31:0]
     2/2: $0\data_wdata[31:0]
Creating decoders for process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:92$1848'.
     1/8: $7\data_be[3:0]
     2/8: $6\data_be[3:0]
     3/8: $5\data_be[3:0]
     4/8: $4\data_be[3:0]
     5/8: $3\data_be[3:0]
     6/8: $2\data_be[3:0]
     7/8: $1\data_be[3:0]
     8/8: $0\data_be[3:0]
Creating decoders for process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4284'.
     1/1: $0\rdata_q[5:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:862$4886'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:147$4878'.
     1/1: $0\use_rs3_q[0:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
     1/62: $9\alu_op_a_mux_sel_o[1:0]
     2/62: $9\alu_op_b_mux_sel_o[0:0]
     3/62: $8\alu_op_a_mux_sel_o[1:0]
     4/62: $9\imm_b_mux_sel_o[2:0]
     5/62: $2\imm_a_mux_sel_o[0:0]
     6/62: $15\alu_operator_o[5:0]
     7/62: $8\imm_b_mux_sel_o[2:0]
     8/62: $8\alu_op_b_mux_sel_o[0:0]
     9/62: $7\alu_op_a_mux_sel_o[1:0]
    10/62: $7\alu_op_b_mux_sel_o[0:0]
    11/62: $6\alu_op_a_mux_sel_o[1:0]
    12/62: $14\alu_operator_o[5:0]
    13/62: $7\imm_b_mux_sel_o[2:0]
    14/62: $13\alu_operator_o[5:0]
    15/62: $3\div_sel_o[0:0]
    16/62: $3\mult_sel_o[0:0]
    17/62: $2\div_sel_o[0:0]
    18/62: $2\mult_sel_o[0:0]
    19/62: $12\alu_operator_o[5:0]
    20/62: $11\alu_operator_o[5:0]
    21/62: $10\alu_operator_o[5:0]
    22/62: $9\alu_operator_o[5:0]
    23/62: $8\alu_operator_o[5:0]
    24/62: $7\alu_operator_o[5:0]
    25/62: $6\alu_op_b_mux_sel_o[0:0]
    26/62: $6\imm_b_mux_sel_o[2:0]
    27/62: $6\alu_operator_o[5:0]
    28/62: $5\imm_b_mux_sel_o[2:0]
    29/62: $5\alu_op_b_mux_sel_o[0:0]
    30/62: $5\alu_op_a_mux_sel_o[1:0]
    31/62: $4\alu_op_b_mux_sel_o[0:0]
    32/62: $4\alu_op_a_mux_sel_o[1:0]
    33/62: $5\alu_operator_o[5:0]
    34/62: $4\imm_b_mux_sel_o[2:0]
    35/62: $4\alu_operator_o[5:0]
    36/62: $3\alu_operator_o[5:0]
    37/62: $3\imm_b_mux_sel_o[2:0]
    38/62: $3\alu_op_b_mux_sel_o[0:0]
    39/62: $3\alu_op_a_mux_sel_o[1:0]
    40/62: $2\alu_operator_o[5:0]
    41/62: $2\imm_b_mux_sel_o[2:0]
    42/62: $2\alu_op_b_mux_sel_o[0:0]
    43/62: $2\alu_op_a_mux_sel_o[1:0]
    44/62: $1\alu_op_b_mux_sel_o[0:0]
    45/62: $1\alu_op_a_mux_sel_o[1:0]
    46/62: $1\alu_operator_o[5:0]
    47/62: $1\imm_b_mux_sel_o[2:0]
    48/62: $1\div_sel_o[0:0]
    49/62: $1\mult_sel_o[0:0]
    50/62: $1\imm_a_mux_sel_o[0:0]
    51/62: $0\div_sel_o[0:0]
    52/62: $0\mult_sel_o[0:0]
    53/62: $0\alu_op_b_mux_sel_o[0:0]
    54/62: $0\alu_op_a_mux_sel_o[1:0]
    55/62: $0\alu_operator_o[5:0]
    56/62: $0\imm_b_mux_sel_o[2:0]
    57/62: $0\imm_a_mux_sel_o[0:0]
    58/62: $0\alu_multicycle_o[0:0]
    59/62: $0\use_rs3_d[0:0]
    60/62: $0\opcode_alu[6:0]
    61/62: $0\bt_b_mux_sel_o[2:0]
    62/62: $0\bt_a_mux_sel_o[1:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
     1/113: $3\csr_access_o[0:0]
     2/113: $2\branch_in_dec_o[0:0]
     3/113: $6\jump_set_o[0:0]
     4/113: $3\jump_in_dec_o[0:0]
     5/113: $2\data_we_o[0:0]
     6/113: $2\data_req_o[0:0]
     7/113: $6\rf_we[0:0]
     8/113: $25\illegal_insn[0:0]
     9/113: $3\csr_op[1:0]
    10/113: $3\csr_illegal[0:0]
    11/113: $3\rf_ren_a_o[0:0]
    12/113: $24\illegal_insn[0:0]
    13/113: $3\ecall_insn_o[0:0]
    14/113: $23\illegal_insn[0:0]
    15/113: $3\wfi_insn_o[0:0]
    16/113: $3\ebrk_insn_o[0:0]
    17/113: $3\mret_insn_o[0:0]
    18/113: $3\dret_insn_o[0:0]
    19/113: $22\illegal_insn[0:0]
    20/113: $2\wfi_insn_o[0:0]
    21/113: $2\ecall_insn_o[0:0]
    22/113: $2\ebrk_insn_o[0:0]
    23/113: $2\mret_insn_o[0:0]
    24/113: $2\dret_insn_o[0:0]
    25/113: $5\rf_we[0:0]
    26/113: $2\csr_illegal[0:0]
    27/113: $2\rf_wdata_sel_o[0:0]
    28/113: $2\rf_ren_a_o[0:0]
    29/113: $2\csr_access_o[0:0]
    30/113: $2\csr_op[1:0]
    31/113: $3\icache_inval_o[0:0]
    32/113: $5\jump_set_o[0:0]
    33/113: $4\rf_we[0:0]
    34/113: $21\illegal_insn[0:0]
    35/113: $2\jump_in_dec_o[0:0]
    36/113: $4\jump_set_o[0:0]
    37/113: $2\icache_inval_o[0:0]
    38/113: $20\illegal_insn[0:0]
    39/113: $3\multdiv_signed_mode_o[1:0]
    40/113: $3\multdiv_operator_o[1:0]
    41/113: $19\illegal_insn[0:0]
    42/113: $2\multdiv_signed_mode_o[1:0]
    43/113: $2\multdiv_operator_o[1:0]
    44/113: $18\illegal_insn[0:0]
    45/113: $17\illegal_insn[0:0]
    46/113: $16\illegal_insn[0:0]
    47/113: $15\illegal_insn[0:0]
    48/113: $14\illegal_insn[0:0]
    49/113: $13\illegal_insn[0:0]
    50/113: $12\illegal_insn[0:0]
    51/113: $11\illegal_insn[0:0]
    52/113: $10\illegal_insn[0:0]
    53/113: $9\illegal_insn[0:0]
    54/113: $8\illegal_insn[0:0]
    55/113: $7\illegal_insn[0:0]
    56/113: $3\data_type_o[1:0]
    57/113: $6\illegal_insn[0:0]
    58/113: $2\data_type_o[1:0]
    59/113: $5\illegal_insn[0:0]
    60/113: $4\illegal_insn[0:0]
    61/113: $3\illegal_insn[0:0]
    62/113: $2\illegal_insn[0:0]
    63/113: $3\jump_set_o[0:0]
    64/113: $3\rf_we[0:0]
    65/113: $2\jump_set_o[0:0]
    66/113: $2\rf_we[0:0]
    67/113: $1\rf_we[0:0]
    68/113: $1\jump_set_o[0:0]
    69/113: $1\jump_in_dec_o[0:0]
    70/113: $1\csr_illegal[0:0]
    71/113: $1\illegal_insn[0:0]
    72/113: $1\branch_in_dec_o[0:0]
    73/113: $1\data_sign_extension_o[0:0]
    74/113: $1\data_type_o[1:0]
    75/113: $1\multdiv_signed_mode_o[1:0]
    76/113: $1\multdiv_operator_o[1:0]
    77/113: $1\rf_wdata_sel_o[0:0]
    78/113: $1\wfi_insn_o[0:0]
    79/113: $1\ecall_insn_o[0:0]
    80/113: $1\ebrk_insn_o[0:0]
    81/113: $1\mret_insn_o[0:0]
    82/113: $1\dret_insn_o[0:0]
    83/113: $1\rf_ren_b_o[0:0]
    84/113: $1\rf_ren_a_o[0:0]
    85/113: $1\csr_access_o[0:0]
    86/113: $1\icache_inval_o[0:0]
    87/113: $1\csr_op[1:0]
    88/113: $1\data_we_o[0:0]
    89/113: $1\data_req_o[0:0]
    90/113: $0\rf_we[0:0]
    91/113: $0\branch_in_dec_o[0:0]
    92/113: $0\jump_in_dec_o[0:0]
    93/113: $0\jump_set_o[0:0]
    94/113: $0\csr_access_o[0:0]
    95/113: $0\data_we_o[0:0]
    96/113: $0\data_req_o[0:0]
    97/113: $0\illegal_insn[0:0]
    98/113: $0\csr_illegal[0:0]
    99/113: $0\data_sign_extension_o[0:0]
   100/113: $0\data_type_o[1:0]
   101/113: $0\multdiv_signed_mode_o[1:0]
   102/113: $0\multdiv_operator_o[1:0]
   103/113: $0\rf_wdata_sel_o[0:0]
   104/113: $0\wfi_insn_o[0:0]
   105/113: $0\ecall_insn_o[0:0]
   106/113: $0\ebrk_insn_o[0:0]
   107/113: $0\mret_insn_o[0:0]
   108/113: $0\dret_insn_o[0:0]
   109/113: $0\rf_ren_b_o[0:0]
   110/113: $0\rf_ren_a_o[0:0]
   111/113: $0\icache_inval_o[0:0]
   112/113: $0\csr_op[1:0]
   113/113: $0\opcode[6:0]
Creating decoders for process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:165$4843'.
     1/2: $1\csr_op_o[1:0]
     2/2: $0\csr_op_o[1:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:767$4277'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:739$4276'.
     1/1: $0\imd_val_we_o[1:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:736$4275'.
     1/1: $0\imd_val_d_o[63:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:733$4274'.
     1/1: $0\multicycle_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:730$4273'.
     1/1: $0\clmul_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:727$4272'.
     1/1: $0\invbutterfly_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:724$4271'.
     1/1: $0\butterfly_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:721$4270'.
     1/1: $0\shuffle_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:718$4269'.
     1/1: $0\rev_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:715$4268'.
     1/1: $0\singlebit_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:711$4267'.
     1/1: $0\pack_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:742$4266'.
     1/2: $1\result_o[31:0]
     2/2: $0\result_o[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:213$4265'.
     1/2: $1\bwlogic_result[31:0]
     2/2: $0\bwlogic_result[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:198$4254'.
     1/2: $1\bwlogic_op_b_negate[0:0]
     2/2: $0\bwlogic_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:168$4248'.
     1/39: $1\shift_operand[31:0]
     2/39: $0\shift_result[31:0]
     3/39: $0\sv2v_autoblock_1.i[31:0]
     4/39: $0\shift_result_rev[31:0] [31]
     5/39: $0\shift_result_rev[31:0] [30]
     6/39: $0\shift_result_rev[31:0] [29]
     7/39: $0\shift_result_rev[31:0] [28]
     8/39: $0\shift_result_rev[31:0] [27]
     9/39: $0\shift_result_rev[31:0] [26]
    10/39: $0\shift_result_rev[31:0] [25]
    11/39: $0\shift_result_rev[31:0] [24]
    12/39: $0\shift_result_rev[31:0] [23]
    13/39: $0\shift_result_rev[31:0] [22]
    14/39: $0\shift_result_rev[31:0] [21]
    15/39: $0\shift_result_rev[31:0] [20]
    16/39: $0\shift_result_rev[31:0] [19]
    17/39: $0\shift_result_rev[31:0] [18]
    18/39: $0\shift_result_rev[31:0] [17]
    19/39: $0\shift_result_rev[31:0] [16]
    20/39: $0\shift_result_rev[31:0] [15]
    21/39: $0\shift_result_rev[31:0] [14]
    22/39: $0\shift_result_rev[31:0] [13]
    23/39: $0\shift_result_rev[31:0] [12]
    24/39: $0\shift_result_rev[31:0] [11]
    25/39: $0\shift_result_rev[31:0] [10]
    26/39: $0\shift_result_rev[31:0] [9]
    27/39: $0\shift_result_rev[31:0] [8]
    28/39: $0\shift_result_rev[31:0] [7]
    29/39: $0\shift_result_rev[31:0] [6]
    30/39: $0\shift_result_rev[31:0] [5]
    31/39: $0\shift_result_rev[31:0] [4]
    32/39: $0\shift_result_rev[31:0] [3]
    33/39: $0\shift_result_rev[31:0] [2]
    34/39: $0\shift_result_rev[31:0] [1]
    35/39: $0\shift_result_rev[31:0] [0]
    36/39: $0\unused_shift_result_ext[0:0]
    37/39: $0\shift_result_ext[32:0]
    38/39: $0\shift_result_ext_signed[32:0]
    39/39: $0\shift_operand[31:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:150$4246'.
     1/3: $2\shift_left[0:0]
     2/3: $1\shift_left[0:0]
     3/3: $0\shift_left[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:141$4240'.
     1/2: $1\shift_amt[4:0]
     2/2: $0\shift_amt[4:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:139$4238'.
     1/1: $0\shift_amt[5:5]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:94$4232'.
     1/2: $1\cmp_result[0:0]
     2/2: $0\cmp_result[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:85$4227'.
     1/2: $1\is_greater_equal[0:0]
     2/2: $0\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:75$4225'.
     1/2: $1\cmp_signed[0:0]
     2/2: $0\cmp_signed[0:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:60$4223'.
     1/2: $1\adder_in_b[32:0]
     2/2: $0\adder_in_b[32:0]
Creating decoders for process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:48$4220'.
     1/2: $1\adder_op_b_negate[0:0]
     2/2: $0\adder_op_b_negate[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:393$4187'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:289$4185'.
     1/1: $0\gen_mult_fast.mult_state_q[1:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
     1/25: $1\accum[33:0] [33:18]
     2/25: $1\accum[33:0] [17:0]
     3/25: $2\gen_mult_fast.mult_state_d[1:0]
     4/25: $2\mult_valid[0:0]
     5/25: $3\mac_res_d[33:0]
     6/25: $2\accum[33:0]
     7/25: $2\mac_res_d[33:0]
     8/25: $1\gen_mult_fast.mult_state_d[1:0]
     9/25: $1\mac_res_d[33:0]
    10/25: $2\mult_hold[0:0]
    11/25: $1\sign_b[0:0]
    12/25: $1\sign_a[0:0]
    13/25: $1\gen_mult_fast.mult_op_b[15:0]
    14/25: $1\gen_mult_fast.mult_op_a[15:0]
    15/25: $1\mult_hold[0:0]
    16/25: $1\mult_valid[0:0]
    17/25: $0\gen_mult_fast.mult_state_d[1:0]
    18/25: $0\gen_mult_fast.mult_op_b[15:0]
    19/25: $0\gen_mult_fast.mult_op_a[15:0]
    20/25: $0\mult_hold[0:0]
    21/25: $0\mac_res_d[33:0]
    22/25: $0\mult_valid[0:0]
    23/25: $0\sign_b[0:0]
    24/25: $0\sign_a[0:0]
    25/25: $0\accum[33:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
     1/27: $4\op_remainder_d[33:0]
     2/27: $3\op_remainder_d[33:0]
     3/27: $2\div_by_zero_d[0:0]
     4/27: $2\md_state_d[2:0]
     5/27: $2\op_remainder_d[33:0]
     6/27: $1\div_counter_d[4:0]
     7/27: $1\alu_operand_b_o[32:0]
     8/27: $1\alu_operand_a_o[32:0]
     9/27: $1\md_state_d[2:0]
    10/27: $1\div_by_zero_d[0:0]
    11/27: $1\op_remainder_d[33:0]
    12/27: $1\div_hold[0:0]
    13/27: $1\div_valid[0:0]
    14/27: $1\op_quotient_d[31:0]
    15/27: $1\op_numerator_d[31:0]
    16/27: $1\op_denominator_d[31:0]
    17/27: $0\md_state_d[2:0]
    18/27: $0\div_by_zero_d[0:0]
    19/27: $0\div_hold[0:0]
    20/27: $0\div_counter_d[4:0]
    21/27: $0\div_valid[0:0]
    22/27: $0\op_quotient_d[31:0]
    23/27: $0\op_numerator_d[31:0]
    24/27: $0\op_denominator_d[31:0]
    25/27: $0\op_remainder_d[33:0]
    26/27: $0\alu_operand_b_o[32:0]
    27/27: $0\alu_operand_a_o[32:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:302$4137'.
     1/2: $1\is_greater_equal[0:0]
     2/2: $0\is_greater_equal[0:0]
Creating decoders for process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:90$4127'.
     1/5: $0\md_state_q[2:0]
     2/5: $0\div_by_zero_q[0:0]
     3/5: $0\div_counter_q[4:0]
     4/5: $0\op_quotient_q[31:0]
     5/5: $0\op_numerator_q[31:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:760$4839'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:587$4820'.
     1/1: $0\g_branch_set_flop.branch_set_raw_q[0:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4818'.
     1/1: $0\imd_val_q[33:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4816'.
     1/1: $0\imd_val_q[67:34]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:381$4814'.
     1/2: $1\imm_b[31:0]
     2/2: $0\imm_b[31:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:380$4813'.
     1/1: $0\bt_b_operand_o[31:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:377$4812'.
     1/1: $0\bt_a_operand_o[31:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
     1/50: $6\id_fsm_d[0:0]
     2/50: $4\stall_jump[0:0]
     3/50: $4\stall_branch[0:0]
     4/50: $5\stall_multdiv[0:0]
     5/50: $5\rf_we_raw[0:0]
     6/50: $4\stall_multdiv[0:0]
     7/50: $4\rf_we_raw[0:0]
     8/50: $5\id_fsm_d[0:0]
     9/50: $4\id_fsm_d[0:0]
    10/50: $3\id_fsm_d[0:0]
    11/50: $3\stall_alu[0:0]
    12/50: $3\rf_we_raw[0:0]
    13/50: $3\stall_jump[0:0]
    14/50: $3\stall_branch[0:0]
    15/50: $3\stall_multdiv[0:0]
    16/50: $3\jump_set_raw[0:0]
    17/50: $3\branch_set_raw_d[0:0]
    18/50: $3\branch_spec[0:0]
    19/50: $3\perf_branch_o[0:0]
    20/50: $2\id_fsm_d[0:0]
    21/50: $2\stall_alu[0:0]
    22/50: $2\rf_we_raw[0:0]
    23/50: $2\stall_jump[0:0]
    24/50: $2\stall_branch[0:0]
    25/50: $2\stall_multdiv[0:0]
    26/50: $2\jump_set_raw[0:0]
    27/50: $2\branch_set_raw_d[0:0]
    28/50: $2\branch_spec[0:0]
    29/50: $2\perf_branch_o[0:0]
    30/50: $1\id_fsm_d[0:0]
    31/50: $1\stall_alu[0:0]
    32/50: $1\rf_we_raw[0:0]
    33/50: $1\stall_jump[0:0]
    34/50: $1\stall_branch[0:0]
    35/50: $1\stall_multdiv[0:0]
    36/50: $1\jump_set_raw[0:0]
    37/50: $1\branch_set_raw_d[0:0]
    38/50: $1\branch_spec[0:0]
    39/50: $1\perf_branch_o[0:0]
    40/50: $0\id_fsm_d[0:0]
    41/50: $0\stall_alu[0:0]
    42/50: $0\rf_we_raw[0:0]
    43/50: $0\stall_jump[0:0]
    44/50: $0\stall_branch[0:0]
    45/50: $0\stall_multdiv[0:0]
    46/50: $0\jump_set_raw[0:0]
    47/50: $0\branch_set_raw_d[0:0]
    48/50: $0\branch_spec[0:0]
    49/50: $0\perf_branch_o[0:0]
    50/50: $0\branch_not_set[0:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:621$4777'.
     1/1: $0\id_fsm_q[0:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:597$4769'.
     1/1: $0\branch_jump_set_done_q[0:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:478$4737'.
     1/5: $4\csr_pipe_flush[0:0]
     2/5: $3\csr_pipe_flush[0:0]
     3/5: $2\csr_pipe_flush[0:0]
     4/5: $1\csr_pipe_flush[0:0]
     5/5: $0\csr_pipe_flush[0:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:412$4736'.
     1/2: $1\rf_wdata_id_o[31:0]
     2/2: $0\rf_wdata_id_o[31:0]
Creating decoders for process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:324$4730'.
     1/2: $1\alu_operand_a[31:0]
     2/2: $0\alu_operand_a[31:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:563$4082'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081'.
     1/27: $6\load_err_prio[0:0]
     2/27: $5\store_err_prio[0:0]
     3/27: $5\load_err_prio[0:0]
     4/27: $4\ebrk_insn_prio[0:0]
     5/27: $4\load_err_prio[0:0]
     6/27: $4\store_err_prio[0:0]
     7/27: $3\ecall_insn_prio[0:0]
     8/27: $3\load_err_prio[0:0]
     9/27: $3\store_err_prio[0:0]
    10/27: $3\ebrk_insn_prio[0:0]
    11/27: $2\illegal_insn_prio[0:0]
    12/27: $2\load_err_prio[0:0]
    13/27: $2\store_err_prio[0:0]
    14/27: $2\ebrk_insn_prio[0:0]
    15/27: $2\ecall_insn_prio[0:0]
    16/27: $1\instr_fetch_err_prio[0:0]
    17/27: $1\load_err_prio[0:0]
    18/27: $1\store_err_prio[0:0]
    19/27: $1\ebrk_insn_prio[0:0]
    20/27: $1\ecall_insn_prio[0:0]
    21/27: $1\illegal_insn_prio[0:0]
    22/27: $0\load_err_prio[0:0]
    23/27: $0\store_err_prio[0:0]
    24/27: $0\ebrk_insn_prio[0:0]
    25/27: $0\ecall_insn_prio[0:0]
    26/27: $0\illegal_insn_prio[0:0]
    27/27: $0\instr_fetch_err_prio[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
     1/9: $0\enter_debug_mode_prio_q[0:0]
     2/9: $0\do_single_step_q[0:0]
     3/9: $0\illegal_insn_q[0:0]
     4/9: $0\exc_req_q[0:0]
     5/9: $0\store_err_q[0:0]
     6/9: $0\load_err_q[0:0]
     7/9: $0\debug_mode_q[0:0]
     8/9: $0\nmi_mode_q[0:0]
     9/9: $0\ctrl_fsm_cs[3:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
     1/146: $18\ctrl_fsm_ns[3:0]
     2/146: $17\ctrl_fsm_ns[3:0]
     3/146: $16\ctrl_fsm_ns[3:0]
     4/146: $4\csr_restore_dret_id_o[0:0]
     5/146: $4\debug_mode_d[0:0]
     6/146: $8\pc_set_spec_o[0:0]
     7/146: $8\pc_set_o[0:0]
     8/146: $4\pc_mux_o[2:0]
     9/146: $15\ctrl_fsm_ns[3:0]
    10/146: $6\nmi_mode_d[0:0]
    11/146: $5\nmi_mode_d[0:0]
    12/146: $3\csr_restore_mret_id_o[0:0]
    13/146: $7\pc_set_spec_o[0:0]
    14/146: $7\pc_set_o[0:0]
    15/146: $3\pc_mux_o[2:0]
    16/146: $3\debug_mode_d[0:0]
    17/146: $14\ctrl_fsm_ns[3:0]
    18/146: $3\csr_restore_dret_id_o[0:0]
    19/146: $4\flush_id[0:0]
    20/146: $13\ctrl_fsm_ns[3:0]
    21/146: $6\csr_save_cause_o[0:0]
    22/146: $6\csr_save_id_o[0:0]
    23/146: $6\pc_set_spec_o[0:0]
    24/146: $6\pc_set_o[0:0]
    25/146: $9\exc_cause_o[5:0]
    26/146: $3\csr_mtval_o[31:0]
    27/146: $8\exc_cause_o[5:0]
    28/146: $3\flush_id[0:0]
    29/146: $12\ctrl_fsm_ns[3:0]
    30/146: $5\csr_save_cause_o[0:0]
    31/146: $5\csr_save_id_o[0:0]
    32/146: $5\pc_set_spec_o[0:0]
    33/146: $5\pc_set_o[0:0]
    34/146: $4\csr_save_id_o[0:0]
    35/146: $2\flush_id[0:0]
    36/146: $11\ctrl_fsm_ns[3:0]
    37/146: $2\csr_mtval_o[31:0]
    38/146: $4\csr_save_cause_o[0:0]
    39/146: $3\csr_save_id_o[0:0]
    40/146: $7\exc_cause_o[5:0]
    41/146: $4\pc_set_spec_o[0:0]
    42/146: $4\pc_set_o[0:0]
    43/146: $2\exc_pc_mux_o[1:0]
    44/146: $2\pc_mux_o[2:0]
    45/146: $2\debug_mode_d[0:0]
    46/146: $4\nmi_mode_d[0:0]
    47/146: $2\csr_restore_dret_id_o[0:0]
    48/146: $2\csr_restore_mret_id_o[0:0]
    49/146: $4\debug_cause_o[2:0]
    50/146: $2\debug_csr_save_o[0:0]
    51/146: $2\csr_save_id_o[0:0]
    52/146: $3\csr_save_cause_o[0:0]
    53/146: $3\debug_cause_o[2:0]
    54/146: $2\debug_cause_o[2:0]
    55/146: $6\exc_cause_o[5:0]
    56/146: $5\exc_cause_o[5:0]
    57/146: $4\exc_cause_o[5:0]
    58/146: $4$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\sv2v_cast_6[5:0]$4053
    59/146: $4$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\inp[5:0]$4054
    60/146: $3\nmi_mode_d[0:0]
    61/146: $3\exc_cause_o[5:0]
    62/146: $3$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\inp[5:0]$4051
    63/146: $3$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\sv2v_cast_6[5:0]$4050
    64/146: $2$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\inp[5:0]$4047
    65/146: $2$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\sv2v_cast_6[5:0]$4046
    66/146: $2\nmi_mode_d[0:0]
    67/146: $2\exc_cause_o[5:0]
    68/146: $2\csr_save_cause_o[0:0]
    69/146: $2\csr_save_if_o[0:0]
    70/146: $3\pc_set_spec_o[0:0]
    71/146: $3\pc_set_o[0:0]
    72/146: $7\halt_if[0:0]
    73/146: $10\ctrl_fsm_ns[3:0]
    74/146: $6\halt_if[0:0]
    75/146: $9\ctrl_fsm_ns[3:0]
    76/146: $5\halt_if[0:0]
    77/146: $8\ctrl_fsm_ns[3:0]
    78/146: $4\halt_if[0:0]
    79/146: $2\pc_set_spec_o[0:0]
    80/146: $2\perf_jump_o[0:0]
    81/146: $2\perf_tbranch_o[0:0]
    82/146: $2\pc_set_o[0:0]
    83/146: $7\ctrl_fsm_ns[3:0]
    84/146: $6\ctrl_fsm_ns[3:0]
    85/146: $2\retain_id[0:0]
    86/146: $3\halt_if[0:0]
    87/146: $5\ctrl_fsm_ns[3:0]
    88/146: $2\halt_if[0:0]
    89/146: $4\ctrl_fsm_ns[3:0]
    90/146: $3\ctrl_fsm_ns[3:0]
    91/146: $2\ctrl_fsm_ns[3:0]
    92/146: $2\ctrl_busy_o[0:0]
    93/146: $1\ctrl_fsm_ns[3:0]
    94/146: $1\pc_set_spec_o[0:0]
    95/146: $1\pc_set_o[0:0]
    96/146: $1\pc_mux_o[2:0]
    97/146: $1\instr_req_o[0:0]
    98/146: $1$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\inp[5:0]$4030
    99/146: $1$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\sv2v_cast_6[5:0]$4029
   100/146: $1\flush_id[0:0]
   101/146: $1\retain_id[0:0]
   102/146: $1\halt_if[0:0]
   103/146: $1\debug_mode_d[0:0]
   104/146: $1\nmi_mode_d[0:0]
   105/146: $1\perf_tbranch_o[0:0]
   106/146: $1\perf_jump_o[0:0]
   107/146: $1\csr_mtval_o[31:0]
   108/146: $1\csr_save_cause_o[0:0]
   109/146: $1\csr_restore_dret_id_o[0:0]
   110/146: $1\csr_restore_mret_id_o[0:0]
   111/146: $1\csr_save_id_o[0:0]
   112/146: $1\csr_save_if_o[0:0]
   113/146: $1\debug_csr_save_o[0:0]
   114/146: $1\debug_cause_o[2:0]
   115/146: $1\exc_cause_o[5:0]
   116/146: $1\exc_pc_mux_o[1:0]
   117/146: $1\controller_run_o[0:0]
   118/146: $1\ctrl_busy_o[0:0]
   119/146: $0$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\inp[5:0]$4028
   120/146: $0$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\sv2v_cast_6[5:0]$4027
   121/146: $0\flush_id[0:0]
   122/146: $0\retain_id[0:0]
   123/146: $0\halt_if[0:0]
   124/146: $0\debug_mode_d[0:0]
   125/146: $0\nmi_mode_d[0:0]
   126/146: $0\ctrl_fsm_ns[3:0]
   127/146: $0\perf_tbranch_o[0:0]
   128/146: $0\perf_jump_o[0:0]
   129/146: $0\csr_mtval_o[31:0]
   130/146: $0\csr_save_cause_o[0:0]
   131/146: $0\csr_restore_dret_id_o[0:0]
   132/146: $0\csr_restore_mret_id_o[0:0]
   133/146: $0\csr_save_id_o[0:0]
   134/146: $0\csr_save_if_o[0:0]
   135/146: $0\debug_csr_save_o[0:0]
   136/146: $0\debug_cause_o[2:0]
   137/146: $0\exc_cause_o[5:0]
   138/146: $0\exc_pc_mux_o[1:0]
   139/146: $0\pc_mux_o[2:0]
   140/146: $0\pc_set_spec_o[0:0]
   141/146: $0\pc_set_o[0:0]
   142/146: $0\instr_req_o[0:0]
   143/146: $0\controller_run_o[0:0]
   144/146: $0\ctrl_busy_o[0:0]
   145/146: $0\nt_branch_mispredict_o[0:0]
   146/146: $0\csr_save_wb_o[0:0]
Creating decoders for process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:256$4025'.
     1/15: $14\mfip_id[3:0]
     2/15: $13\mfip_id[3:0]
     3/15: $12\mfip_id[3:0]
     4/15: $11\mfip_id[3:0]
     5/15: $10\mfip_id[3:0]
     6/15: $9\mfip_id[3:0]
     7/15: $8\mfip_id[3:0]
     8/15: $7\mfip_id[3:0]
     9/15: $6\mfip_id[3:0]
    10/15: $5\mfip_id[3:0]
    11/15: $4\mfip_id[3:0]
    12/15: $3\mfip_id[3:0]
    13/15: $2\mfip_id[3:0]
    14/15: $1\mfip_id[3:0]
    15/15: $0\mfip_id[3:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:173$3946'.
     1/5: $0\rdata_pmp_err_q[1:0]
     2/5: $0\branch_discard_q[1:0]
     3/5: $0\rdata_outstanding_q[1:0]
     4/5: $0\discard_req_q[0:0]
     5/5: $0\valid_req_q[0:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:147$3936'.
     1/1: $0\fetch_addr_q[31:0]
Creating decoders for process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:124$3927'.
     1/1: $0\stored_addr_q[31:0]
Creating decoders for process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:448$3899'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:346$3896'.
     1/1: $0\dummy_instr_id_o[0:0]
Creating decoders for process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
     1/8: $0\pc_id_o[31:0]
     2/8: $0\illegal_c_insn_id_o[0:0]
     3/8: $0\instr_fetch_err_plus2_o[0:0]
     4/8: $0\instr_fetch_err_o[0:0]
     5/8: $0\instr_is_compressed_id_o[0:0]
     6/8: $0\instr_rdata_c_id_o[15:0]
     7/8: $0\instr_rdata_alu_id_o[31:0]
     8/8: $0\instr_rdata_id_o[31:0]
Creating decoders for process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:351$3893'.
     1/2: $0\instr_new_id_q[0:0]
     2/2: $0\instr_valid_id_q[0:0]
Creating decoders for process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:184$3878'.
     1/2: $1\fetch_addr_n[31:0]
     2/2: $0\fetch_addr_n[31:0]
Creating decoders for process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:172$3873'.
     1/2: $1\exc_pc[31:0]
     2/2: $0\exc_pc[31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1132$4714'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
     1/46: $0\mhpmcounter[31][63:0]
     2/46: $0\mhpmcounter[30][63:0]
     3/46: $0\mhpmcounter[29][63:0]
     4/46: $0\mhpmcounter[28][63:0]
     5/46: $0\mhpmcounter[27][63:0]
     6/46: $0\mhpmcounter[26][63:0]
     7/46: $0\mhpmcounter[25][63:0]
     8/46: $0\mhpmcounter[24][63:0]
     9/46: $0\mhpmcounter[23][63:0]
    10/46: $0\mhpmcounter[22][63:0]
    11/46: $0\mhpmcounter[21][63:0]
    12/46: $0\mhpmcounter[20][63:0]
    13/46: $0\mhpmcounter[19][63:0]
    14/46: $0\mhpmcounter[18][63:0]
    15/46: $0\mhpmcounter[17][63:0]
    16/46: $0\mhpmcounter[16][63:0]
    17/46: $0\mhpmcounter[15][63:0]
    18/46: $0\mhpmcounter[14][63:0]
    19/46: $0\mhpmcounter[13][63:0]
    20/46: $0\mhpmcounter[12][63:0]
    21/46: $0\mhpmcounter[11][63:0]
    22/46: $0\mhpmcounter[10][63:0]
    23/46: $0\mhpmcounter[9][63:0]
    24/46: $0\mhpmcounter[8][63:0]
    25/46: $0\mhpmcounter[7][63:0]
    26/46: $0\mhpmcounter[6][63:0]
    27/46: $0\mhpmcounter[5][63:0]
    28/46: $0\mhpmcounter[4][63:0]
    29/46: $0\mhpmcounter[3][63:0]
    30/46: $0\pmp_cfg_rdata[15][7:0]
    31/46: $0\pmp_cfg_rdata[14][7:0]
    32/46: $0\pmp_cfg_rdata[13][7:0]
    33/46: $0\pmp_cfg_rdata[12][7:0]
    34/46: $0\pmp_cfg_rdata[11][7:0]
    35/46: $0\pmp_cfg_rdata[10][7:0]
    36/46: $0\pmp_cfg_rdata[9][7:0]
    37/46: $0\pmp_cfg_rdata[8][7:0]
    38/46: $0\pmp_cfg_rdata[7][7:0]
    39/46: $0\pmp_cfg_rdata[6][7:0]
    40/46: $0\pmp_cfg_rdata[5][7:0]
    41/46: $0\pmp_cfg_rdata[4][7:0]
    42/46: $0\pmp_cfg_rdata[3][7:0]
    43/46: $0\pmp_cfg_rdata[2][7:0]
    44/46: $0\pmp_cfg_rdata[1][7:0]
    45/46: $0\pmp_cfg_rdata[0][7:0]
    46/46: $0\mhpmcounter[1][63:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4712'.
     1/1: $0\pmp_addr_rdata[15][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4711'.
     1/1: $0\pmp_addr_rdata[14][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4710'.
     1/1: $0\pmp_addr_rdata[13][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4709'.
     1/1: $0\pmp_addr_rdata[12][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4708'.
     1/1: $0\pmp_addr_rdata[11][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4707'.
     1/1: $0\pmp_addr_rdata[10][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4706'.
     1/1: $0\pmp_addr_rdata[9][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4705'.
     1/1: $0\pmp_addr_rdata[8][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4704'.
     1/1: $0\pmp_addr_rdata[7][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4703'.
     1/1: $0\pmp_addr_rdata[6][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4702'.
     1/1: $0\pmp_addr_rdata[5][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4701'.
     1/1: $0\pmp_addr_rdata[4][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4700'.
     1/1: $0\pmp_addr_rdata[3][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4699'.
     1/1: $0\pmp_addr_rdata[2][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4698'.
     1/1: $0\pmp_addr_rdata[1][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4697'.
     1/1: $0\pmp_addr_rdata[0][31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:979$4692'.
     1/1: $0\mcountinhibit_q[2:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
     1/36: $0\gen_mhpmevent.sv2v_autoblock_3.i[31:0]
     2/36: $0\mhpmevent[31][31:0]
     3/36: $0\mhpmevent[30][31:0]
     4/36: $0\mhpmevent[29][31:0]
     5/36: $0\mhpmevent[28][31:0]
     6/36: $0\mhpmevent[27][31:0]
     7/36: $0\mhpmevent[26][31:0]
     8/36: $0\mhpmevent[25][31:0]
     9/36: $0\mhpmevent[24][31:0]
    10/36: $0\mhpmevent[23][31:0]
    11/36: $0\mhpmevent[22][31:0]
    12/36: $0\mhpmevent[21][31:0]
    13/36: $0\mhpmevent[20][31:0]
    14/36: $0\mhpmevent[19][31:0]
    15/36: $0\mhpmevent[18][31:0]
    16/36: $0\mhpmevent[17][31:0]
    17/36: $0\mhpmevent[16][31:0]
    18/36: $0\mhpmevent[15][31:0]
    19/36: $0\mhpmevent[14][31:0]
    20/36: $0\mhpmevent[13][31:0]
    21/36: $0\mhpmevent[12][31:0]
    22/36: $0\mhpmevent[11][31:0]
    23/36: $0\mhpmevent[10][31:0]
    24/36: $0\mhpmevent[9][31:0]
    25/36: $0\mhpmevent[8][31:0]
    26/36: $0\mhpmevent[7][31:0]
    27/36: $0\mhpmevent[6][31:0]
    28/36: $0\mhpmevent[5][31:0]
    29/36: $0\mhpmevent[4][31:0]
    30/36: $0\mhpmevent[3][31:0]
    31/36: $0\mhpmevent[1][31:0]
    32/36: $0\gen_mhpmevent.sv2v_autoblock_2.i[31:0]
    33/36: $0\mhpmevent[2][31:0] [2]
    34/36: { $0\mhpmevent[2][31:0] [31:3] $0\mhpmevent[2][31:0] [1:0] }
    35/36: $0\mhpmevent[0][31:0] [0]
    36/36: $0\mhpmevent[0][31:0] [31:1]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:881$4686'.
     1/33: $0\mhpmcounter_incr[31:0] [12]
     2/33: $0\mhpmcounter_incr[31:0] [11]
     3/33: $0\mhpmcounter_incr[31:0] [10]
     4/33: $0\mhpmcounter_incr[31:0] [9]
     5/33: $0\mhpmcounter_incr[31:0] [8]
     6/33: $0\mhpmcounter_incr[31:0] [7]
     7/33: $0\mhpmcounter_incr[31:0] [6]
     8/33: $0\mhpmcounter_incr[31:0] [5]
     9/33: $0\mhpmcounter_incr[31:0] [4]
    10/33: $0\mhpmcounter_incr[31:0] [3]
    11/33: $0\mhpmcounter_incr[31:0] [2]
    12/33: $0\mhpmcounter_incr[31:0] [1]
    13/33: $0\mhpmcounter_incr[31:0] [0]
    14/33: $0\gen_mhpmcounter_incr.sv2v_autoblock_1.i[31:0]
    15/33: $0\mhpmcounter_incr[31:0] [31]
    16/33: $0\mhpmcounter_incr[31:0] [30]
    17/33: $0\mhpmcounter_incr[31:0] [29]
    18/33: $0\mhpmcounter_incr[31:0] [28]
    19/33: $0\mhpmcounter_incr[31:0] [27]
    20/33: $0\mhpmcounter_incr[31:0] [26]
    21/33: $0\mhpmcounter_incr[31:0] [25]
    22/33: $0\mhpmcounter_incr[31:0] [24]
    23/33: $0\mhpmcounter_incr[31:0] [23]
    24/33: $0\mhpmcounter_incr[31:0] [22]
    25/33: $0\mhpmcounter_incr[31:0] [21]
    26/33: $0\mhpmcounter_incr[31:0] [20]
    27/33: $0\mhpmcounter_incr[31:0] [19]
    28/33: $0\mhpmcounter_incr[31:0] [18]
    29/33: $0\mhpmcounter_incr[31:0] [17]
    30/33: $0\mhpmcounter_incr[31:0] [16]
    31/33: $0\mhpmcounter_incr[31:0] [15]
    32/33: $0\mhpmcounter_incr[31:0] [14]
    33/33: $0\mhpmcounter_incr[31:0] [13]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:873$4684'.
     1/2: $1\mcountinhibit_d[2:0]
     2/2: $0\mcountinhibit_d[2:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:520$4671'.
     1/2: $1\csr_wdata_int[31:0]
     2/2: $0\csr_wdata_int[31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:512$4668'.
     1/1: $0\priv_lvl_q[1:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
     1/202: $4\mstatus_d[5:2] [3]
     2/202: $6\mcause_en[0:0]
     3/202: $4\mepc_d[31:0]
     4/202: $6\mepc_en[0:0]
     5/202: $7\mstatus_d[4:2] [1:0]
     6/202: $7\mstatus_d[4:2] [2]
     7/202: $4\mstatus_d[5:2] [2:0]
     8/202: $4\mcause_d[5:0]
     9/202: $3\mcause_d[5:0]
    10/202: $5\mcause_en[0:0]
    11/202: $3\mepc_d[31:0]
    12/202: $5\mepc_en[0:0]
    13/202: $3\mstack_en[0:0]
    14/202: $6\mstatus_d[5:2] [1:0]
    15/202: $6\mstatus_d[5:2] [2]
    16/202: $5\mstatus_en[0:0]
    17/202: $3\mtval_d[31:0]
    18/202: $5\mtval_en[0:0]
    19/202: $4\depc_en[0:0]
    20/202: $2\depc_d[31:0]
    21/202: $4\dcsr_en[0:0]
    22/202: $7\dcsr_d[8:6]
    23/202: $6\dcsr_d[1:0]
    24/202: $2\mstack_en[0:0]
    25/202: $4\mtval_en[0:0]
    26/202: $2\mtval_d[31:0]
    27/202: $4\mcause_en[0:0]
    28/202: $2\mcause_d[5:0]
    29/202: $4\mepc_en[0:0]
    30/202: $2\mepc_d[31:0]
    31/202: $4\mstatus_en[0:0]
    32/202: $5\mstatus_d[5:2]
    33/202: $2\exception_pc[31:0]
    34/202: $1\mstack_en[0:0]
    35/202: $3\depc_en[0:0]
    36/202: $1\depc_d[31:0]
    37/202: $3\dcsr_en[0:0]
    38/202: $5\dcsr_d[8:6]
    39/202: $4\dcsr_d[1:0]
    40/202: $3\mtval_en[0:0]
    41/202: $1\mtval_d[31:0]
    42/202: $3\mcause_en[0:0]
    43/202: $1\mcause_d[5:0]
    44/202: $3\mepc_en[0:0]
    45/202: $1\mepc_d[31:0]
    46/202: $3\mstatus_en[0:0]
    47/202: $6\mstatus_d[5:2] [3]
    48/202: $1\priv_lvl_d[1:0]
    49/202: $1\exception_pc[31:0]
    50/202: $2\dcsr_d[31:0] [31:28]
    51/202: $3\mhpmcounterh_we[31:0] [29]
    52/202: $3\mhpmcounterh_we[31:0] [27]
    53/202: $3\mhpmcounterh_we[31:0] [25]
    54/202: $3\mhpmcounterh_we[31:0] [23]
    55/202: $3\mhpmcounterh_we[31:0] [21]
    56/202: $3\mhpmcounterh_we[31:0] [19]
    57/202: $3\mhpmcounterh_we[31:0] [17]
    58/202: $3\mhpmcounterh_we[31:0] [15]
    59/202: $3\mhpmcounterh_we[31:0] [13]
    60/202: $3\mhpmcounterh_we[31:0] [11]
    61/202: $3\mhpmcounterh_we[31:0] [9]
    62/202: $3\mhpmcounterh_we[31:0] [7]
    63/202: $3\mhpmcounterh_we[31:0] [5]
    64/202: $3\mhpmcounterh_we[31:0] [3]
    65/202: $3\mhpmcounterh_we[31:0] [1]
    66/202: $3\mhpmcounterh_we[31:0] [31]
    67/202: $3\mhpmcounterh_we[31:0] [26]
    68/202: $3\mhpmcounterh_we[31:0] [22]
    69/202: $3\mhpmcounterh_we[31:0] [18]
    70/202: $3\mhpmcounterh_we[31:0] [14]
    71/202: $3\mhpmcounterh_we[31:0] [10]
    72/202: $3\mhpmcounterh_we[31:0] [6]
    73/202: $3\mhpmcounterh_we[31:0] [2]
    74/202: $3\mhpmcounterh_we[31:0] [28]
    75/202: $3\mhpmcounterh_we[31:0] [20]
    76/202: $3\mhpmcounterh_we[31:0] [12]
    77/202: $3\mhpmcounterh_we[31:0] [4]
    78/202: $3\mhpmcounterh_we[31:0] [24]
    79/202: $3\mhpmcounterh_we[31:0] [8]
    80/202: $3\mhpmcounterh_we[31:0] [16]
    81/202: $3\mhpmcounterh_we[31:0] [0]
    82/202: $2\dcsr_d[31:0] [15]
    83/202: $3\mhpmcounter_we[31:0] [29]
    84/202: $3\mhpmcounter_we[31:0] [27]
    85/202: $3\mhpmcounter_we[31:0] [25]
    86/202: $3\mhpmcounter_we[31:0] [23]
    87/202: $3\mhpmcounter_we[31:0] [21]
    88/202: $3\mhpmcounter_we[31:0] [19]
    89/202: $3\mhpmcounter_we[31:0] [17]
    90/202: $3\mhpmcounter_we[31:0] [15]
    91/202: $3\mhpmcounter_we[31:0] [13]
    92/202: $3\mhpmcounter_we[31:0] [11]
    93/202: $3\mhpmcounter_we[31:0] [9]
    94/202: $3\mhpmcounter_we[31:0] [7]
    95/202: $3\mhpmcounter_we[31:0] [5]
    96/202: $3\mhpmcounter_we[31:0] [3]
    97/202: $3\mhpmcounter_we[31:0] [1]
    98/202: $3\mhpmcounter_we[31:0] [31]
    99/202: $3\mhpmcounter_we[31:0] [26]
   100/202: $3\mhpmcounter_we[31:0] [22]
   101/202: $3\mhpmcounter_we[31:0] [18]
   102/202: $3\mhpmcounter_we[31:0] [14]
   103/202: $3\mhpmcounter_we[31:0] [10]
   104/202: $3\mhpmcounter_we[31:0] [6]
   105/202: $3\mhpmcounter_we[31:0] [2]
   106/202: $3\mhpmcounter_we[31:0] [28]
   107/202: $3\mhpmcounter_we[31:0] [20]
   108/202: $3\mhpmcounter_we[31:0] [12]
   109/202: $3\mhpmcounter_we[31:0] [4]
   110/202: $3\mhpmcounter_we[31:0] [24]
   111/202: $3\mhpmcounter_we[31:0] [8]
   112/202: $3\mhpmcounter_we[31:0] [16]
   113/202: $3\mhpmcounter_we[31:0] [0]
   114/202: $2\dcsr_d[31:0] [14]
   115/202: $2\mstatus_d[5:0] [5:4]
   116/202: $2\mstatus_d[5:0] [3:2]
   117/202: $3\mhpmcounterh_we[31:0] [30]
   118/202: $3\mhpmcounter_we[31:0] [30]
   119/202: $2\dcsr_d[31:0] [27:16]
   120/202: $2\mstatus_d[5:0] [1:0]
   121/202: $2\dcsr_d[31:0] [1:0]
   122/202: $2\dcsr_d[31:0] [5]
   123/202: $2\dcsr_d[31:0] [4]
   124/202: $2\dcsr_d[31:0] [3]
   125/202: $2\dcsr_d[31:0] [2]
   126/202: $2\dcsr_d[31:0] [8:6]
   127/202: $2\dcsr_d[31:0] [13:12]
   128/202: $2\dcsr_d[31:0] [11]
   129/202: $3\dcsr_d[1:0]
   130/202: $2\dcsr_d[31:0] [9]
   131/202: $3\mstatus_d[3:2]
   132/202: $2$func$\sv2v_cast_2$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:423$4526$\sv2v_cast_2[1:0]$4660
   133/202: $2$func$\sv2v_cast_2$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:423$4526$\inp[1:0]$4659
   134/202: $2\mstatus_en[0:0]
   135/202: $2\cpuctrl_we[0:0]
   136/202: $2\mhpmcounterh_we[31:0]
   137/202: $2\mhpmcounter_we[31:0]
   138/202: $2\mcountinhibit_we[0:0]
   139/202: $2\dscratch1_en[0:0]
   140/202: $2\dscratch0_en[0:0]
   141/202: $2\depc_en[0:0]
   142/202: $2\dcsr_en[0:0]
   143/202: $2\dcsr_d[31:0] [10]
   144/202: $2\mtvec_en[0:0]
   145/202: $2\mtval_en[0:0]
   146/202: $2\mcause_en[0:0]
   147/202: $2\mepc_en[0:0]
   148/202: $2\mscratch_en[0:0]
   149/202: $2\mie_en[0:0]
   150/202: $1$func$\sv2v_cast_2$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:423$4526$\sv2v_cast_2[1:0]$4658
   151/202: $1$func$\sv2v_cast_2$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:423$4526$\inp[1:0]$4657
   152/202: $1\cpuctrl_we[0:0]
   153/202: $1\mhpmcounterh_we[31:0]
   154/202: $1\mhpmcounter_we[31:0]
   155/202: $1\mcountinhibit_we[0:0]
   156/202: $1\dscratch1_en[0:0]
   157/202: $1\dscratch0_en[0:0]
   158/202: $1\depc_en[0:0]
   159/202: $1\dcsr_en[0:0]
   160/202: $1\dcsr_d[31:0]
   161/202: $1\mtvec_en[0:0]
   162/202: $1\mtval_en[0:0]
   163/202: $1\mcause_en[0:0]
   164/202: $1\mepc_en[0:0]
   165/202: $1\mscratch_en[0:0]
   166/202: $1\mie_en[0:0]
   167/202: $1\mstatus_en[0:0]
   168/202: $1\mstatus_d[5:0]
   169/202: $0\mstack_en[0:0]
   170/202: $0\depc_en[0:0]
   171/202: $0\depc_d[31:0]
   172/202: $0\dcsr_en[0:0]
   173/202: $0\dcsr_d[31:0] [8:6]
   174/202: $0\dcsr_d[31:0] [1:0]
   175/202: $0\mtval_en[0:0]
   176/202: $0\mtval_d[31:0]
   177/202: $0\mcause_en[0:0]
   178/202: $0\mcause_d[5:0]
   179/202: $0\mepc_en[0:0]
   180/202: $0\mepc_d[31:0]
   181/202: $0\mstatus_en[0:0]
   182/202: $0\mstatus_d[5:0] [5:2]
   183/202: $0\exception_pc[31:0]
   184/202: $0\priv_lvl_d[1:0]
   185/202: $0$func$\sv2v_cast_2$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:423$4526$\sv2v_cast_2[1:0]$4655
   186/202: $0$func$\sv2v_cast_2$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:423$4526$\inp[1:0]$4654
   187/202: $0\cpuctrl_we[0:0]
   188/202: $0\mhpmcounterh_we[31:0]
   189/202: $0\mhpmcounter_we[31:0]
   190/202: $0\mcountinhibit_we[0:0]
   191/202: $0\dscratch1_en[0:0]
   192/202: $0\dscratch0_en[0:0]
   193/202: { $0\dcsr_d[31:0] [31:9] $0\dcsr_d[31:0] [5:2] }
   194/202: $0\mtvec_en[0:0]
   195/202: $0\mscratch_en[0:0]
   196/202: $0\mie_en[0:0]
   197/202: $0\mstatus_d[5:0] [1:0]
   198/202: $0\mstack_cause_d[5:0]
   199/202: $0\mstack_epc_d[31:0]
   200/202: $0\mstack_d[2:0] [1:0]
   201/202: $0\mstack_d[2:0] [2]
   202/202: $0\mtvec_d[31:0]
Creating decoders for process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
     1/38: $1\csr_rdata_int[31:0] [31]
     2/38: $1\csr_rdata_int[31:0] [10:8]
     3/38: $1\csr_rdata_int[31:0] [7]
     4/38: $1\csr_rdata_int[31:0] [6:4]
     5/38: $2$mem2reg_rd$\mhpmevent$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:351$4620_DATA[31:0]$4650
     6/38: $1\csr_rdata_int[31:0] [3]
     7/38: $1\csr_rdata_int[31:0] [11]
     8/38: $2\illegal_csr[0:0]
     9/38: $1\csr_rdata_int[31:0] [21]
    10/38: $2$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:352$4621_DATA[63:0]$4651
    11/38: $1\csr_rdata_int[31:0] [30:22]
    12/38: $1\csr_rdata_int[31:0] [15:13]
    13/38: $1\csr_rdata_int[31:0] [20:18]
    14/38: $1\csr_rdata_int[31:0] [16]
    15/38: $1\csr_rdata_int[31:0] [17]
    16/38: $2$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:353$4622_DATA[63:0]$4652
    17/38: $1\csr_rdata_int[31:0] [2:0]
    18/38: $1\csr_rdata_int[31:0] [12]
    19/38: $3\illegal_csr[0:0]
    20/38: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:353$4622_DATA[63:0]$4645
    21/38: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:353$4622_ADDR[4:0]$4644
    22/38: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:352$4621_ADDR[4:0]$4643
    23/38: $1$mem2bits$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:353$4525[63:0]$4642
    24/38: $1$mem2bits$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:352$4524[63:0]$4641
    25/38: $1$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:352$4621_DATA[63:0]$4640
    26/38: $1$mem2reg_rd$\mhpmevent$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:351$4620_DATA[31:0]$4639
    27/38: $1$mem2reg_rd$\mhpmevent$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:351$4620_ADDR[4:0]$4638
    28/38: $1\illegal_csr[0:0]
    29/38: $0$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:353$4622_DATA[63:0]$4637
    30/38: $0$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:353$4622_ADDR[4:0]$4636
    31/38: $0$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:352$4621_ADDR[4:0]$4635
    32/38: $0$mem2bits$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:353$4525[63:0]$4634
    33/38: $0$mem2bits$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:352$4524[63:0]$4633
    34/38: $0$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:352$4621_DATA[63:0]$4632
    35/38: $0$mem2reg_rd$\mhpmevent$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:351$4620_DATA[31:0]$4631
    36/38: $0$mem2reg_rd$\mhpmevent$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:351$4620_ADDR[4:0]$4630
    37/38: $0\illegal_csr[0:0]
    38/38: $0\csr_rdata_int[31:0]
Creating decoders for process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_wb_stage.v:1$3739'.
     1/2: $0\rf_wdata_wb_mux[0][31:0]
     2/2: $0\rf_wdata_wb_mux[1][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:126$4520'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4517'.
     1/2: $1$mem2reg_rd$\mem$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:43$4434_DATA[31:0]$4519
     2/2: $0$mem2reg_rd$\mem$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:43$4434_DATA[31:0]$4518
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4514'.
     1/2: $1$mem2reg_rd$\mem$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:42$4433_DATA[31:0]$4516
     2/2: $0$mem2reg_rd$\mem$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:42$4433_DATA[31:0]$4515
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:123$4513'.
     1/1: $0\mem[0][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4512'.
     1/2: $1\mem[15][31:0]
     2/2: $0\mem[15][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4511'.
     1/2: $1\mem[14][31:0]
     2/2: $0\mem[14][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4510'.
     1/2: $1\mem[13][31:0]
     2/2: $0\mem[13][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4509'.
     1/2: $1\mem[12][31:0]
     2/2: $0\mem[12][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4508'.
     1/2: $1\mem[11][31:0]
     2/2: $0\mem[11][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4507'.
     1/2: $1\mem[10][31:0]
     2/2: $0\mem[10][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4506'.
     1/2: $1\mem[9][31:0]
     2/2: $0\mem[9][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4505'.
     1/2: $1\mem[8][31:0]
     2/2: $0\mem[8][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4504'.
     1/2: $1\mem[7][31:0]
     2/2: $0\mem[7][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4503'.
     1/2: $1\mem[6][31:0]
     2/2: $0\mem[6][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4502'.
     1/2: $1\mem[5][31:0]
     2/2: $0\mem[5][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4501'.
     1/2: $1\mem[4][31:0]
     2/2: $0\mem[4][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4500'.
     1/2: $1\mem[3][31:0]
     2/2: $0\mem[3][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4499'.
     1/2: $1\mem[2][31:0]
     2/2: $0\mem[2][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4498'.
     1/2: $1\mem[1][31:0]
     2/2: $0\mem[1][31:0]
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
     1/61: $15\waddr_onehot_a[14:14]
     2/61: $14\waddr_onehot_a[13:13]
     3/61: $13\waddr_onehot_a[12:12]
     4/61: $12\waddr_onehot_a[11:11]
     5/61: $11\waddr_onehot_a[10:10]
     6/61: $10\waddr_onehot_a[9:9]
     7/61: $9\waddr_onehot_a[8:8]
     8/61: $8\waddr_onehot_a[7:7]
     9/61: $7\waddr_onehot_a[6:6]
    10/61: $6\waddr_onehot_a[5:5]
    11/61: $5\waddr_onehot_a[4:4]
    12/61: $4\waddr_onehot_a[3:3]
    13/61: $3\waddr_onehot_a[2:2]
    14/61: $2\waddr_onehot_a[1:1]
    15/61: $1\waddr_onehot_a[0:0]
    16/61: $0\wad.sv2v_autoblock_1.i[31:0]
    17/61: $0\waddr_onehot_a[14:0] [14]
    18/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4432$\sv2v_cast_5_signed[4:0]$4466
    19/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4432$\inp[4:0]$4467
    20/61: $0\waddr_onehot_a[14:0] [13]
    21/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4431$\sv2v_cast_5_signed[4:0]$4464
    22/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4431$\inp[4:0]$4465
    23/61: $0\waddr_onehot_a[14:0] [12]
    24/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4430$\sv2v_cast_5_signed[4:0]$4462
    25/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4430$\inp[4:0]$4463
    26/61: $0\waddr_onehot_a[14:0] [11]
    27/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4429$\sv2v_cast_5_signed[4:0]$4460
    28/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4429$\inp[4:0]$4461
    29/61: $0\waddr_onehot_a[14:0] [10]
    30/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4428$\sv2v_cast_5_signed[4:0]$4458
    31/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4428$\inp[4:0]$4459
    32/61: $0\waddr_onehot_a[14:0] [9]
    33/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4427$\sv2v_cast_5_signed[4:0]$4456
    34/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4427$\inp[4:0]$4457
    35/61: $0\waddr_onehot_a[14:0] [8]
    36/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4426$\sv2v_cast_5_signed[4:0]$4454
    37/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4426$\inp[4:0]$4455
    38/61: $0\waddr_onehot_a[14:0] [7]
    39/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4425$\sv2v_cast_5_signed[4:0]$4452
    40/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4425$\inp[4:0]$4453
    41/61: $0\waddr_onehot_a[14:0] [6]
    42/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4424$\sv2v_cast_5_signed[4:0]$4450
    43/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4424$\inp[4:0]$4451
    44/61: $0\waddr_onehot_a[14:0] [5]
    45/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4423$\sv2v_cast_5_signed[4:0]$4448
    46/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4423$\inp[4:0]$4449
    47/61: $0\waddr_onehot_a[14:0] [4]
    48/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4422$\sv2v_cast_5_signed[4:0]$4445
    49/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4422$\inp[4:0]$4447
    50/61: $0\waddr_onehot_a[14:0] [3]
    51/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4421$\sv2v_cast_5_signed[4:0]$4439
    52/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4421$\inp[4:0]$4444
    53/61: $0\waddr_onehot_a[14:0] [2]
    54/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4420$\sv2v_cast_5_signed[4:0]$4443
    55/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4420$\inp[4:0]$4438
    56/61: $0\waddr_onehot_a[14:0] [1]
    57/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4419$\sv2v_cast_5_signed[4:0]$4446
    58/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4419$\inp[4:0]$4442
    59/61: $0\waddr_onehot_a[14:0] [0]
    60/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4418$\sv2v_cast_5_signed[4:0]$4440
    61/61: $0$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4418$\inp[4:0]$4441
Creating decoders for process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:50$4435'.
     1/1: $0\wdata_a_q[31:0]
Creating decoders for process `\ibex_compressed_decoder.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:110$130'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `\ibex_compressed_decoder.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:20$116'.
     1/27: $11\instr_o[31:0]
     2/27: $10\instr_o[31:0]
     3/27: $14\illegal_instr_o[0:0]
     4/27: $9\instr_o[31:0]
     5/27: $13\illegal_instr_o[0:0]
     6/27: $12\illegal_instr_o[0:0]
     7/27: $8\instr_o[31:0]
     8/27: $11\illegal_instr_o[0:0]
     9/27: $10\illegal_instr_o[0:0]
    10/27: $9\illegal_instr_o[0:0]
    11/27: $7\instr_o[31:0]
    12/27: $6\instr_o[31:0]
    13/27: $8\illegal_instr_o[0:0]
    14/27: $7\illegal_instr_o[0:0]
    15/27: $6\illegal_instr_o[0:0]
    16/27: $5\instr_o[31:0]
    17/27: $5\illegal_instr_o[0:0]
    18/27: $4\instr_o[31:0]
    19/27: $3\instr_o[31:0]
    20/27: $4\illegal_instr_o[0:0]
    21/27: $3\illegal_instr_o[0:0]
    22/27: $2\illegal_instr_o[0:0]
    23/27: $2\instr_o[31:0]
    24/27: $1\illegal_instr_o[0:0]
    25/27: $1\instr_o[31:0]
    26/27: $0\illegal_instr_o[0:0]
    27/27: $0\instr_o[31:0]
Creating decoders for process `$paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:630$4398'.
     1/3: $0$func$\sv2v_cast_12$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:634$4385$\sv2v_cast_12[11:0]$4400
     2/3: $0$func$\sv2v_cast_12$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:634$4386$\sv2v_cast_12[11:0]$4401
     3/3: $0$func$\sv2v_cast_12$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:634$4386$\inp[11:0]$4399
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:143$4384'.
     1/1: $0\_sv2v_0[0:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4383'.
     1/2: $0\err_q[2:2]
     2/2: $0\rdata_q[95:64]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4382'.
     1/2: $0\err_q[1:1]
     2/2: $0\rdata_q[63:32]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4381'.
     1/2: $0\err_q[0:0]
     2/2: $0\rdata_q[31:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:127$4352'.
     1/1: $0\valid_q[2:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:94$4339'.
     1/1: $0\instr_addr_q[30:0]
Creating decoders for process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:71$4332'.
     1/9: $2\out_valid_o[0:0]
     2/9: $1\out_valid_o[0:0]
     3/9: $1\out_err_plus2_o[0:0]
     4/9: $1\out_err_o[0:0]
     5/9: $1\out_rdata_o[31:0]
     6/9: $0\out_err_plus2_o[0:0]
     7/9: $0\out_err_o[0:0]
     8/9: $0\out_rdata_o[31:0]
     9/9: $0\out_valid_o[0:0]
Creating decoders for process `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$1'.
     1/2: $1\en_latch[0:0]
     2/2: $0\en_latch[0:0]

32.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ibex_top.$func$\sv2v_cast_BD0FC$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:335$3505$\sv2v_cast_BD0FC' from process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:287$3530'.
No latch inferred for signal `\ibex_top.$func$\sv2v_cast_BD0FC$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:335$3503$\sv2v_cast_BD0FC' from process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:287$3530'.
No latch inferred for signal `\ibex_top.$func$\sv2v_cast_BD0FC$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:335$3505$\inp' from process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:287$3530'.
No latch inferred for signal `\ibex_top.$func$\sv2v_cast_F09E7$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:336$3504$\sv2v_cast_F09E7' from process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:291$3534'.
No latch inferred for signal `\ibex_top.$func$\sv2v_cast_F09E7$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:336$3506$\inp' from process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:291$3534'.
No latch inferred for signal `\ibex_top.$func$\sv2v_cast_F09E7$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:336$3506$\sv2v_cast_F09E7' from process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:291$3534'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\_sv2v_0' from process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:60$4291'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\counter_upd' from process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:24$4286'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\counter_load' from process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:24$4286'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\we' from process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:24$4286'.
No latch inferred for signal `$paramod\ibex_counter\CounterWidth=64.\counter_d' from process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:24$4286'.
No latch inferred for signal `\ibex_load_store_unit.\_sv2v_0' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:353$1917'.
No latch inferred for signal `\ibex_load_store_unit.\data_req_o' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\addr_incr_req_o' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\perf_load_o' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\perf_store_o' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\addr_update' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\ctrl_update' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_update' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\handle_misaligned_d' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\pmp_err_d' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\lsu_err_d' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\ls_fsm_ns' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
No latch inferred for signal `\ibex_load_store_unit.\data_rdata_ext' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:234$1869'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_b_ext' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:207$1864'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_h_ext' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:180$1859'.
No latch inferred for signal `\ibex_load_store_unit.\rdata_w_ext' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:169$1858'.
No latch inferred for signal `\ibex_load_store_unit.\data_wdata' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:135$1851'.
No latch inferred for signal `\ibex_load_store_unit.\data_be' from process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:92$1848'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\_sv2v_0' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:862$4886'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\use_rs3_q' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:147$4878'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\imm_a_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\imm_b_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\bt_a_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\bt_b_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_operator_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_op_a_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_op_b_mux_sel_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\alu_multicycle_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\mult_sel_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\div_sel_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\use_rs3_d' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\opcode_alu' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_req_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_we_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_op' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\icache_inval_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_access_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_ren_a_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_ren_b_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\dret_insn_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\mret_insn_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\ebrk_insn_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\ecall_insn_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\jump_set_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\wfi_insn_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_wdata_sel_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\multdiv_operator_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\multdiv_signed_mode_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_type_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\data_sign_extension_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\jump_in_dec_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\branch_in_dec_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\illegal_insn' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_illegal' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\rf_we' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\opcode' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
No latch inferred for signal `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.\csr_op_o' from process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:165$4843'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\_sv2v_0' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:767$4277'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\imd_val_we_o' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:739$4276'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\imd_val_d_o' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:736$4275'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\multicycle_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:733$4274'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\clmul_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:730$4273'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\invbutterfly_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:727$4272'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\butterfly_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:724$4271'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shuffle_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:721$4270'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\rev_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:718$4269'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\singlebit_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:715$4268'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\pack_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:711$4267'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\result_o' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:742$4266'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\bwlogic_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:213$4265'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\bwlogic_op_b_negate' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:198$4254'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_operand' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:168$4248'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_result_ext_signed' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:168$4248'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_result_ext' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:168$4248'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\unused_shift_result_ext' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:168$4248'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:168$4248'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_result_rev' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:168$4248'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\sv2v_autoblock_1.i' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:168$4248'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_left' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:150$4246'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_amt [4:0]' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:141$4240'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\shift_amt [5]' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:139$4238'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\cmp_result' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:94$4232'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\is_greater_equal' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:85$4227'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\cmp_signed' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:75$4225'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\adder_in_b' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:60$4223'.
No latch inferred for signal `$paramod\ibex_alu\RV32B=0.\adder_op_b_negate' from process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:48$4220'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\_sv2v_0' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:393$4187'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\accum' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\sign_a' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\sign_b' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\mult_valid' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\mac_res_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\mult_hold' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_op_a' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_op_b' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\alu_operand_a_o' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\alu_operand_b_o' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_remainder_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_denominator_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_numerator_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_quotient_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_valid' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_counter_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_hold' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_by_zero_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\md_state_d' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
No latch inferred for signal `$paramod\ibex_multdiv_fast\RV32M=2.\is_greater_equal' from process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:302$4137'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\_sv2v_0' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:760$4839'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\imm_b' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:381$4814'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\bt_b_operand_o' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:380$4813'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\bt_a_operand_o' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:377$4812'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\perf_branch_o' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\branch_spec' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\branch_set_raw_d' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\branch_not_set' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\jump_set_raw' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\stall_multdiv' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\stall_branch' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\stall_jump' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\rf_we_raw' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\stall_alu' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\id_fsm_d' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\csr_pipe_flush' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:478$4737'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\rf_wdata_id_o' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:412$4736'.
No latch inferred for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\alu_operand_a' from process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:324$4730'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\_sv2v_0' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:563$4082'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\instr_fetch_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\illegal_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ecall_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ebrk_insn_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\store_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\load_err_prio' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_busy_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\controller_run_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\instr_req_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_set_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_set_spec_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nt_branch_mispredict_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_pc_mux_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_csr_save_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_if_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_wb_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_restore_mret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_restore_dret_id_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_save_cause_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\csr_mtval_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\perf_jump_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\perf_tbranch_o' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_fsm_ns' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nmi_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_mode_d' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\halt_if' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\retain_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\flush_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\sv2v_cast_6' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$func$\sv2v_cast_6$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:412$3975$\inp' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
No latch inferred for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\mfip_id' from process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:256$4025'.
No latch inferred for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\_sv2v_0' from process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:448$3899'.
No latch inferred for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\dummy_instr_id_o' from process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:346$3896'.
No latch inferred for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\fetch_addr_n' from process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:184$3878'.
No latch inferred for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\exc_pc' from process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:172$3873'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\_sv2v_0' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1132$4714'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[0]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[1]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[2]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[3]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[4]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[5]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[6]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[7]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[8]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[9]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[10]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[11]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[12]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[13]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[14]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_cfg_rdata[15]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[1]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[3]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[4]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[5]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[6]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[7]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[8]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[9]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[10]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[11]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[12]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[13]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[14]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[15]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[16]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[17]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[18]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[19]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[20]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[21]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[22]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[23]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[24]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[25]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[26]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[27]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[28]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[29]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[30]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter[31]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[15]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4712'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[14]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4711'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[13]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4710'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[12]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4709'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[11]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4708'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[10]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4707'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[9]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4706'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[8]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4705'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[7]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4704'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[6]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4703'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[5]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4702'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[4]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4701'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[3]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4700'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[2]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4699'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[1]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4698'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\pmp_addr_rdata[0]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4697'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_2.i' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\gen_mhpmevent.sv2v_autoblock_3.i' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[0]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[1]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[2]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[3]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[4]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[5]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[6]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[7]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[8]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[9]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[10]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[11]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[12]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[13]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[14]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[15]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[16]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[17]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[18]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[19]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[20]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[21]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[22]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[23]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[24]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[25]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[26]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[27]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[28]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[29]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[30]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmevent[31]' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter_incr' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:881$4686'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\gen_mhpmcounter_incr.sv2v_autoblock_1.i' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:881$4686'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mcountinhibit_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:873$4684'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\csr_wdata_int' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:520$4671'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\priv_lvl_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\exception_pc' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mstatus_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mstatus_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mie_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mscratch_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mepc_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mepc_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mcause_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mcause_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mtval_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mtval_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mtvec_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mtvec_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\dcsr_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\dcsr_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\depc_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\depc_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\dscratch0_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\dscratch1_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mstack_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mstack_en' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mstack_epc_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mstack_cause_d' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mcountinhibit_we' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounter_we' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mhpmcounterh_we' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\cpuctrl_we' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$func$\sv2v_cast_2$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:423$4526$\inp' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$func$\sv2v_cast_2$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:423$4526$\sv2v_cast_2' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\csr_rdata_int' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\illegal_csr' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$mem2reg_rd$\mhpmevent$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:351$4620_ADDR' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$mem2reg_rd$\mhpmevent$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:351$4620_DATA' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:352$4621_DATA' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$mem2bits$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:352$4524' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$mem2bits$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:353$4525' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:352$4621_ADDR' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:353$4622_ADDR' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
No latch inferred for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$mem2reg_rd$\mhpmcounter$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:353$4622_DATA' from process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
No latch inferred for signal `$paramod\ibex_wb_stage\WritebackStage=1'0.\rf_wdata_wb_mux[0]' from process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_wb_stage.v:1$3739'.
No latch inferred for signal `$paramod\ibex_wb_stage\WritebackStage=1'0.\rf_wdata_wb_mux[1]' from process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_wb_stage.v:1$3739'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\_sv2v_0' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:126$4520'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$mem2reg_rd$\mem$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:43$4434_DATA' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4517'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$mem2reg_rd$\mem$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:42$4433_DATA' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4514'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[0]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:123$4513'.
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[15]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4512': $auto$proc_dlatch.cc:409:proc_dlatch$14259
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[14]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4511': $auto$proc_dlatch.cc:409:proc_dlatch$14270
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[13]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4510': $auto$proc_dlatch.cc:409:proc_dlatch$14281
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[12]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4509': $auto$proc_dlatch.cc:409:proc_dlatch$14292
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[11]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4508': $auto$proc_dlatch.cc:409:proc_dlatch$14303
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[10]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4507': $auto$proc_dlatch.cc:409:proc_dlatch$14314
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[9]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4506': $auto$proc_dlatch.cc:409:proc_dlatch$14325
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[8]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4505': $auto$proc_dlatch.cc:409:proc_dlatch$14336
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[7]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4504': $auto$proc_dlatch.cc:409:proc_dlatch$14347
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[6]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4503': $auto$proc_dlatch.cc:409:proc_dlatch$14358
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[5]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4502': $auto$proc_dlatch.cc:409:proc_dlatch$14369
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[4]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4501': $auto$proc_dlatch.cc:409:proc_dlatch$14380
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[3]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4500': $auto$proc_dlatch.cc:409:proc_dlatch$14391
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[2]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4499': $auto$proc_dlatch.cc:409:proc_dlatch$14402
Latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\mem[1]' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4498': $auto$proc_dlatch.cc:409:proc_dlatch$14413
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\waddr_onehot_a' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\wad.sv2v_autoblock_1.i' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4420$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4421$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4418$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4418$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4419$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4420$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4421$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4422$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4419$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4422$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4423$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4423$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4424$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4424$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4425$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4425$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4426$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4426$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4427$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4427$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4428$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4428$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4429$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4429$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4430$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4430$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4431$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4431$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4432$\sv2v_cast_5_signed' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$func$\sv2v_cast_5_signed$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4432$\inp' from process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
No latch inferred for signal `\ibex_compressed_decoder.\_sv2v_0' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:110$130'.
No latch inferred for signal `\ibex_compressed_decoder.\instr_o' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:20$116'.
No latch inferred for signal `\ibex_compressed_decoder.\illegal_instr_o' from process `\ibex_compressed_decoder.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:20$116'.
No latch inferred for signal `$paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core.$func$\sv2v_cast_12$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:634$4386$\inp' from process `$paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:630$4398'.
No latch inferred for signal `$paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core.$func$\sv2v_cast_12$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:634$4385$\sv2v_cast_12' from process `$paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:630$4398'.
No latch inferred for signal `$paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core.$func$\sv2v_cast_12$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:634$4386$\sv2v_cast_12' from process `$paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:630$4398'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\_sv2v_0' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:143$4384'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_valid_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:71$4332'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_rdata_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:71$4332'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_err_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:71$4332'.
No latch inferred for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\out_err_plus2_o' from process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:71$4332'.
Latch inferred for signal `\prim_clock_gating.\en_latch' from process `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$1': $auto$proc_dlatch.cc:409:proc_dlatch$14424

32.2.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.\rdata_q' using process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4302'.
  created $adff cell `$procdff$14425' with positive edge clock and negative level reset.
Creating register for signal `\ibex_top.\core_busy_q' using process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:135$3507'.
  created $adff cell `$procdff$14426' with positive edge clock and negative level reset.
Creating register for signal `\ibex_top.\fetch_enable_q' using process `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:140$3509'.
  created $adff cell `$procdff$14427' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.\rdata_q' using process `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4300'.
  created $adff cell `$procdff$14428' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.\rdata_q' using process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4298'.
  created $adff cell `$procdff$14429' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.\rdata_q' using process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4296'.
  created $adff cell `$procdff$14430' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.\rdata_q' using process `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4294'.
  created $adff cell `$procdff$14431' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.\rdata_q' using process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4292'.
  created $adff cell `$procdff$14432' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_counter\CounterWidth=64.\counter_q' using process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:43$4289'.
  created $adff cell `$procdff$14433' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\handle_misaligned_q' using process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:327$1898'.
  created $adff cell `$procdff$14434' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\pmp_err_q' using process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:327$1898'.
  created $adff cell `$procdff$14435' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\lsu_err_q' using process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:327$1898'.
  created $adff cell `$procdff$14436' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\ls_fsm_cs' using process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:327$1898'.
  created $adff cell `$procdff$14437' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\addr_last_q' using process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:164$1856'.
  created $adff cell `$procdff$14438' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\rdata_offset_q' using process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:151$1854'.
  created $adff cell `$procdff$14439' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_type_q' using process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:151$1854'.
  created $adff cell `$procdff$14440' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_sign_ext_q' using process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:151$1854'.
  created $adff cell `$procdff$14441' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\data_we_q' using process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:151$1854'.
  created $adff cell `$procdff$14442' with positive edge clock and negative level reset.
Creating register for signal `\ibex_load_store_unit.\rdata_q' using process `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:146$1852'.
  created $adff cell `$procdff$14443' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.\rdata_q' using process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4284'.
  created $adff cell `$procdff$14444' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\gen_mult_fast.mult_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:289$4185'.
  created $adff cell `$procdff$14445' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_numerator_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:90$4127'.
  created $adff cell `$procdff$14446' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\op_quotient_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:90$4127'.
  created $adff cell `$procdff$14447' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_counter_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:90$4127'.
  created $adff cell `$procdff$14448' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\div_by_zero_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:90$4127'.
  created $adff cell `$procdff$14449' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_multdiv_fast\RV32M=2.\md_state_q' using process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:90$4127'.
  created $adff cell `$procdff$14450' with positive edge clock and negative level reset.
Creating register for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\g_branch_set_flop.branch_set_raw_q' using process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:587$4820'.
  created $adff cell `$procdff$14451' with positive edge clock and negative level reset.
Creating register for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\imd_val_q [33:0]' using process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4818'.
  created $adff cell `$procdff$14452' with positive edge clock and negative level reset.
Creating register for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\imd_val_q [67:34]' using process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4816'.
  created $adff cell `$procdff$14453' with positive edge clock and negative level reset.
Creating register for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\id_fsm_q' using process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:621$4777'.
  created $adff cell `$procdff$14454' with positive edge clock and negative level reset.
Creating register for signal `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.\branch_jump_set_done_q' using process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:597$4769'.
  created $adff cell `$procdff$14455' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\ctrl_fsm_cs' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
  created $adff cell `$procdff$14456' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\nmi_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
  created $adff cell `$procdff$14457' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\debug_mode_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
  created $adff cell `$procdff$14458' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\load_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
  created $adff cell `$procdff$14459' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\store_err_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
  created $adff cell `$procdff$14460' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\exc_req_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
  created $adff cell `$procdff$14461' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\illegal_insn_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
  created $adff cell `$procdff$14462' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\do_single_step_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
  created $adff cell `$procdff$14463' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.\enter_debug_mode_prio_q' using process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
  created $adff cell `$procdff$14464' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\valid_req_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:173$3946'.
  created $adff cell `$procdff$14465' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\discard_req_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:173$3946'.
  created $adff cell `$procdff$14466' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\rdata_outstanding_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:173$3946'.
  created $adff cell `$procdff$14467' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\branch_discard_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:173$3946'.
  created $adff cell `$procdff$14468' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\rdata_pmp_err_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:173$3946'.
  created $adff cell `$procdff$14469' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\fetch_addr_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:147$3936'.
  created $dff cell `$procdff$14470' with positive edge clock.
Creating register for signal `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.\stored_addr_q' using process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:124$3927'.
  created $dff cell `$procdff$14471' with positive edge clock.
Creating register for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\instr_rdata_id_o' using process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
  created $dff cell `$procdff$14472' with positive edge clock.
Creating register for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\instr_rdata_alu_id_o' using process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
  created $dff cell `$procdff$14473' with positive edge clock.
Creating register for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\instr_rdata_c_id_o' using process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
  created $dff cell `$procdff$14474' with positive edge clock.
Creating register for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\instr_is_compressed_id_o' using process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
  created $dff cell `$procdff$14475' with positive edge clock.
Creating register for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\instr_fetch_err_o' using process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
  created $dff cell `$procdff$14476' with positive edge clock.
Creating register for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\instr_fetch_err_plus2_o' using process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
  created $dff cell `$procdff$14477' with positive edge clock.
Creating register for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\illegal_c_insn_id_o' using process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
  created $dff cell `$procdff$14478' with positive edge clock.
Creating register for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\pc_id_o' using process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
  created $dff cell `$procdff$14479' with positive edge clock.
Creating register for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\instr_valid_id_q' using process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:351$3893'.
  created $adff cell `$procdff$14480' with positive edge clock and negative level reset.
Creating register for signal `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.\instr_new_id_q' using process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:351$3893'.
  created $adff cell `$procdff$14481' with positive edge clock and negative level reset.
Creating register for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\mcountinhibit_q' using process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:979$4692'.
  created $adff cell `$procdff$14482' with positive edge clock and negative level reset.
Creating register for signal `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.\priv_lvl_q' using process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:512$4668'.
  created $adff cell `$procdff$14483' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.\wdata_a_q' using process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:50$4435'.
  created $adff cell `$procdff$14484' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\rdata_q [95:64]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4383'.
  created $dff cell `$procdff$14485' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\err_q [2]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4383'.
  created $dff cell `$procdff$14486' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\rdata_q [63:32]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4382'.
  created $dff cell `$procdff$14487' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\err_q [1]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4382'.
  created $dff cell `$procdff$14488' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\rdata_q [31:0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4381'.
  created $dff cell `$procdff$14489' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\err_q [0]' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4381'.
  created $dff cell `$procdff$14490' with positive edge clock.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\valid_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:127$4352'.
  created $adff cell `$procdff$14491' with positive edge clock and negative level reset.
Creating register for signal `$paramod\ibex_fetch_fifo\NUM_REQS=2.\instr_addr_q' using process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:94$4339'.
  created $dff cell `$procdff$14492' with positive edge clock.

32.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4302'.
Removing empty process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4302'.
Removing empty process `ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:135$3507'.
Found and cleaned up 1 empty switch in `\ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:140$3509'.
Removing empty process `ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:140$3509'.
Removing empty process `ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:287$3530'.
Removing empty process `ibex_top.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_top.v:291$3534'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4300'.
Removing empty process `$paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4300'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4298'.
Removing empty process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4298'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4296'.
Removing empty process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4296'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4294'.
Removing empty process `$paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4294'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4292'.
Removing empty process `$paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4292'.
Removing empty process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:60$4291'.
Removing empty process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:43$4289'.
Found and cleaned up 3 empty switches in `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:24$4286'.
Removing empty process `$paramod\ibex_counter\CounterWidth=64.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:24$4286'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:353$1917'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:327$1898'.
Found and cleaned up 8 empty switches in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:245$1877'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:234$1869'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:234$1869'.
Found and cleaned up 5 empty switches in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:207$1864'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:207$1864'.
Found and cleaned up 5 empty switches in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:180$1859'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:180$1859'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:169$1858'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:169$1858'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:164$1856'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:164$1856'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:151$1854'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:151$1854'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:146$1852'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:146$1852'.
Found and cleaned up 1 empty switch in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:135$1851'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:135$1851'.
Found and cleaned up 7 empty switches in `\ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:92$1848'.
Removing empty process `ibex_load_store_unit.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:92$1848'.
Found and cleaned up 1 empty switch in `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4284'.
Removing empty process `$paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_csr.v:19$4284'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:862$4886'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:147$4878'.
Found and cleaned up 14 empty switches in `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:424$4865'.
Found and cleaned up 29 empty switches in `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:172$4849'.
Found and cleaned up 1 empty switch in `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:165$4843'.
Removing empty process `$paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:165$4843'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:767$4277'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:739$4276'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:736$4275'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:733$4274'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:730$4273'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:727$4272'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:724$4271'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:721$4270'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:718$4269'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:715$4268'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:711$4267'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:742$4266'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:742$4266'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:213$4265'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:213$4265'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:198$4254'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:198$4254'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:168$4248'.
Found and cleaned up 2 empty switches in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:150$4246'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:150$4246'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:141$4240'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:141$4240'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:139$4238'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:94$4232'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:94$4232'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:85$4227'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:85$4227'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:75$4225'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:75$4225'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:60$4223'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:60$4223'.
Found and cleaned up 1 empty switch in `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:48$4220'.
Removing empty process `$paramod\ibex_alu\RV32B=0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:48$4220'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:393$4187'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:289$4185'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:289$4185'.
Found and cleaned up 3 empty switches in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:222$4175'.
Found and cleaned up 4 empty switches in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:314$4146'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:302$4137'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:302$4137'.
Found and cleaned up 1 empty switch in `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:90$4127'.
Removing empty process `$paramod\ibex_multdiv_fast\RV32M=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:90$4127'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:760$4839'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:587$4820'.
Found and cleaned up 1 empty switch in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4818'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4818'.
Found and cleaned up 1 empty switch in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4816'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:402$4816'.
Found and cleaned up 1 empty switch in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:381$4814'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:381$4814'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:380$4813'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:377$4812'.
Found and cleaned up 6 empty switches in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:627$4779'.
Found and cleaned up 1 empty switch in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:621$4777'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:621$4777'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:597$4769'.
Found and cleaned up 4 empty switches in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:478$4737'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:478$4737'.
Found and cleaned up 1 empty switch in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:412$4736'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:412$4736'.
Found and cleaned up 1 empty switch in `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:324$4730'.
Removing empty process `$paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:324$4730'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:563$4082'.
Found and cleaned up 6 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:226$4081'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:539$4079'.
Found and cleaned up 30 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:295$4026'.
Found and cleaned up 14 empty switches in `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:256$4025'.
Removing empty process `$paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:256$4025'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:173$3946'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:147$3936'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:147$3936'.
Found and cleaned up 1 empty switch in `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:124$3927'.
Removing empty process `$paramod\ibex_prefetch_buffer\BranchPredictor=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:124$3927'.
Removing empty process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:448$3899'.
Removing empty process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:346$3896'.
Found and cleaned up 1 empty switch in `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
Removing empty process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:363$3895'.
Removing empty process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:351$3893'.
Found and cleaned up 1 empty switch in `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:184$3878'.
Removing empty process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:184$3878'.
Found and cleaned up 1 empty switch in `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:172$3873'.
Removing empty process `$paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_if_stage.v:172$3873'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1132$4714'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:1$4713'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4712'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4711'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4710'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4709'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4708'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4707'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4706'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4705'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4704'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4703'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4702'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4701'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4700'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4699'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4698'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:859$4697'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:979$4692'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:905$4687'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:881$4686'.
Found and cleaned up 1 empty switch in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:873$4684'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:873$4684'.
Found and cleaned up 1 empty switch in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:520$4671'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:520$4671'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:512$4668'.
Found and cleaned up 11 empty switches in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:387$4653'.
Found and cleaned up 4 empty switches in `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
Removing empty process `$paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:264$4629'.
Removing empty process `$paramod\ibex_wb_stage\WritebackStage=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_wb_stage.v:1$3739'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:126$4520'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4517'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4517'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4514'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:1$4514'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:123$4513'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4512'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4512'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4511'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4511'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4510'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4510'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4509'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4509'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4508'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4508'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4507'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4507'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4506'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4506'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4505'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4505'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4504'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4504'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4503'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4503'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4502'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4502'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4501'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4501'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4500'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4500'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4499'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4499'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4498'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:90$4498'.
Found and cleaned up 15 empty switches in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:60$4437'.
Found and cleaned up 1 empty switch in `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:50$4435'.
Removing empty process `$paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:50$4435'.
Removing empty process `ibex_compressed_decoder.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:110$130'.
Found and cleaned up 17 empty switches in `\ibex_compressed_decoder.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:20$116'.
Removing empty process `ibex_compressed_decoder.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:20$116'.
Removing empty process `$paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_core.v:630$4398'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:143$4384'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4383'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4383'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4382'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4382'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4381'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:136$4381'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:127$4352'.
Found and cleaned up 1 empty switch in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:94$4339'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:94$4339'.
Found and cleaned up 2 empty switches in `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:71$4332'.
Removing empty process `$paramod\ibex_fetch_fifo\NUM_REQS=2.$proc$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:71$4332'.
Found and cleaned up 1 empty switch in `\prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$1'.
Removing empty process `prim_clock_gating.$proc$./rtl/prim_clock_gating.v:16$1'.
Cleaned up 252 empty switches.

32.3. Executing FLATTEN pass (flatten design).
Using template prim_clock_gating for cells of type prim_clock_gating.
Using template $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0 for cells of type $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Using template $paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core for cells of type $paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core.
Using template $paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage for cells of type $paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.
Using template $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage for cells of type $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Using template $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers for cells of type $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Using template $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0 for cells of type $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Using template ibex_load_store_unit for cells of type ibex_load_store_unit.
Using template $paramod\ibex_wb_stage\WritebackStage=1'0 for cells of type $paramod\ibex_wb_stage\WritebackStage=1'0.
Using template $paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0 for cells of type $paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Using template $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827 for cells of type $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.
Using template $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000 for cells of type $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.
Using template $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0 for cells of type $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Using template $paramod\ibex_prefetch_buffer\BranchPredictor=1'0 for cells of type $paramod\ibex_prefetch_buffer\BranchPredictor=1'0.
Using template ibex_compressed_decoder for cells of type ibex_compressed_decoder.
Using template $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0 for cells of type $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.
Using template $paramod\ibex_counter\CounterWidth=64 for cells of type $paramod\ibex_counter\CounterWidth=64.
Using template $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0 for cells of type $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.
Using template $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100 for cells of type $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.
Using template $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1 for cells of type $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.
Using template $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0 for cells of type $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.
Using template $paramod\ibex_alu\RV32B=0 for cells of type $paramod\ibex_alu\RV32B=0.
Using template $paramod\ibex_multdiv_fast\RV32M=2 for cells of type $paramod\ibex_multdiv_fast\RV32M=2.
Using template $paramod\ibex_fetch_fifo\NUM_REQS=2 for cells of type $paramod\ibex_fetch_fifo\NUM_REQS=2.
<suppressed ~49 debug messages>
No more expansions possible.
Deleting now unused module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=6'010000.
Deleting now unused module $paramod\ibex_csr\Width=18\ShadowCopy=1'0\ResetValue=1'0.
Deleting now unused module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1.
Deleting now unused module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1073741827.
Deleting now unused module $paramod\ibex_csr\Width=3\ShadowCopy=1'0\ResetValue=3'100.
Deleting now unused module $paramod\ibex_csr\Width=32\ShadowCopy=1'0\ResetValue=1'0.
Deleting now unused module $paramod\ibex_counter\CounterWidth=64.
Deleting now unused module ibex_load_store_unit.
Deleting now unused module $paramod\ibex_csr\Width=6\ShadowCopy=1'0\ResetValue=1'0.
Deleting now unused module $paramod\ibex_decoder\RV32E=1'1\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Deleting now unused module $paramod\ibex_alu\RV32B=0.
Deleting now unused module $paramod\ibex_multdiv_fast\RV32M=2.
Deleting now unused module $paramod$04b9d039499bb0f23278ab1181c127bbc0ef9cfd\ibex_id_stage.
Deleting now unused module $paramod\ibex_controller\WritebackStage=1'0\BranchPredictor=1'0.
Deleting now unused module $paramod\ibex_prefetch_buffer\BranchPredictor=1'0.
Deleting now unused module $paramod$928e83c23c6cca79868bbda624efba1e8b302cca\ibex_if_stage.
Deleting now unused module $paramod$37761651bf451e76c40a3891a57174e557e3a90d\ibex_cs_registers.
Deleting now unused module $paramod\ibex_ex_block\RV32M=2\RV32B=0\BranchTargetALU=1'0.
Deleting now unused module $paramod\ibex_wb_stage\WritebackStage=1'0.
Deleting now unused module $paramod\ibex_register_file_latch\RV32E=1'1\DataWidth=32\DummyInstructions=1'0.
Deleting now unused module ibex_compressed_decoder.
Deleting now unused module $paramod$5a9e3a9fae3c8c04eea9f2d4af96325f8b080bda\ibex_core.
Deleting now unused module $paramod\ibex_fetch_fifo\NUM_REQS=2.
Deleting now unused module prim_clock_gating.

32.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~770 debug messages>

32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 541 unused cells and 3238 unused wires.
<suppressed ~568 debug messages>

32.6. Executing CHECK pass (checking for obvious problems).
checking module ibex_top..
found and reported 0 problems.

32.7. Executing OPT pass (performing simple optimizations).

32.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

32.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~20859 debug messages>
Removed a total of 6953 cells.

32.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $techmap\u_ibex_core.id_stage_i.$procmux$7124: \u_ibex_core.id_stage_i.id_fsm_q -> 1'1
      Replacing known input bits on port B of cell $techmap\u_ibex_core.id_stage_i.$procmux$7203: \u_ibex_core.id_stage_i.id_fsm_q -> 1'0
      Replacing known input bits on port A of cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7789: \u_ibex_core.id_stage_i.controller_i.nmi_mode_q -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10503.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12323.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12336.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.mcycle_counter_i.$procmux$4905.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.minstret_counter_i.$procmux$4905.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12356.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12369.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12382.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11982.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12395.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10105.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12408.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12421.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12440.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9943.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12453.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12466.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12480.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12482.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12495.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12516.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10903.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12518.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$13044.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12578.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12584.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11695.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6894.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11367.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6900.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6906.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6912.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6919.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11162.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10703.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10145.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6935.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11410.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11984.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$13661.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12591.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6972.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6980.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6992.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7004.
    dead port 2/2 on $mux $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7016.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10505.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10343.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11697.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10905.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10918.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11164.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10863.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10463.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10705.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11449.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10663.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12023.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11902.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7126.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7128.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7134.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7136.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7142.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7144.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7150.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7152.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7158.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7160.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7171.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7173.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7175.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7177.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7188.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7190.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7192.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7194.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7205.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7207.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7209.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7211.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7220.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7222.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7224.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7239.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7241.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7256.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7258.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7273.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7275.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7289.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7291.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7304.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7306.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7318.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7320.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7334.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7336.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7349.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7351.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7387.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12599.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7393.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7399.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7405.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12608.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7411.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7417.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7423.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12618.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7429.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7444.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7479.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7482.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7488.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.$procmux$7494.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12629.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12641.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7511.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7514.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7517.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7520.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7523.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7529.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7532.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7535.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7538.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7544.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7547.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7550.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7553.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7559.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7562.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7565.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7571.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7574.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7577.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7583.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7586.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7589.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7595.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7598.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7604.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7607.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7613.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7616.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7622.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7625.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7631.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7637.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7643.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7649.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7655.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7679.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7686.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7689.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7692.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7695.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7697.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7704.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7707.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7710.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7712.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12654.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7719.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7722.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7724.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7731.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7734.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7736.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7743.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7746.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7748.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12667.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7755.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7758.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7760.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7767.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7770.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7772.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7779.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7782.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7784.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12681.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7791.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7794.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7796.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7803.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7805.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7812.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7814.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7821.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7823.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7830.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7832.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12696.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7839.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7841.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7848.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7850.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7857.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7859.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12712.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7866.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7868.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7878.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7880.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7882.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7884.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7886.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7888.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7898.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7900.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7902.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7904.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7906.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7908.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12729.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7918.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7920.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7922.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7924.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7926.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7928.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7958.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7960.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7962.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7964.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7966.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7968.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7978.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7980.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7982.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7984.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7986.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7988.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12747.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7998.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8000.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8002.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8004.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8006.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8008.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8025.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8027.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8044.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8046.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12766.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8061.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8063.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8078.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8080.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8095.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8097.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8129.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8131.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8146.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8148.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8160.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8166.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8172.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8178.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8190.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8196.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8202.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8208.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8214.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8220.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8226.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8232.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8238.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8244.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8251.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8265.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8276.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8284.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8295.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8298.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8301.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8303.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8305.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8316.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8319.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8321.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8323.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8334.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8336.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8338.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8378.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8380.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8390.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8392.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8443.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8452.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8461.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8470.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10183.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8479.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12282.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8488.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10023.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8500.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8502.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8504.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8516.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8518.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8520.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8531.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8533.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11736.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8544.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8546.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11941.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8556.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8566.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8576.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8586.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8616.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8627.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8629.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8639.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8649.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8660.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8671.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8682.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10543.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8693.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8704.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11203.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8716.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8728.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11121.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10957.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12025.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9259.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9261.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9263.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9269.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9271.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9273.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9279.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9281.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9283.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9289.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9291.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9293.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9299.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9301.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9303.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9316.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9318.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9320.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9329.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9331.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9340.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9342.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9351.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9353.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9362.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9364.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9373.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9375.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9384.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9386.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9395.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9397.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9406.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9408.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9417.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9419.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8897.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8900.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8903.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8906.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8909.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8912.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8915.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8918.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8921.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8924.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8927.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8930.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8933.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8939.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8942.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8945.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8948.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8951.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8954.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8957.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8960.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8963.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8966.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8969.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8972.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8978.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8981.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8984.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8987.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8990.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8993.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8996.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8999.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9002.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9005.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9008.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9014.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9017.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9020.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9023.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9026.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9029.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9032.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9035.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9038.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9041.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9047.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9050.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9053.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9056.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9059.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9062.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9065.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9068.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9071.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9077.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9080.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9083.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9086.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9089.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9092.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9095.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9098.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9104.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9107.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9110.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9113.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9116.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9119.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9122.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9128.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9131.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9134.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9137.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9140.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9143.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9149.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9152.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9155.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9158.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9161.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9167.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9170.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9173.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9176.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9182.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9185.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9188.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9194.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9197.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9203.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5443.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5445.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5450.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9428.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5456.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9430.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5461.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5467.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9438.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5472.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5474.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5479.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5481.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9446.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5486.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5488.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9454.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5493.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5495.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9462.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5502.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9470.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9478.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5510.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9486.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5518.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9494.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5525.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9502.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5550.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5552.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9510.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9518.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5564.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5566.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9526.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9534.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5582.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5584.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9542.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5592.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5600.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9554.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5608.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5618.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5620.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5622.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5631.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5633.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5639.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5641.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5648.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5650.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5665.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5678.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5691.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5703.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5705.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5717.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5719.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5731.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5733.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5745.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5747.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5761.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5775.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5789.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5803.
    dead port 1/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9638.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5822.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9640.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5836.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5851.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5865.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5880.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5895.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5911.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5926.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5941.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9665.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11451.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9945.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11738.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9703.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6031.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6033.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12064.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11654.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6042.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6044.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6060.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6062.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6073.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6075.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6086.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6088.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6095.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6097.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12280.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6107.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6109.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6118.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6120.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6128.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6130.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6136.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6142.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6148.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6154.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6160.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6166.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6172.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6184.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6196.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6202.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6220.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6222.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6229.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6237.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9705.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6244.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6251.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6275.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6277.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11205.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6290.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6292.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10303.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6307.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6309.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6317.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6325.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6333.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6342.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6345.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6347.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6349.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6359.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6362.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6364.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6366.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6374.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6377.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6379.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6381.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6392.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6395.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6397.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6399.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6408.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6411.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6413.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6415.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10959.
    dead port 1/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6428.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6430.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11490.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6432.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9743.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6441.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6443.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6454.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6456.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6458.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6469.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6471.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6473.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10345.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10465.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6485.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6487.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11777.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6497.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6510.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10743.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6512.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6526.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6540.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6555.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6570.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12066.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6583.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9745.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10185.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6597.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6612.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6627.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6642.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$13174.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6658.
    dead port 2/2 on $mux $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6674.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11244.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10025.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11369.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11492.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10998.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10545.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11779.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9783.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10383.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10745.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12105.
    dead port 1/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13936.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13939.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13941.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13943.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13952.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13954.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13956.
    dead port 1/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13966.
    dead port 1/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13968.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13970.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13972.
    dead port 1/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13981.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13983.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13985.
    dead port 1/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13994.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13996.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11246.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13998.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14006.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11531.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14008.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14016.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14018.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14027.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14029.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14039.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14041.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9785.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14050.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11818.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11000.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10223.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10143.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14059.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14070.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14072.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12107.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14074.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10865.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10583.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12321.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10063.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14085.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11615.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14087.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14089.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14099.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14101.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10783.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14103.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9983.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10385.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14112.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14114.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9823.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14123.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14125.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11533.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14134.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14136.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14145.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11285.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14147.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11943.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11820.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14158.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12146.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11039.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10665.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14169.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14180.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14182.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10225.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10585.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9825.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14192.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10785.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14202.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11572.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11859.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11123.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11656.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10065.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11287.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12148.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10423.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:172$3945.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9863.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11041.
    dead port 2/2 on $mux $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.$procmux$14232.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4920.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4926.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4932.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4938.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4944.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4951.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4958.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4965.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4972.
    dead port 1/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4981.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4983.
    dead port 1/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4992.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$4994.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$13535.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5002.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5010.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$13265.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5018.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5026.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10623.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5034.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11574.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5042.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11861.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5051.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5060.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5069.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5078.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5089.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5091.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5102.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5104.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5115.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5117.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12187.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5128.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5130.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5140.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10823.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5150.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9865.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5160.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5170.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5200.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5210.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11326.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5220.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10263.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10425.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11080.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10103.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11408.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9903.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11900.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5296.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5302.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5309.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5317.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12189.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12202.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5327.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5333.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5340.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12222.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5348.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11613.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$12242.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11328.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5382.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10305.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10625.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10825.
    dead port 1/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5391.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5393.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9985.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5399.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$9905.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5409.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5411.
    dead port 1/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5421.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5423.
    dead port 2/2 on $mux $techmap\u_ibex_core.load_store_unit_i.$procmux$5430.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$10265.
    dead port 2/2 on $mux $techmap\u_ibex_core.cs_registers_i.$procmux$11082.
Removed 837 multiplexer ports.
<suppressed ~239 debug messages>

32.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New input vector for $reduce_or cell $techmap\u_ibex_core.wb_stage_i.$reduce_or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_wb_stage.v:126$3733: { \u_ibex_core.id_stage_i.rf_we_id_o \u_ibex_core.load_store_unit_i.lsu_rdata_valid_o }
    New input vector for $reduce_or cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5383_ANY: { $techmap\u_ibex_core.load_store_unit_i.$procmux$5383_CMP [0] $techmap\u_ibex_core.load_store_unit_i.$procmux$5383_CMP [1] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5290_ANY: { $techmap\u_ibex_core.load_store_unit_i.$procmux$5290_CMP [0] $techmap\u_ibex_core.load_store_unit_i.$procmux$5290_CMP [1] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6877_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6835_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [2] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [3] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [4] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [5] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [6] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [7] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [2] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [3] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6869_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [2] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [4] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [6] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [1] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6862_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [2] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [3] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [3] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.cs_registers_i.$reduce_or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:543$4683: { \u_ibex_core.cs_registers_i.irqs_o [0] \u_ibex_core.cs_registers_i.irqs_o [1] \u_ibex_core.cs_registers_i.irqs_o [2] \u_ibex_core.cs_registers_i.irqs_o [3] \u_ibex_core.cs_registers_i.irqs_o [4] \u_ibex_core.cs_registers_i.irqs_o [5] \u_ibex_core.cs_registers_i.irqs_o [6] \u_ibex_core.cs_registers_i.irqs_o [7] \u_ibex_core.cs_registers_i.irqs_o [8] \u_ibex_core.cs_registers_i.irqs_o [9] \u_ibex_core.cs_registers_i.irqs_o [10] \u_ibex_core.cs_registers_i.irqs_o [11] \u_ibex_core.cs_registers_i.irqs_o [12] \u_ibex_core.cs_registers_i.irqs_o [13] \u_ibex_core.cs_registers_i.irqs_o [14] \u_ibex_core.cs_registers_i.irqs_o [15] \u_ibex_core.cs_registers_i.irqs_o [16] \u_ibex_core.cs_registers_i.irqs_o [17] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$reduce_or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:86$3900: { \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [0] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.rdata_outstanding_q [1] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6861_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [4] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [5] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [6] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [7] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [2] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14188_ANY: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [0] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [1] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [2] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [3] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13942_CMP }
    New input vector for $reduce_or cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14156_ANY: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [0] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [2] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14152_ANY: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14046_CMP $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [3] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6836_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6836_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6836_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:212$4263_Y $techmap\u_ibex_core.ex_block_i.alu_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:212$4262_Y $techmap\u_ibex_core.ex_block_i.alu_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:211$4260_Y $techmap\u_ibex_core.ex_block_i.alu_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:211$4259_Y }
    New input vector for $reduce_or cell $techmap\u_ibex_core.cs_registers_i.$procmux$13546_ANY: { $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [28] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6835_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6835_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6835_CMP [1] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14100_ANY: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14100_CMP [0] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14100_CMP [1] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP [3] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP [4] \u_ibex_core.ex_block_i.alu_i.shift_arith }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6833_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6833_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6833_CMP [1] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14065_ANY: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14065_CMP [0] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14065_CMP [1] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14065_CMP [2] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14065_CMP [3] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [2] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [3] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [4] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [5] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [6] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP [7] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_ANY: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [0] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [1] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [2] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [3] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [2] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP [3] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6596_ANY: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [3] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [4] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [5] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6348_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6221_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:384$4860_Y }
    New input vector for $reduce_or cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_ANY: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [1] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [2] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [3] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [4] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [5] $techmap\u_ibex_core.id_stage_i.decoder_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:384$4860_Y }
    New input vector for $reduce_or cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6426_ANY: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6426_CMP [0] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6426_CMP [1] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_ANY: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [0] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [1] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [2] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [3] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [4] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [5] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [6] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [7] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [8] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [9] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6830_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6830_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6830_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6830_CMP [2] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6829_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6829_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6829_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6829_CMP [2] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6828_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6828_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6828_CMP [1] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [2] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [3] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [4] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [5] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [6] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [7] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [8] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [9] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [10] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [11] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [12] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6827_CMP [13] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6826_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6826_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6826_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6826_CMP [2] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6826_CMP [3] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6825_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6825_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6825_CMP [1] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6823_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6823_CMP [0] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6823_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6823_CMP [2] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.cs_registers_i.$procmux$10464_ANY: { $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [29] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [30] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.cs_registers_i.$procmux$11368_ANY: { $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [29] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [30] }
    New input vector for $reduce_and cell $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$reduce_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:97$3905: { $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:97$3904_Y [0] $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:97$3904_Y [1] }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6880: { $auto$opt_reduce.cc:132:opt_mux$14494 $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6882_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6881_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12831: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12711_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6926: { $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6883_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6882_CMP $auto$opt_reduce.cc:132:opt_mux$14496 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10150: { $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $auto$opt_reduce.cc:132:opt_mux$14498 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6937: { $auto$opt_reduce.cc:132:opt_mux$14502 $auto$opt_reduce.cc:132:opt_mux$14500 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11416: { $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $auto$opt_reduce.cc:132:opt_mux$14504 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6942: { $auto$opt_reduce.cc:132:opt_mux$14508 $auto$opt_reduce.cc:132:opt_mux$14506 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13048: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12711_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$12583_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6947: { $auto$opt_reduce.cc:132:opt_mux$14512 $auto$opt_reduce.cc:132:opt_mux$14510 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11990: { $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $auto$opt_reduce.cc:132:opt_mux$14514 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6952: { $auto$opt_reduce.cc:132:opt_mux$14518 $auto$opt_reduce.cc:132:opt_mux$14516 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6957: $auto$opt_reduce.cc:132:opt_mux$14520
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13759: { $auto$opt_reduce.cc:132:opt_mux$14524 $auto$opt_reduce.cc:132:opt_mux$14522 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12288: { $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $auto$opt_reduce.cc:132:opt_mux$14526 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6962: { $auto$opt_reduce.cc:132:opt_mux$14528 $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6882_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6881_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11908: { $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $auto$opt_reduce.cc:132:opt_mux$14530 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7023: $auto$opt_reduce.cc:132:opt_mux$14532
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8731: { $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8741_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8740_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8739_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8717_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8661_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8505_CMP $auto$opt_reduce.cc:132:opt_mux$14534 $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7029: { $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7025_CMP $auto$opt_reduce.cc:132:opt_mux$14536 $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6973_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10510: { $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $auto$opt_reduce.cc:132:opt_mux$14538 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13096: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12031: { $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $auto$opt_reduce.cc:132:opt_mux$14540 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8743: { $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8505_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8306_CMP $auto$opt_reduce.cc:132:opt_mux$14542 $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$9243: { $techmap\u_ibex_core.cs_registers_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:531$4676_Y $techmap\u_ibex_core.cs_registers_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:531$4675_Y $auto$opt_reduce.cc:132:opt_mux$14544 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8752: { $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8505_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8306_CMP $auto$opt_reduce.cc:132:opt_mux$14546 $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13362: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8761: { $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8505_CMP $auto$opt_reduce.cc:132:opt_mux$14548 $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7039: $auto$opt_reduce.cc:132:opt_mux$14550
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11703: { $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $auto$opt_reduce.cc:132:opt_mux$14552 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8768: $auto$opt_reduce.cc:132:opt_mux$14554
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8789: { $auto$opt_reduce.cc:132:opt_mux$14556 $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8803: { $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8661_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8505_CMP $auto$opt_reduce.cc:132:opt_mux$14558 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10924: { $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $auto$opt_reduce.cc:132:opt_mux$14560 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8810: { $auto$opt_reduce.cc:132:opt_mux$14562 $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11170: { $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $auto$opt_reduce.cc:132:opt_mux$14564 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8864: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8277_CMP
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8872: { $auto$opt_reduce.cc:132:opt_mux$14566 $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10710: { $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $auto$opt_reduce.cc:132:opt_mux$14568 }
    New ctrl vector for $mux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5500: { }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5515: $auto$opt_reduce.cc:132:opt_mux$14570
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5531: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5547_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5546_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5545_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5544_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5543_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5542_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5541_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5540_CMP $auto$opt_reduce.cc:132:opt_mux$14572 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5558: $auto$opt_reduce.cc:132:opt_mux$14574
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6822: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6836_CTRL $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6835_CTRL $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CTRL $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5576: $auto$opt_reduce.cc:132:opt_mux$14576
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5944: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5706_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5679_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5553_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$9670: { $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $auto$opt_reduce.cc:132:opt_mux$14578 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.$procmux$7390: $auto$opt_reduce.cc:132:opt_mux$14580
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11457: { $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $auto$opt_reduce.cc:132:opt_mux$14582 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5953: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5837_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5706_CMP $auto$opt_reduce.cc:132:opt_mux$14586 $auto$opt_reduce.cc:132:opt_mux$14584 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5475_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5446_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13408: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5966: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5706_CMP $auto$opt_reduce.cc:132:opt_mux$14588 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5623_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5553_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5475_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11744: { $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $auto$opt_reduce.cc:132:opt_mux$14590 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5978: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5896_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5837_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5706_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5679_CMP $auto$opt_reduce.cc:132:opt_mux$14592 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5475_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$9950: { $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $auto$opt_reduce.cc:132:opt_mux$14594 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6037: $auto$opt_reduce.cc:132:opt_mux$14596
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6080: $auto$opt_reduce.cc:132:opt_mux$14598
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6234: $auto$opt_reduce.cc:132:opt_mux$14600
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$9710: { $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $auto$opt_reduce.cc:132:opt_mux$14602 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6264: $auto$opt_reduce.cc:132:opt_mux$14604
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6284: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6270_CMP $auto$opt_reduce.cc:132:opt_mux$14606 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11211: { $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $auto$opt_reduce.cc:132:opt_mux$14608 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6298: { $auto$opt_reduce.cc:132:opt_mux$14614 $auto$opt_reduce.cc:132:opt_mux$14612 $auto$opt_reduce.cc:132:opt_mux$14610 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6422: $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6426_CTRL
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10965: { $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $auto$opt_reduce.cc:132:opt_mux$14616 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11088: { $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $auto$opt_reduce.cc:132:opt_mux$14618 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12875: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6481: $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6426_CMP [0]
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10350: { $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP $auto$opt_reduce.cc:132:opt_mux$14620 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10470: { $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $auto$opt_reduce.cc:132:opt_mux$14622 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6536: { $auto$opt_reduce.cc:132:opt_mux$14624 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6028_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6566: $auto$opt_reduce.cc:132:opt_mux$14626
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12072: { $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $auto$opt_reduce.cc:132:opt_mux$14628 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$9750: { $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $auto$opt_reduce.cc:132:opt_mux$14630 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10190: { $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $auto$opt_reduce.cc:132:opt_mux$14632 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6677: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6659_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6613_CMP $auto$opt_reduce.cc:132:opt_mux$14634 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6034_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13182: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13453: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6694: { $auto$opt_reduce.cc:132:opt_mux$14636 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6223_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11498: { $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $auto$opt_reduce.cc:132:opt_mux$14638 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6702: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6613_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6598_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6556_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6513_CMP $auto$opt_reduce.cc:132:opt_mux$14640 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6350_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6278_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6223_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6034_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10030: { $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $auto$opt_reduce.cc:132:opt_mux$14642 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11375: { $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $auto$opt_reduce.cc:132:opt_mux$14644 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11785: { $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $auto$opt_reduce.cc:132:opt_mux$14646 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10550: { $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $auto$opt_reduce.cc:132:opt_mux$14648 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10750: { $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $auto$opt_reduce.cc:132:opt_mux$14650 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6815: $auto$opt_reduce.cc:132:opt_mux$14652
    New ctrl vector for $pmux cell $techmap\u_ibex_core.if_stage_i.$procmux$9229: { $techmap\u_ibex_core.if_stage_i.$procmux$9234_CMP $techmap\u_ibex_core.if_stage_i.$procmux$9233_CMP $techmap\u_ibex_core.if_stage_i.$procmux$9232_CMP $techmap\u_ibex_core.if_stage_i.$procmux$9231_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11252: { $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $auto$opt_reduce.cc:132:opt_mux$14654 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$9790: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $auto$opt_reduce.cc:132:opt_mux$14656 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13585: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $auto$opt_reduce.cc:132:opt_mux$14658 $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11006: { $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $auto$opt_reduce.cc:132:opt_mux$14660 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14079: { $auto$opt_reduce.cc:132:opt_mux$14662 $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14065_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12113: { $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $auto$opt_reduce.cc:132:opt_mux$14664 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10870: { $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $auto$opt_reduce.cc:132:opt_mux$14666 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13319: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10390: { $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $auto$opt_reduce.cc:132:opt_mux$14668 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11621: { $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP $auto$opt_reduce.cc:132:opt_mux$14670 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11539: { $auto$opt_reduce.cc:132:opt_mux$14672 $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11826: { $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $auto$opt_reduce.cc:132:opt_mux$14674 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14162: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [1] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13942_CMP $auto$opt_reduce.cc:132:opt_mux$14676 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11949: { $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $auto$opt_reduce.cc:132:opt_mux$14678 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12918: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14187: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14040_CMP $auto$opt_reduce.cc:132:opt_mux$14680 $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14188_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$9830: { $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $auto$opt_reduce.cc:132:opt_mux$14682 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10670: { $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $auto$opt_reduce.cc:132:opt_mux$14684 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10590: { $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $auto$opt_reduce.cc:132:opt_mux$14686 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10230: { $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $auto$opt_reduce.cc:132:opt_mux$14688 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10790: { $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $auto$opt_reduce.cc:132:opt_mux$14690 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13232: { $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $auto$opt_reduce.cc:132:opt_mux$14692 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13502: { $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $auto$opt_reduce.cc:132:opt_mux$14694 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13011: { $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $auto$opt_reduce.cc:132:opt_mux$14696 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11293: { $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $auto$opt_reduce.cc:132:opt_mux$14698 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10070: { $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $auto$opt_reduce.cc:132:opt_mux$14700 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12154: { $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $auto$opt_reduce.cc:132:opt_mux$14702 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11662: { $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $auto$opt_reduce.cc:132:opt_mux$14704 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11129: { $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $auto$opt_reduce.cc:132:opt_mux$14706 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11047: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $auto$opt_reduce.cc:132:opt_mux$14708 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11867: { $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $auto$opt_reduce.cc:132:opt_mux$14710 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11580: { $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $auto$opt_reduce.cc:132:opt_mux$14712 }
    New ctrl vector for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7789: { }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$9870: { $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $auto$opt_reduce.cc:132:opt_mux$14714 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10430: { $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $auto$opt_reduce.cc:132:opt_mux$14716 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13539: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12711_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$12583_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13273: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5275: { $techmap\u_ibex_core.load_store_unit_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:341$1903_Y $auto$opt_reduce.cc:132:opt_mux$14718 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5285: { $techmap\u_ibex_core.load_store_unit_i.$procmux$4952_CMP $auto$opt_reduce.cc:132:opt_mux$14720 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12247: { $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $auto$opt_reduce.cc:132:opt_mux$14722 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$11334: { $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $auto$opt_reduce.cc:132:opt_mux$14724 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10830: { $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $auto$opt_reduce.cc:132:opt_mux$14726 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10630: { $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $auto$opt_reduce.cc:132:opt_mux$14728 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$9910: { $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $auto$opt_reduce.cc:132:opt_mux$14730 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12960: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12711_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13546_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$11368_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10464_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$12583_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$9990: { $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $auto$opt_reduce.cc:132:opt_mux$14732 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10310: { $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $auto$opt_reduce.cc:132:opt_mux$14734 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10110: { $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $auto$opt_reduce.cc:132:opt_mux$14736 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$10270: { $auto$opt_reduce.cc:132:opt_mux$14738 $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14711: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14567: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14497: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14503: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14513: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14521: { $techmap\u_ibex_core.cs_registers_i.$procmux$13798_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13760_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12862_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12861_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12860_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12859_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12858_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12857_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12856_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12855_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12854_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12853_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12852_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12851_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12850_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12849_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12848_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12847_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12846_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12845_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12844_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12843_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12711_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12583_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [29] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [30] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [29] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [30] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14523: { $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14525: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14529: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14531: { $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7025_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7024_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6993_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14537: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14539: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14543: { $techmap\u_ibex_core.cs_registers_i.$procmux$9244_CMP $techmap\u_ibex_core.cs_registers_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:531$4677_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14551: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14559: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14563: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14569: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5473_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:840$4872_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14577: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14581: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14583: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5959_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5679_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5623_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5553_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14585: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5958_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5896_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14587: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5971_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5959_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5958_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5896_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5837_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5679_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14589: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14593: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14597: { $techmap\u_ibex_core.id_stage_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:487$4752_Y $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6084_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6083_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6081_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6072_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14599: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6221_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:384$4860_Y }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14601: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14603: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [0] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [1] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [2] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [3] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [4] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [5] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [6] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [7] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [8] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP [9] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6272_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6271_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6270_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6269_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6268_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6267_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6266_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6265_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14607: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14615: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14617: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14619: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14621: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14627: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14629: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14631: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14637: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14639: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6683_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6682_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6659_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14641: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14643: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14645: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14647: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14649: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14653: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14655: { $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14659: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14663: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14665: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14667: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14669: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14671: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14673: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14675: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [0] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [2] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14046_CMP $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [3] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14040_CMP $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14028_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14677: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14679: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14046_CMP $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14028_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14681: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14683: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14685: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14687: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14689: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14691: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14693: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14695: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14697: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14699: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14701: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14703: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14705: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14707: { $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14709: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14713: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14715: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14721: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14723: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14725: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14727: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14729: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14731: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14733: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14735: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10031_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14737: { $techmap\u_ibex_core.cs_registers_i.$procmux$10039_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10038_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10037_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10036_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10035_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10034_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10033_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10032_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10022_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10006_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10005_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10004_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10003_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10002_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10001_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10000_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14521: { $techmap\u_ibex_core.cs_registers_i.$procmux$13798_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13760_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12862_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12861_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12860_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12859_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12858_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12857_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12856_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12855_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12854_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12853_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12852_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12851_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12850_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12849_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12848_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12847_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12846_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12845_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12844_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12843_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12711_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12583_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [29] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [30] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [29] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [30] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14675: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14046_CMP $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [0] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [2] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP [3] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14040_CMP $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14028_CMP }
  Optimizing cells in module \ibex_top.
Performed a total of 255 changes.

32.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~381 debug messages>
Removed a total of 127 cells.

32.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

32.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 54 unused cells and 4581 unused wires.
<suppressed ~80 debug messages>

32.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~8 debug messages>

32.7.9. Rerunning OPT passes. (Maybe there is more to do..)

32.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

32.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New ctrl vector for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6926: { $auto$opt_reduce.cc:132:opt_mux$14740 $auto$opt_reduce.cc:132:opt_mux$14496 }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5953: { $auto$opt_reduce.cc:132:opt_mux$14742 $auto$opt_reduce.cc:132:opt_mux$14586 $auto$opt_reduce.cc:132:opt_mux$14584 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5475_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5446_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6677: { $auto$opt_reduce.cc:132:opt_mux$14744 $auto$opt_reduce.cc:132:opt_mux$14634 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6034_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6688: { $auto$opt_reduce.cc:132:opt_mux$14746 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6223_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6741: $auto$opt_reduce.cc:132:opt_mux$14748
    New ctrl vector for $pmux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5248: { $techmap\u_ibex_core.load_store_unit_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:341$1903_Y $auto$opt_reduce.cc:132:opt_mux$14750 }
  Optimizing cells in module \ibex_top.
Performed a total of 6 changes.

32.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

32.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

32.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

32.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

32.7.16. Rerunning OPT passes. (Maybe there is more to do..)

32.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

32.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

32.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

32.7.20. Executing OPT_RMDFF pass (remove dff with constant values).

32.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

32.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

32.7.23. Rerunning OPT passes. (Maybe there is more to do..)

32.7.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~284 debug messages>

32.7.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

32.7.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

32.7.27. Executing OPT_RMDFF pass (remove dff with constant values).

32.7.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

32.7.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

32.7.30. Finished OPT passes. (There is nothing left to do.)

32.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13835_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13834_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13833_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13832_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13831_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13830_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13829_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13818_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13817_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13816_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13815_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13814_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13813_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$procmux$13812_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4480 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4478 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4476 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4474 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4472 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4470 ($eq).
Removed top 3 bits (of 4) from port B of cell ibex_top.$techmap\gen_regfile_latch.register_file_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_register_file_latch.v:67$4468 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.$procmux$9238_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.$procmux$9234_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.$procmux$9233_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.$procmux$9232_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.$procmux$7505_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.$procmux$7120_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.$procmux$7119_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.$procmux$7118_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:390$4815 ($mux).
Removed top 1 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:487$4754 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:487$4752 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:487$4750 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:487$4749 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:483$4744 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:483$4743 ($eq).
Removed top 27 bits (of 32) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:323$4729 ($mux).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$13798_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$13760_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$13011 ($pmux).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12862_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12861_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12860_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12859_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12858_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12857_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12856_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12855_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12854_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12853_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12852_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12851_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12850_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12849_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12848_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12847_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12846_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12845_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12844_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12843_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP28 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP27 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP26 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP25 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP24 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP23 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP22 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP21 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP20 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP19 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP18 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP17 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP16 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP15 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP14 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP13 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP12 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP11 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP10 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP9 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP8 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP7 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP6 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP5 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP4 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP3 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP2 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP1 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12781 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12778 ($mux).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12711_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP0 ($eq).
Removed top 1 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP0 ($eq).
Removed top 29 bits (of 32) from mux cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12597 ($mux).
Removed top 29 bits (of 32) from mux cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12589 ($mux).
Removed top 1 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12583_CMP0 ($eq).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12288 ($pmux).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP0 ($eq).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12113 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12072 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$12031 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11990 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11949 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11908 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11744 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11703 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11580 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11539 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11457 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11375 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11252 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11170 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11129 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$11088 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10924 ($pmux).
Removed top 1 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP0 ($eq).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10590 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10510 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10390 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10350 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10150 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10070 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10030 ($pmux).
Removed top 4 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10021_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10020_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10019_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10018_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10017_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10016_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10015_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10014_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10013_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10012_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10011_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10010_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10009_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10008_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$10007_CMP0 ($eq).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$9950 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$9790 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$9750 ($pmux).
Removed cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$procmux$9710 ($pmux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:531$4677 ($eq).
Removed top 2 bits (of 34) from mux cell ibex_top.$techmap\u_ibex_core.ex_block_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_ex_block.v:81$3741 ($mux).
Removed top 1 bits (of 4) from mux cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$procmux$5416 ($pmux).
Removed top 1 bits (of 4) from mux cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$procmux$5403 ($pmux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$procmux$5375_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$procmux$5310_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$procmux$5291_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$procmux$5052_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$procmux$4984_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$procmux$4952_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:294$1885 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:275$1880 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:272$1879 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.load_store_unit_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:244$1873 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6683_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6682_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6556_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6513_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP2 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP1 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6426_CMP1 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6350_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6278_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP9 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP8 ($eq).
Removed top 9 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP7 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP6 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP5 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP4 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP3 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP2 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6273_CMP1 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6272_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6271_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6270_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6269_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6268_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6267_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6266_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6265_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6223_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6221_CMP0 ($eq).
Removed top 11 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6084_CMP0 ($eq).
Removed top 2 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6083_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6081_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6029_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5971_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5959_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5958_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5909 ($mux).
Removed top 1 bits (of 3) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5801 ($mux).
Removed top 2 bits (of 3) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5689 ($mux).
Removed top 1 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5679_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5663_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5662_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5623_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5553_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5547_CMP0 ($eq).
Removed top 8 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5546_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5545_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5544_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5543_CMP0 ($eq).
Removed top 9 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5542_CMP0 ($eq).
Removed top 7 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5541_CMP0 ($eq).
Removed top 1 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5540_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5539_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5538_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5537_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5536_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5535_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5534_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5533_CMP0 ($eq).
Removed top 6 bits (of 10) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5532_CMP0 ($eq).
Removed top 3 bits (of 7) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5475_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5473_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:630$4871 ($eq).
Removed top 3 bits (of 4) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8894 ($mux).
Removed top 3 bits (of 4) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8740_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8739_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8717_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8661_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8505_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8306_CMP0 ($eq).
Removed top 3 bits (of 6) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8292 ($mux).
Removed top 3 bits (of 6) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8032 ($mux).
Removed top 4 bits (of 6) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7996 ($mux).
Removed top 2 bits (of 4) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7683 ($mux).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP0 ($eq).
Removed top 4 bits (of 6) from mux cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:481$4064 ($mux).
Removed top 30 bits (of 32) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:475$4060 ($add).
Removed top 1 bits (of 4) from port B of cell ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$ne$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:192$3991 ($ne).
Removed top 29 bits (of 32) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:146$3935 ($add).
Removed top 3 bits (of 32) from mux cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14143 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14100_CMP1 ($eq).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14075_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14068_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14067_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14066_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP1 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14045_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14028_CMP0 ($eq).
Removed top 7 bits (of 32) from mux cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13979 ($mux).
Removed top 11 bits (of 32) from mux cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13933 ($mux).
Removed top 3 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_compressed_decoder.v:45$119 ($eq).
Removed top 63 bits (of 64) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.minstret_counter_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:34$4288 ($add).
Removed top 63 bits (of 64) from port B of cell ibex_top.$techmap\u_ibex_core.cs_registers_i.mcycle_counter_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:34$4288 ($add).
Removed top 3 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6836_CMP1 ($eq).
Removed top 4 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6836_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6835_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP4 ($eq).
Removed top 2 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP3 ($eq).
Removed top 2 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP1 ($eq).
Removed top 2 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP5 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP4 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP3 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP2 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6832_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP3 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP2 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP1 ($eq).
Removed top 1 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6831_CMP0 ($eq).
Removed top 3 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:212$4263 ($eq).
Removed top 3 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:212$4262 ($eq).
Removed top 3 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:211$4260 ($eq).
Removed top 4 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:211$4259 ($eq).
Removed top 1 bits (of 33) from port Y of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$sshr$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:179$4252 ($sshr).
Removed top 2 bits (of 6) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:165$4247 ($eq).
Removed top 26 bits (of 32) from port A of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:140$4239 ($sub).
Removed top 27 bits (of 32) from port Y of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:140$4239 ($sub).
Removed top 5 bits (of 6) from port A of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:140$4239 ($sub).
Removed top 1 bits (of 34) from port A of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:69$4224 ($add).
Removed top 1 bits (of 34) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:69$4224 ($add).
Removed top 1 bits (of 34) from port Y of cell ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:69$4224 ($add).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7032_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7025_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7024_CMP0 ($eq).
Removed top 1 bits (of 34) from mux cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6978 ($mux).
Removed cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6957 ($mux).
Removed top 1 bits (of 2) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6883_CMP0 ($eq).
Removed top 1 bits (of 35) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4174 ($add).
Removed top 1 bits (of 35) from port Y of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4174 ($add).
Removed top 1 bits (of 35) from port A of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4174 ($add).
Removed top 18 bits (of 35) from port A of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4173 ($mul).
Removed top 18 bits (of 35) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4173 ($mul).
Removed top 1 bits (of 35) from port Y of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4173 ($mul).
Removed top 4 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:362$4162 ($eq).
Removed top 4 bits (of 5) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:317$4147 ($sub).
Removed top 31 bits (of 32) from port A of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$shl$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:301$4136 ($shl).
Removed top 1 bits (of 33) from port A of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:300$4134 ($or).
Removed top 1 bits (of 33) from port B of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:300$4134 ($or).
Removed top 1 bits (of 33) from port Y of cell ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:300$4134 ($or).
Removed top 29 bits (of 31) from port B of cell ibex_top.$techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:92$4337 ($add).
Removed top 29 bits (of 32) from wire ibex_top.$techmap\u_ibex_core.cs_registers_i.$2$mem2reg_rd$\mhpmevent$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:351$4620_DATA[31:0]$4650.
Removed top 29 bits (of 32) from wire ibex_top.$techmap\u_ibex_core.cs_registers_i.$2\mhpmcounter_we[31:0].
Removed top 29 bits (of 32) from wire ibex_top.$techmap\u_ibex_core.cs_registers_i.$2\mhpmcounterh_we[31:0].
Removed top 29 bits (of 32) from wire ibex_top.$techmap\u_ibex_core.cs_registers_i.$3\mhpmcounter_we[31:0].
Removed top 27 bits (of 32) from wire ibex_top.$techmap\u_ibex_core.ex_block_i.alu_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:140$4239_Y.
Removed top 1 bits (of 34) from wire ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$3\op_remainder_d[33:0].
Removed top 1 bits (of 35) from wire ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4173_Y.
Removed top 1 bits (of 33) from wire ibex_top.$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:300$4134_Y.
Removed top 29 bits (of 32) from wire ibex_top.$techmap\u_ibex_core.id_stage_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:390$4815_Y.
Removed top 3 bits (of 4) from wire ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$14\mfip_id[3:0].
Removed top 2 bits (of 4) from wire ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$17\ctrl_fsm_ns[3:0].
Removed top 3 bits (of 6) from wire ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$6\exc_cause_o[5:0].
Removed top 4 bits (of 6) from wire ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$9\exc_cause_o[5:0].
Removed top 3 bits (of 6) from wire ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8032_Y.
Removed top 4 bits (of 6) from wire ibex_top.$techmap\u_ibex_core.id_stage_i.controller_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:481$4064_Y.
Removed top 2 bits (of 3) from wire ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$2\imm_b_mux_sel_o[2:0].
Removed top 1 bits (of 3) from wire ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$4\imm_b_mux_sel_o[2:0].
Removed top 2 bits (of 3) from wire ibex_top.$techmap\u_ibex_core.id_stage_i.decoder_i.$6\imm_b_mux_sel_o[2:0].
Removed top 11 bits (of 32) from wire ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$11\instr_o[31:0].
Removed top 7 bits (of 32) from wire ibex_top.$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$9\instr_o[31:0].
Removed top 1 bits (of 4) from wire ibex_top.$techmap\u_ibex_core.load_store_unit_i.$3\data_be[3:0].
Removed top 1 bits (of 4) from wire ibex_top.$techmap\u_ibex_core.load_store_unit_i.$4\data_be[3:0].
Removed top 1 bits (of 4) from wire ibex_top.$techmap\u_ibex_core.load_store_unit_i.$5\data_be[3:0].
Removed top 1 bits (of 4) from wire ibex_top.$techmap\u_ibex_core.load_store_unit_i.$6\data_be[3:0].
Removed top 1 bits (of 4) from wire ibex_top.$techmap\u_ibex_core.load_store_unit_i.$7\data_be[3:0].
Removed top 1 bits (of 3) from wire ibex_top.$techmap\u_ibex_core.load_store_unit_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:272$1879_Y.
Removed top 2 bits (of 3) from wire ibex_top.$techmap\u_ibex_core.load_store_unit_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:275$1880_Y.
Removed top 1 bits (of 3) from wire ibex_top.$techmap\u_ibex_core.load_store_unit_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:294$1885_Y.
Removed top 29 bits (of 32) from wire ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_incr.
Removed top 29 bits (of 32) from wire ibex_top.u_ibex_core.cs_registers_i.mhpmcounter_we.
Removed top 29 bits (of 32) from wire ibex_top.u_ibex_core.cs_registers_i.mhpmcounterh_we.
Removed top 1 bits (of 34) from wire ibex_top.u_ibex_core.ex_block_i.alu_adder_result_ext.
Removed top 28 bits (of 33) from wire ibex_top.u_ibex_core.ex_block_i.alu_i.adder_in_a.
Removed top 1 bits (of 5) from wire ibex_top.u_ibex_core.ex_block_i.alu_i.bfp_len.
Removed top 1 bits (of 6) from wire ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt.
Removed top 2 bits (of 6) from wire ibex_top.u_ibex_core.ex_block_i.alu_i.shift_amt_compl.
Removed top 1 bits (of 33) from wire ibex_top.u_ibex_core.ex_block_i.alu_i.shift_result_ext.
Removed top 27 bits (of 32) from wire ibex_top.u_ibex_core.id_stage_i.imm_a.

32.9. Executing PEEPOPT pass (run peephole optimizers).

32.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 30 unused cells and 67 unused wires.
<suppressed ~31 debug messages>

32.11. Executing TECHMAP pass (map to technology primitives).

32.11.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

32.11.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3892 debug messages>

32.12. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ibex_top:
  creating $macc model for $techmap\u_ibex_core.cs_registers_i.mcycle_counter_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:34$4288 ($add).
  creating $macc model for $techmap\u_ibex_core.cs_registers_i.minstret_counter_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:34$4288 ($add).
  creating $macc model for $techmap\u_ibex_core.ex_block_i.alu_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:69$4224 ($add).
  creating $macc model for $techmap\u_ibex_core.ex_block_i.alu_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:140$4239 ($sub).
  creating $macc model for $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4174 ($add).
  creating $macc model for $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4173 ($mul).
  creating $macc model for $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:317$4147 ($sub).
  creating $macc model for $techmap\u_ibex_core.id_stage_i.controller_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:475$4060 ($add).
  creating $macc model for $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:146$3935 ($add).
  creating $macc model for $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:92$4337 ($add).
  merging $macc model for $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4173 into $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4174.
  creating $alu model for $macc $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:146$3935.
  creating $alu model for $macc $techmap\u_ibex_core.id_stage_i.controller_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:475$4060.
  creating $alu model for $macc $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:317$4147.
  creating $alu model for $macc $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:92$4337.
  creating $alu model for $macc $techmap\u_ibex_core.ex_block_i.alu_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:140$4239.
  creating $alu model for $macc $techmap\u_ibex_core.ex_block_i.alu_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:69$4224.
  creating $alu model for $macc $techmap\u_ibex_core.cs_registers_i.minstret_counter_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:34$4288.
  creating $alu model for $macc $techmap\u_ibex_core.cs_registers_i.mcycle_counter_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:34$4288.
  creating $macc cell for $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4174: $auto$alumacc.cc:354:replace_macc$14789
  creating $alu model for $techmap\u_ibex_core.cs_registers_i.$gt$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:243$4623 ($gt): new $alu
  creating $alu cell for $techmap\u_ibex_core.cs_registers_i.$gt$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:243$4623: $auto$alumacc.cc:474:replace_alu$14791
  creating $alu cell for $techmap\u_ibex_core.cs_registers_i.mcycle_counter_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:34$4288: $auto$alumacc.cc:474:replace_alu$14802
  creating $alu cell for $techmap\u_ibex_core.cs_registers_i.minstret_counter_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_counter.v:34$4288: $auto$alumacc.cc:474:replace_alu$14805
  creating $alu cell for $techmap\u_ibex_core.ex_block_i.alu_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:69$4224: $auto$alumacc.cc:474:replace_alu$14808
  creating $alu cell for $techmap\u_ibex_core.ex_block_i.alu_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:140$4239: $auto$alumacc.cc:474:replace_alu$14811
  creating $alu cell for $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:92$4337: $auto$alumacc.cc:474:replace_alu$14814
  creating $alu cell for $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$sub$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:317$4147: $auto$alumacc.cc:474:replace_alu$14817
  creating $alu cell for $techmap\u_ibex_core.id_stage_i.controller_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:475$4060: $auto$alumacc.cc:474:replace_alu$14820
  creating $alu cell for $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$add$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:146$3935: $auto$alumacc.cc:474:replace_alu$14823
  created 9 $alu and 1 $macc cells.

32.13. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module ibex_top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$shl$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:301$4136 ($shl):
    Found 2 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.is_greater_equal \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:330$4149_Y $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6981_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7032_CMP \u_ibex_core.ex_block_i.alu_i.multdiv_sel_i \u_ibex_core.ex_block_i.div_sel_i \u_ibex_core.ex_block_i.imd_val_we_o [0] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4173 ($mul):
    Found cell that is never activated: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4173
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $techmap\u_ibex_core.ex_block_i.alu_i.$sshr$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:179$4252 ($sshr):
    Found 1 activation_patterns using ctrl signal { \u_ibex_core.ex_block_i.alu_i.multdiv_sel_i $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CTRL \gen_regfile_latch.register_file_i.cg_we_global.en_i \u_ibex_core.id_stage_i.rf_we_id_o $techmap\u_ibex_core.id_stage_i.$procmux$7501_CMP }.
    No candidates found.
Removing 1 cells in module ibex_top:
  Removing cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$mul$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:219$4173 ($mul).

32.14. Executing OPT pass (performing simple optimizations).

32.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~2 debug messages>

32.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

32.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~253 debug messages>

32.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New input vector for $reduce_and cell $auto$alumacc.cc:64:get_eq$14794: { $auto$alumacc.cc:490:replace_alu$14792 [0] $auto$alumacc.cc:490:replace_alu$14792 [1] }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12831: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12711_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12875: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12918: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12960: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12711_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$12583_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13048: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12711_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$12583_CMP }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13096: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13182: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13273: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13319: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13362: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13408: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13453: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12765_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12607_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
    New ctrl vector for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13585: { $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12221_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12746_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12728_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12695_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10917_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12640_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12628_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12617_CMP $auto$opt_reduce.cc:132:opt_mux$14658 $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CTRL $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CTRL }
  Optimizing cells in module \ibex_top.
Performed a total of 14 changes.

32.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

32.14.6. Executing OPT_RMDFF pass (remove dff with constant values).

32.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

32.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

32.14.9. Rerunning OPT passes. (Maybe there is more to do..)

32.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~255 debug messages>

32.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

32.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

32.14.13. Executing OPT_RMDFF pass (remove dff with constant values).

32.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

32.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

32.14.16. Finished OPT passes. (There is nothing left to do.)

32.15. Executing FSM pass (extract and optimize FSM).

32.15.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ibex_top.u_ibex_core.cs_registers_i.u_cpuctrl_csr.rdata_q as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q.
Found FSM state register ibex_top.u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q.
Found FSM state register ibex_top.u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs.
Found FSM state register ibex_top.u_ibex_core.load_store_unit_i.data_type_q.
Not marking ibex_top.u_ibex_core.load_store_unit_i.ls_fsm_cs as FSM state register:
    Users of register don't seem to benefit from recoding.

32.15.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q' from module `\ibex_top'.
  found $adff cell for state register: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procdff$14445
  root of input selection tree: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_i
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6881_CMP
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6882_CMP
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6883_CMP
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6884_CMP
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:250$4177_Y
  found state code: 2'11
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6884_CMP
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6883_CMP
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6882_CMP
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6881_CMP
  ctrl inputs: { \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_i $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:250$4177_Y }
  ctrl outputs: { $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6881_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6882_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6883_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6884_CMP }
  transition:       2'00 2'0- ->       2'00 6'000001
  transition:       2'00 2'1- ->       2'01 6'010001
  transition:       2'10 2'0- ->       2'10 6'100100
  transition:       2'10 2'10 ->       2'11 6'110100
  transition:       2'10 2'11 ->       2'00 6'000100
  transition:       2'01 2'0- ->       2'01 6'010010
  transition:       2'01 2'1- ->       2'10 6'100010
  transition:       2'11 2'0- ->       2'11 6'111000
  transition:       2'11 2'1- ->       2'00 6'001000
Extracting FSM `\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q' from module `\ibex_top'.
  found $adff cell for state register: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procdff$14450
  root of input selection tree: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0]
  found reset state: 3'000 (from async reset)
  found ctrl input: \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6973_CMP
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6981_CMP
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7032_CMP
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7024_CMP
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7025_CMP
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6993_CMP
  found state code: 3'110
  found state code: 3'101
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:362$4162_Y
  found state code: 3'011
  found state code: 3'100
  found state code: 3'010
  found ctrl input: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:332$4151_Y
  found state code: 3'001
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7073_CMP
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7032_CMP
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7025_CMP
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7024_CMP
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6993_CMP
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6981_CMP
  found ctrl output: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6973_CMP
  ctrl inputs: { \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:332$4151_Y $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:362$4162_Y }
  ctrl outputs: { $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6973_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6981_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6993_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7024_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7025_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7032_CMP $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7073_CMP }
  transition:      3'000 3'0-- ->      3'000 10'0000010000
  transition:      3'000 3'10- ->      3'001 10'0010010000
  transition:      3'000 3'11- ->      3'110 10'1100010000
  transition:      3'100 3'0-- ->      3'100 10'1000100000
  transition:      3'100 3'1-- ->      3'101 10'1010100000
  transition:      3'010 3'0-- ->      3'010 10'0100001000
  transition:      3'010 3'1-- ->      3'011 10'0110001000
  transition:      3'110 3'0-- ->      3'110 10'1100000001
  transition:      3'110 3'1-- ->      3'000 10'0000000001
  transition:      3'001 3'0-- ->      3'001 10'0010000100
  transition:      3'001 3'1-- ->      3'010 10'0100000100
  transition:      3'101 3'0-- ->      3'101 10'1011000000
  transition:      3'101 3'1-- ->      3'110 10'1101000000
  transition:      3'011 3'0-- ->      3'011 10'0110000010
  transition:      3'011 3'1-0 ->      3'011 10'0110000010
  transition:      3'011 3'1-1 ->      3'100 10'1000000010
Extracting FSM `\u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs' from module `\ibex_top'.
  found $adff cell for state register: $techmap\u_ibex_core.id_stage_i.controller_i.$procdff$14456
  root of input selection tree: \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns
  found reset state: 4'0000 (from async reset)
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$14534
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8505_CMP
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8661_CMP
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8717_CMP
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8739_CMP
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8740_CMP
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8741_CMP
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:524$4069_Y
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$logic_or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:459$4058_Y
  found ctrl input: \u_ibex_core.id_stage_i.controller_i.mret_insn
  found ctrl input: \u_ibex_core.id_stage_i.controller_i.dret_insn
  found ctrl input: \u_ibex_core.id_stage_i.controller_i.wfi_insn
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:522$4066_Y
  found state code: 4'0101
  found state code: 4'0111
  found state code: 4'0010
  found ctrl input: \u_ibex_core.id_stage_i.controller_i.instr_fetch_err_prio
  found ctrl input: \u_ibex_core.id_stage_i.controller_i.illegal_insn_prio
  found ctrl input: \u_ibex_core.id_stage_i.controller_i.ecall_insn_prio
  found ctrl input: \u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:483$4065_Y
  found state code: 4'1001
  found state code: 4'1000
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:388$4045_Y
  found ctrl input: \u_ibex_core.id_stage_i.controller_i.special_req
  found state code: 4'0110
  found ctrl input: \u_ibex_core.id_stage_i.controller_i.enter_debug_mode
  found ctrl input: \u_ibex_core.id_stage_i.controller_i.handle_irq
  found ctrl input: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_ready_i
  found ctrl input: $techmap\u_ibex_core.id_stage_i.controller_i.$logic_or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:350$4034_Y
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0001
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8741_CMP
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8740_CMP
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8739_CMP
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8717_CMP
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8661_CMP
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8505_CMP
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8306_CMP
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8277_CMP
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8245_CMP
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP
  found ctrl output: $techmap\u_ibex_core.id_stage_i.controller_i.$ne$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:192$3991_Y
  ctrl inputs: { \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_ready_i \u_ibex_core.id_stage_i.controller_i.instr_fetch_err_prio \u_ibex_core.id_stage_i.controller_i.illegal_insn_prio \u_ibex_core.id_stage_i.controller_i.ecall_insn_prio \u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio \u_ibex_core.id_stage_i.controller_i.special_req \u_ibex_core.id_stage_i.controller_i.enter_debug_mode \u_ibex_core.id_stage_i.controller_i.handle_irq \u_ibex_core.id_stage_i.controller_i.mret_insn \u_ibex_core.id_stage_i.controller_i.dret_insn \u_ibex_core.id_stage_i.controller_i.wfi_insn $techmap\u_ibex_core.id_stage_i.controller_i.$logic_or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:350$4034_Y $techmap\u_ibex_core.id_stage_i.controller_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:388$4045_Y $techmap\u_ibex_core.id_stage_i.controller_i.$logic_or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:459$4058_Y $techmap\u_ibex_core.id_stage_i.controller_i.$or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:483$4065_Y $techmap\u_ibex_core.id_stage_i.controller_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:522$4066_Y $techmap\u_ibex_core.id_stage_i.controller_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:524$4069_Y $auto$opt_reduce.cc:132:opt_mux$14534 }
  ctrl outputs: { \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns $techmap\u_ibex_core.id_stage_i.controller_i.$ne$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:192$3991_Y $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8245_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8277_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8306_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8505_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8661_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8717_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8739_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8740_CMP $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8741_CMP }
  transition:     4'0000 18'------------------ ->     4'0001 15'000110000000001
  transition:     4'1000 18'------------------ ->     4'0101 15'010110010000000
  transition:     4'0100 18'0-----00---------- ->     4'0100 15'010010000010000
  transition:     4'0100 18'1-----00---------- ->     4'0101 15'010110000010000
  transition:     4'0100 18'------01---------- ->     4'0111 15'011110000010000
  transition:     4'0100 18'------1----------- ->     4'1000 15'100010000010000
  transition:     4'0010 18'------------------ ->     4'0011 15'001110000000100
  transition:     4'0110 18'--------000--0-00- ->     4'0101 15'010101000000000
  transition:     4'0110 18'--------000--0-10- ->     4'0111 15'011101000000000
  transition:     4'0110 18'--------001--0--0- ->     4'0010 15'001001000000000
  transition:     4'0110 18'--------01---0--0- ->     4'0101 15'010101000000000
  transition:     4'0110 18'--------1----0--0- ->     4'0101 15'010101000000000
  transition:     4'0110 18'-0000--------1--0- ->     4'0101 15'010101000000000
  transition:     4'0110 18'-0001--------10-0- ->     4'0101 15'010101000000000
  transition:     4'0110 18'-0001--------11-0- ->     4'1001 15'100101000000000
  transition:     4'0110 18'-001---------1--0- ->     4'0101 15'010101000000000
  transition:     4'0110 18'-01----------1--0- ->     4'0101 15'010101000000000
  transition:     4'0110 18'-1-----------1--0- ->     4'0101 15'010101000000000
  transition:     4'0110 18'----------------1- ->     4'1000 15'100001000000000
  transition:     4'0001 18'------------------ ->     4'0100 15'010010000000010
  transition:     4'1001 18'------------------ ->     4'0101 15'010110100000000
  transition:     4'0101 18'-----0------0----- ->     4'0101 15'010110000100000
  transition:     4'0101 18'-----1------0----- ->     4'0110 15'011010000100000
  transition:     4'0101 18'-----000----1----- ->     4'0101 15'010110000100000
  transition:     4'0101 18'-----100----1----- ->     4'0110 15'011010000100000
  transition:     4'0101 18'------01----1----- ->     4'0111 15'011110000100000
  transition:     4'0101 18'------1-----1----- ->     4'1000 15'100010000100000
  transition:     4'0011 18'-----------0------ ->     4'0011 15'001110000001000
  transition:     4'0011 18'-----------1------ ->     4'0100 15'010010000001000
  transition:     4'0111 18'------------------ ->     4'0101 15'010110001000000
Extracting FSM `\u_ibex_core.load_store_unit_i.data_type_q' from module `\ibex_top'.
  found $adff cell for state register: $techmap\u_ibex_core.load_store_unit_i.$procdff$14440
  root of input selection tree: $techmap\u_ibex_core.load_store_unit_i.$0\data_type_q[1:0]
  found reset state: 2'00 (from async reset)
  found ctrl input: \u_ibex_core.load_store_unit_i.ctrl_update
  found ctrl input: $auto$opt_reduce.cc:132:opt_mux$14652
  found ctrl input: $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6029_CMP
  found ctrl input: $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6525_CMP
  found state code: 2'01
  found state code: 2'10
  found ctrl output: $techmap\u_ibex_core.load_store_unit_i.$procmux$5292_CMP
  found ctrl output: $techmap\u_ibex_core.load_store_unit_i.$procmux$5291_CMP
  found ctrl output: $techmap\u_ibex_core.load_store_unit_i.$procmux$5290_CMP [1]
  found ctrl output: $techmap\u_ibex_core.load_store_unit_i.$procmux$5290_CMP [0]
  ctrl inputs: { $auto$opt_reduce.cc:132:opt_mux$14652 $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6029_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6525_CMP \u_ibex_core.load_store_unit_i.ctrl_update }
  ctrl outputs: { $techmap\u_ibex_core.load_store_unit_i.$0\data_type_q[1:0] $techmap\u_ibex_core.load_store_unit_i.$procmux$5290_CMP $techmap\u_ibex_core.load_store_unit_i.$procmux$5291_CMP $techmap\u_ibex_core.load_store_unit_i.$procmux$5292_CMP }
  transition:       2'00 4'---0 ->       2'00 6'000001
  transition:       2'00 4'0--1 ->       2'00 6'000001
  transition:       2'00 4'1001 ->       2'00 6'000001
  transition:       2'00 4'1-11 ->       2'10 6'100001
  transition:       2'00 4'11-1 ->       2'01 6'010001
  transition:       2'10 4'---0 ->       2'10 6'100100
  transition:       2'10 4'0--1 ->       2'00 6'000100
  transition:       2'10 4'1001 ->       2'00 6'000100
  transition:       2'10 4'1-11 ->       2'10 6'100100
  transition:       2'10 4'11-1 ->       2'01 6'010100
  transition:       2'01 4'---0 ->       2'01 6'010010
  transition:       2'01 4'0--1 ->       2'00 6'000010
  transition:       2'01 4'1001 ->       2'00 6'000010
  transition:       2'01 4'1-11 ->       2'10 6'100010
  transition:       2'01 4'11-1 ->       2'01 6'010010

32.15.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$14854' from module `\ibex_top'.
Optimizing FSM `$fsm$\u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs$14841' from module `\ibex_top'.
  Removing unused input signal $auto$opt_reduce.cc:132:opt_mux$14534.
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$14832' from module `\ibex_top'.
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$14826' from module `\ibex_top'.

32.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 58 unused cells and 58 unused wires.
<suppressed ~61 debug messages>

32.15.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$14826' from module `\ibex_top'.
  Removing unused output signal $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [0].
  Removing unused output signal $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$0\gen_mult_fast.mult_state_q[1:0] [1].
Optimizing FSM `$fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$14832' from module `\ibex_top'.
  Removing unused output signal $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [0].
  Removing unused output signal $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [1].
  Removing unused output signal $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$0\md_state_q[2:0] [2].
Optimizing FSM `$fsm$\u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs$14841' from module `\ibex_top'.
  Removing unused output signal \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns [0].
  Removing unused output signal \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns [1].
  Removing unused output signal \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns [2].
  Removing unused output signal \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_ns [3].
Optimizing FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$14854' from module `\ibex_top'.
  Removing unused output signal $techmap\u_ibex_core.load_store_unit_i.$0\data_type_q[1:0] [0].
  Removing unused output signal $techmap\u_ibex_core.load_store_unit_i.$0\data_type_q[1:0] [1].

32.15.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$14826' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$14832' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ------1
  100 -> -----1-
  010 -> ----1--
  110 -> ---1---
  001 -> --1----
  101 -> -1-----
  011 -> 1------
Recoding FSM `$fsm$\u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs$14841' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> ---------1
  1000 -> --------1-
  0100 -> -------1--
  0010 -> ------1---
  0110 -> -----1----
  0001 -> ----1-----
  1001 -> ---1------
  0101 -> --1-------
  0011 -> -1--------
  0111 -> 1---------
Recoding FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$14854' from module `\ibex_top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

32.15.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$14826' from module `\ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$14826 (\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q):

  Number of input signals:    2
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:250$4177_Y
    1: \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.mult_en_i

  Output signals:
    0: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6884_CMP
    1: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6883_CMP
    2: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6882_CMP
    3: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6881_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 2'0-   ->     0 4'0001
      1:     0 2'1-   ->     2 4'0001
      2:     1 2'11   ->     0 4'0100
      3:     1 2'0-   ->     1 4'0100
      4:     1 2'10   ->     3 4'0100
      5:     2 2'1-   ->     1 4'0010
      6:     2 2'0-   ->     2 4'0010
      7:     3 2'1-   ->     0 4'1000
      8:     3 2'0-   ->     3 4'1000

-------------------------------------

FSM `$fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$14832' from module `\ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$14832 (\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q):

  Number of input signals:    3
  Number of output signals:   7
  Number of state bits:       7

  Input signals:
    0: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:362$4162_Y
    1: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:332$4151_Y
    2: \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.div_en_internal

  Output signals:
    0: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7073_CMP
    1: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7032_CMP
    2: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7025_CMP
    3: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7024_CMP
    4: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6993_CMP
    5: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6981_CMP
    6: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6973_CMP

  State encoding:
    0:  7'------1  <RESET STATE>
    1:  7'-----1-
    2:  7'----1--
    3:  7'---1---
    4:  7'--1----
    5:  7'-1-----
    6:  7'1------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'0--   ->     0 7'0010000
      1:     0 3'11-   ->     3 7'0010000
      2:     0 3'10-   ->     4 7'0010000
      3:     1 3'0--   ->     1 7'0100000
      4:     1 3'1--   ->     5 7'0100000
      5:     2 3'0--   ->     2 7'0001000
      6:     2 3'1--   ->     6 7'0001000
      7:     3 3'1--   ->     0 7'0000001
      8:     3 3'0--   ->     3 7'0000001
      9:     4 3'1--   ->     2 7'0000100
     10:     4 3'0--   ->     4 7'0000100
     11:     5 3'1--   ->     3 7'1000000
     12:     5 3'0--   ->     5 7'1000000
     13:     6 3'1-1   ->     1 7'0000010
     14:     6 3'1-0   ->     6 7'0000010
     15:     6 3'0--   ->     6 7'0000010

-------------------------------------

FSM `$fsm$\u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs$14841' from module `\ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs$14841 (\u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs):

  Number of input signals:   17
  Number of output signals:  11
  Number of state bits:      10

  Input signals:
    0: $techmap\u_ibex_core.id_stage_i.controller_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:524$4069_Y
    1: $techmap\u_ibex_core.id_stage_i.controller_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:522$4066_Y
    2: $techmap\u_ibex_core.id_stage_i.controller_i.$or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:483$4065_Y
    3: $techmap\u_ibex_core.id_stage_i.controller_i.$logic_or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:459$4058_Y
    4: $techmap\u_ibex_core.id_stage_i.controller_i.$logic_and$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:388$4045_Y
    5: $techmap\u_ibex_core.id_stage_i.controller_i.$logic_or$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:350$4034_Y
    6: \u_ibex_core.id_stage_i.controller_i.wfi_insn
    7: \u_ibex_core.id_stage_i.controller_i.dret_insn
    8: \u_ibex_core.id_stage_i.controller_i.mret_insn
    9: \u_ibex_core.id_stage_i.controller_i.handle_irq
   10: \u_ibex_core.id_stage_i.controller_i.enter_debug_mode
   11: \u_ibex_core.id_stage_i.controller_i.special_req
   12: \u_ibex_core.id_stage_i.controller_i.ebrk_insn_prio
   13: \u_ibex_core.id_stage_i.controller_i.ecall_insn_prio
   14: \u_ibex_core.id_stage_i.controller_i.illegal_insn_prio
   15: \u_ibex_core.id_stage_i.controller_i.instr_fetch_err_prio
   16: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.out_ready_i

  Output signals:
    0: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8741_CMP
    1: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8740_CMP
    2: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8739_CMP
    3: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8717_CMP
    4: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8661_CMP
    5: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8505_CMP
    6: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8306_CMP
    7: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8277_CMP
    8: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8245_CMP
    9: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7680_CMP
   10: $techmap\u_ibex_core.id_stage_i.controller_i.$ne$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:192$3991_Y

  State encoding:
    0: 10'---------1  <RESET STATE>
    1: 10'--------1-
    2: 10'-------1--
    3: 10'------1---
    4: 10'-----1----
    5: 10'----1-----
    6: 10'---1------
    7: 10'--1-------
    8: 10'-1--------
    9: 10'1---------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 17'-----------------   ->     5 11'10000000001
      1:     1 17'-----------------   ->     7 11'10010000000
      2:     2 17'------1----------   ->     1 11'10000010000
      3:     2 17'0-----00---------   ->     2 11'10000010000
      4:     2 17'1-----00---------   ->     7 11'10000010000
      5:     2 17'------01---------   ->     9 11'10000010000
      6:     3 17'-----------------   ->     8 11'10000000100
      7:     4 17'----------------1   ->     1 11'01000000000
      8:     4 17'--------001--0--0   ->     3 11'01000000000
      9:     4 17'-0001--------11-0   ->     6 11'01000000000
     10:     4 17'--------000--0-00   ->     7 11'01000000000
     11:     4 17'-0001--------10-0   ->     7 11'01000000000
     12:     4 17'--------01---0--0   ->     7 11'01000000000
     13:     4 17'--------1----0--0   ->     7 11'01000000000
     14:     4 17'-0000--------1--0   ->     7 11'01000000000
     15:     4 17'-001---------1--0   ->     7 11'01000000000
     16:     4 17'-01----------1--0   ->     7 11'01000000000
     17:     4 17'-1-----------1--0   ->     7 11'01000000000
     18:     4 17'--------000--0-10   ->     9 11'01000000000
     19:     5 17'-----------------   ->     2 11'10000000010
     20:     6 17'-----------------   ->     7 11'10100000000
     21:     7 17'------1-----1----   ->     1 11'10000100000
     22:     7 17'-----1------0----   ->     4 11'10000100000
     23:     7 17'-----100----1----   ->     4 11'10000100000
     24:     7 17'-----0------0----   ->     7 11'10000100000
     25:     7 17'-----000----1----   ->     7 11'10000100000
     26:     7 17'------01----1----   ->     9 11'10000100000
     27:     8 17'-----------1-----   ->     2 11'10000001000
     28:     8 17'-----------0-----   ->     8 11'10000001000
     29:     9 17'-----------------   ->     7 11'10001000000

-------------------------------------

FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$14854' from module `\ibex_top':
-------------------------------------

  Information on FSM $fsm$\u_ibex_core.load_store_unit_i.data_type_q$14854 (\u_ibex_core.load_store_unit_i.data_type_q):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       3

  Input signals:
    0: \u_ibex_core.load_store_unit_i.ctrl_update
    1: $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6525_CMP
    2: $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6029_CMP
    3: $auto$opt_reduce.cc:132:opt_mux$14652

  Output signals:
    0: $techmap\u_ibex_core.load_store_unit_i.$procmux$5292_CMP
    1: $techmap\u_ibex_core.load_store_unit_i.$procmux$5291_CMP
    2: $techmap\u_ibex_core.load_store_unit_i.$procmux$5290_CMP [0]
    3: $techmap\u_ibex_core.load_store_unit_i.$procmux$5290_CMP [1]

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'0001
      1:     0 4'1001   ->     0 4'0001
      2:     0 4'0--1   ->     0 4'0001
      3:     0 4'1-11   ->     1 4'0001
      4:     0 4'11-1   ->     2 4'0001
      5:     1 4'1001   ->     0 4'0100
      6:     1 4'0--1   ->     0 4'0100
      7:     1 4'---0   ->     1 4'0100
      8:     1 4'1-11   ->     1 4'0100
      9:     1 4'11-1   ->     2 4'0100
     10:     2 4'1001   ->     0 4'0010
     11:     2 4'0--1   ->     0 4'0010
     12:     2 4'1-11   ->     1 4'0010
     13:     2 4'---0   ->     2 4'0010
     14:     2 4'11-1   ->     2 4'0010

-------------------------------------

32.15.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_state_q$14826' from module `\ibex_top'.
Mapping FSM `$fsm$\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q$14832' from module `\ibex_top'.
Mapping FSM `$fsm$\u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs$14841' from module `\ibex_top'.
Mapping FSM `$fsm$\u_ibex_core.load_store_unit_i.data_type_q$14854' from module `\ibex_top'.

32.16. Executing OPT pass (performing simple optimizations).

32.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~30 debug messages>

32.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

32.16.3. Executing OPT_RMDFF pass (remove dff with constant values).

32.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 59 unused wires.
<suppressed ~2 debug messages>

32.16.5. Finished fast OPT passes.

32.17. Executing MEMORY pass.

32.17.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

32.17.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

32.17.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

32.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

32.17.5. Executing MEMORY_COLLECT pass (generating $mem cells).

32.18. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

32.19. Executing OPT pass (performing simple optimizations).

32.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~243 debug messages>

32.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

32.19.3. Executing OPT_RMDFF pass (remove dff with constant values).

32.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 19 unused cells and 90 unused wires.
<suppressed ~20 debug messages>

32.19.5. Finished fast OPT passes.

32.20. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

32.21. Executing OPT pass (performing simple optimizations).

32.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

32.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

32.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~187 debug messages>

32.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
    New input vector for $reduce_or cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6596_ANY: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [3] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [4] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6496_CMP [5] $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6348_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:384$4860_Y $techmap\u_ibex_core.id_stage_i.decoder_i.$2\jump_in_dec_o[0:0] }
    New input vector for $reduce_or cell $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_ANY: { $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP [1] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP [3] $techmap\u_ibex_core.ex_block_i.alu_i.$procmux$6834_CMP [4] \u_ibex_core.ex_block_i.alu_i.shift_arith \u_ibex_core.ex_block_i.alu_i.shift_left }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14651: { $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$6513_CMP $techmap\u_ibex_core.id_stage_i.decoder_i.$1\data_we_o[0:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14599: { $techmap\u_ibex_core.id_stage_i.decoder_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_decoder.v:384$4860_Y $techmap\u_ibex_core.id_stage_i.decoder_i.$2\jump_in_dec_o[0:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14597: { $techmap\u_ibex_core.id_stage_i.$eq$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:487$4752_Y $techmap\u_ibex_core.id_stage_i.decoder_i.$3\wfi_insn_o[0:0] $techmap\u_ibex_core.id_stage_i.decoder_i.$3\ecall_insn_o[0:0] $techmap\u_ibex_core.id_stage_i.decoder_i.$3\ebrk_insn_o[0:0] $techmap\u_ibex_core.id_stage_i.decoder_i.$3\mret_insn_o[0:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14557: { \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [3] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [4] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [8] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14555: { \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [1] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [3] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [6] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [8] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14553: { \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [1] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [2] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [4] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [5] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [6] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [7] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [9] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14549: { \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [1] \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [6] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14547: { \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [1] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [6] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [9] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14545: { \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [0] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [1] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [5] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [6] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14531: { \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [0] \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [2] \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.md_state_q [4] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14523: { $techmap\u_ibex_core.cs_registers_i.$2\dscratch1_en[0:0] $techmap\u_ibex_core.cs_registers_i.$2\dscratch0_en[0:0] $techmap\u_ibex_core.cs_registers_i.$2\depc_en[0:0] $techmap\u_ibex_core.cs_registers_i.$2\dcsr_en[0:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$14521: { $techmap\u_ibex_core.cs_registers_i.$procmux$13798_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$13760_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12998_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12950_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12868_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12862_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12861_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12860_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12859_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12858_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12857_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12856_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12855_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12854_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12853_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12852_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12851_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12850_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12849_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12848_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12847_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12846_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12845_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12844_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12843_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$12837_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$12680_CMP $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [29] $techmap\u_ibex_core.cs_registers_i.$procmux$10958_CMP [30] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [0] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [1] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [2] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [3] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [4] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [5] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [6] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [7] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [8] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [9] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [10] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [11] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [12] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [13] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [14] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [15] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [16] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [17] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [18] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [19] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [20] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [21] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [22] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [23] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [24] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [25] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [26] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [27] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [28] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [29] $techmap\u_ibex_core.cs_registers_i.$procmux$10024_CMP [30] $techmap\u_ibex_core.cs_registers_i.$2\cpuctrl_we[0:0] $techmap\u_ibex_core.cs_registers_i.$2\mcountinhibit_we[0:0] $techmap\u_ibex_core.cs_registers_i.$2\mtval_en[0:0] $techmap\u_ibex_core.cs_registers_i.$2\mcause_en[0:0] $techmap\u_ibex_core.cs_registers_i.$2\mepc_en[0:0] $techmap\u_ibex_core.cs_registers_i.$2\mscratch_en[0:0] $techmap\u_ibex_core.cs_registers_i.$2\mie_en[0:0] $techmap\u_ibex_core.cs_registers_i.$2\mstatus_en[0:0] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$15112: { $auto$fsm_map.cc:118:implement_pattern_cache$15108 $auto$fsm_map.cc:74:implement_pattern_cache$15110 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$15085: { \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [0] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [1] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [2] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [3] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [5] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [6] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [7] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [8] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [9] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$15066: { $auto$fsm_map.cc:118:implement_pattern_cache$15052 $auto$fsm_map.cc:118:implement_pattern_cache$15036 $auto$fsm_map.cc:118:implement_pattern_cache$15056 $auto$fsm_map.cc:118:implement_pattern_cache$15044 $auto$fsm_map.cc:118:implement_pattern_cache$15060 $auto$fsm_map.cc:118:implement_pattern_cache$15024 $auto$fsm_map.cc:118:implement_pattern_cache$15064 $auto$fsm_map.cc:118:implement_pattern_cache$15028 $auto$fsm_map.cc:118:implement_pattern_cache$15048 $auto$fsm_map.cc:118:implement_pattern_cache$15040 $auto$fsm_map.cc:118:implement_pattern_cache$15032 \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [1] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [6] \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [9] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$15017: { $auto$fsm_map.cc:118:implement_pattern_cache$15011 $auto$fsm_map.cc:118:implement_pattern_cache$15015 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$15004: { $auto$fsm_map.cc:118:implement_pattern_cache$14998 $auto$fsm_map.cc:118:implement_pattern_cache$15002 \u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs [5] }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$14995: { $auto$fsm_map.cc:118:implement_pattern_cache$14985 $auto$fsm_map.cc:118:implement_pattern_cache$14989 $auto$fsm_map.cc:118:implement_pattern_cache$14993 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$14925: { $auto$fsm_map.cc:118:implement_pattern_cache$14919 $auto$fsm_map.cc:118:implement_pattern_cache$14923 }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.cs_registers_i.$procmux$12799:
      Old ports: A=\u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q, B={ $techmap\u_ibex_core.cs_registers_i.$2\dcsr_d[31:0] [31:9] \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [8:6] $techmap\u_ibex_core.cs_registers_i.$2\dcsr_d[31:0] [5:0] }, Y={ \u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i [31:9] $techmap\u_ibex_core.cs_registers_i.$1\dcsr_d[31:0] [8:6] \u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i [5:2] $techmap\u_ibex_core.cs_registers_i.$1\dcsr_d[31:0] [1:0] }
      New ports: A={ \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [31:9] \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [5:0] }, B={ $techmap\u_ibex_core.cs_registers_i.$2\dcsr_d[31:0] [31:9] $techmap\u_ibex_core.cs_registers_i.$2\dcsr_d[31:0] [5:0] }, Y={ \u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i [31:9] \u_ibex_core.cs_registers_i.u_dcsr_csr.wr_data_i [5:2] $techmap\u_ibex_core.cs_registers_i.$1\dcsr_d[31:0] [1:0] }
      New connections: $techmap\u_ibex_core.cs_registers_i.$1\dcsr_d[31:0] [8:6] = \u_ibex_core.cs_registers_i.u_dcsr_csr.rdata_q [8:6]
    Consolidated identical input bits for $pmux cell $techmap\u_ibex_core.cs_registers_i.$procmux$13011:
      Old ports: A=3'001, B=6'100000, Y=$auto$wreduce.cc:455:run$14751 [2:0]
      New ports: A=2'01, B=4'1000, Y={ $auto$wreduce.cc:455:run$14751 [2] $auto$wreduce.cc:455:run$14751 [0] }
      New connections: $auto$wreduce.cc:455:run$14751 [1] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.cs_registers_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_cs_registers.v:403$4656:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_int [31:8] 8'00000001 }, B={ \boot_addr_i [31:8] 8'00000001 }, Y=\u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_int [31:8], B=\boot_addr_i [31:8], Y=\u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i [31:8]
      New connections: \u_ibex_core.cs_registers_i.u_mtvec_csr.wr_data_i [7:0] = 8'00000001
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7014:
      Old ports: A={ 2'00 \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i }, B=34'1111111111111111111111111111111111, Y=$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0]
      New ports: A={ 1'0 \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_a_i }, B=33'111111111111111111111111111111111, Y=$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32:0]
      New connections: $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [33] = $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$2\op_remainder_d[33:0] [32]
    Consolidated identical input bits for $pmux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7029:
      Old ports: A={ $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:324$4148_Y 1'1 }, B={ $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:349$4158_Y 1'1 $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:364$4164_Y 1'1 $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:382$4170_Y 1'1 }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i
      New ports: A=$techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:324$4148_Y, B={ $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:349$4158_Y $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:364$4164_Y $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$not$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:382$4170_Y }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.multdiv_operand_b_i [0] = 1'1
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$7039:
      Old ports: A=33'000000000000000000000000000000001, B={ \u_ibex_core.id_stage_i.imd_val_q [65:34] 1'1 }, Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i
      New ports: A=0, B=\u_ibex_core.id_stage_i.imd_val_q [65:34], Y=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [32:1]
      New connections: \u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [0] = 1'1
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_multdiv_fast.v:300$4135:
      Old ports: A={ 1'0 \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q }, B={ 1'0 $auto$wreduce.cc:455:run$14758 [31:0] }, Y=\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient
      New ports: A=\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.op_quotient_q, B=$auto$wreduce.cc:455:run$14758 [31:0], Y=\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient [31:0]
      New connections: \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient [32] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_id_stage.v:390$4815:
      Old ports: A=3'100, B=3'010, Y=$auto$wreduce.cc:455:run$14759 [2:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$14759 [2:1]
      New connections: $auto$wreduce.cc:455:run$14759 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7764:
      Old ports: A=3'000, B=3'100, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$4\pc_mux_o[2:0]
      New ports: A=1'0, B=1'1, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$4\pc_mux_o[2:0] [2]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$4\pc_mux_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7996:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$14763 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$14763 [0]
      New connections: $auto$wreduce.cc:455:run$14763 [1] = $auto$wreduce.cc:455:run$14763 [0]
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8032:
      Old ports: A=3'000, B=3'101, Y=$auto$wreduce.cc:455:run$14764 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$14764 [0]
      New connections: $auto$wreduce.cc:455:run$14764 [2:1] = { $auto$wreduce.cc:455:run$14764 [0] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034:
      Old ports: A={ 3'000 $auto$wreduce.cc:455:run$14764 [2:0] }, B=6'000111, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034_Y
      New ports: A=$auto$wreduce.cc:455:run$14764 [2:0], B=3'111, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034_Y [2:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8271:
      Old ports: A=3'011, B=3'100, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$2\debug_cause_o[2:0]
      New ports: A=2'01, B=2'10, Y={ $techmap\u_ibex_core.id_stage_i.controller_i.$2\debug_cause_o[2:0] [2] $techmap\u_ibex_core.id_stage_i.controller_i.$2\debug_cause_o[2:0] [0] }
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$2\debug_cause_o[2:0] [1] = $techmap\u_ibex_core.id_stage_i.controller_i.$2\debug_cause_o[2:0] [0]
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8292:
      Old ports: A=3'111, B=3'011, Y=$auto$wreduce.cc:455:run$14762 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$14762 [2]
      New connections: $auto$wreduce.cc:455:run$14762 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8313:
      Old ports: A={ 3'100 $auto$wreduce.cc:455:run$14762 [2:0] }, B=6'101011, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$5\exc_cause_o[5:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$14762 [2:0] }, B=4'1011, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$5\exc_cause_o[5:0] [3:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$5\exc_cause_o[5:0] [5:4] = 2'10
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8936:
      Old ports: A={ 3'000 \u_ibex_core.cs_registers_i.irqs_o [1] }, B=4'0010, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$13\mfip_id[3:0]
      New ports: A={ 1'0 \u_ibex_core.cs_registers_i.irqs_o [1] }, B=2'10, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$13\mfip_id[3:0] [1:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$13\mfip_id[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:463$4059:
      Old ports: A=2'00, B=2'11, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:463$4059_Y
      New ports: A=1'0, B=1'1, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:463$4059_Y [0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:463$4059_Y [1] = $techmap\u_ibex_core.id_stage_i.controller_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:463$4059_Y [0]
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_controller.v:481$4064:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:455:run$14765 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$14765 [0]
      New connections: $auto$wreduce.cc:455:run$14765 [1] = $auto$wreduce.cc:455:run$14765 [0]
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5440:
      Old ports: A=2'00, B=2'11, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$9\alu_op_a_mux_sel_o[1:0]
      New ports: A=1'0, B=1'1, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $techmap\u_ibex_core.id_stage_i.decoder_i.$9\alu_op_a_mux_sel_o[1:0] [1] = $techmap\u_ibex_core.id_stage_i.decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5515:
      Old ports: A=6'100110, B=6'000000, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$14\alu_operator_o[5:0]
      New ports: A=1'1, B=1'0, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$14\alu_operator_o[5:0] [1]
      New connections: { $techmap\u_ibex_core.id_stage_i.decoder_i.$14\alu_operator_o[5:0] [5:2] $techmap\u_ibex_core.id_stage_i.decoder_i.$14\alu_operator_o[5:0] [0] } = { $techmap\u_ibex_core.id_stage_i.decoder_i.$14\alu_operator_o[5:0] [1] 2'00 $techmap\u_ibex_core.id_stage_i.decoder_i.$14\alu_operator_o[5:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5523:
      Old ports: A=3'000, B=3'101, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$7\imm_b_mux_sel_o[2:0]
      New ports: A=1'0, B=1'1, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$7\imm_b_mux_sel_o[2:0] [0]
      New connections: $techmap\u_ibex_core.id_stage_i.decoder_i.$7\imm_b_mux_sel_o[2:0] [2:1] = { $techmap\u_ibex_core.id_stage_i.decoder_i.$7\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5531:
      Old ports: A=6'100110, B=54'000001100101000010000011000100001010001001001000000000, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$13\alu_operator_o[5:0]
      New ports: A=5'10110, B=45'000011010100010000110010001010010010100000000, Y={ $techmap\u_ibex_core.id_stage_i.decoder_i.$13\alu_operator_o[5:0] [5] $techmap\u_ibex_core.id_stage_i.decoder_i.$13\alu_operator_o[5:0] [3:0] }
      New connections: $techmap\u_ibex_core.id_stage_i.decoder_i.$13\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5615:
      Old ports: A=6'100110, B=6'001000, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0]
      New ports: A=2'01, B=2'10, Y={ $techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0] [3] $techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0] [1] }
      New connections: { $techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0] [5:4] $techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0] [2] $techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0] [0] } = { $techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0] [1] 1'0 $techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0] [1] 1'0 }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5773:
      Old ports: A=2'10, B=2'00, Y=$auto$wreduce.cc:455:run$14767 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$14767 [1]
      New connections: $auto$wreduce.cc:455:run$14767 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5849:
      Old ports: A=3'101, B=3'000, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$3\imm_b_mux_sel_o[2:0]
      New ports: A=1'1, B=1'0, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$3\imm_b_mux_sel_o[2:0] [0]
      New connections: $techmap\u_ibex_core.id_stage_i.decoder_i.$3\imm_b_mux_sel_o[2:0] [2:1] = { $techmap\u_ibex_core.id_stage_i.decoder_i.$3\imm_b_mux_sel_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $pmux cell $techmap\u_ibex_core.if_stage_i.$procmux$9235:
      Old ports: A={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 8'00000000 }, B={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 1'0 \u_ibex_core.cs_registers_i.csr_mcause_i [4:0] 66'000001101000010001000010000000000000011010000100010000100000001000 }, Y=\u_ibex_core.if_stage_i.exc_pc
      New ports: A={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] 5'00000 }, B={ \u_ibex_core.cs_registers_i.u_mtvec_csr.rdata_q [31:8] \u_ibex_core.cs_registers_i.csr_mcause_i [4:0] 58'0001101000010001000010000000000011010000100010000100000010 }, Y={ \u_ibex_core.if_stage_i.exc_pc [31:8] \u_ibex_core.if_stage_i.exc_pc [6:2] }
      New connections: { \u_ibex_core.if_stage_i.exc_pc [7] \u_ibex_core.if_stage_i.exc_pc [1:0] } = 3'000
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13933:
      Old ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000011100111 }, B=21'100000000000001110011, Y=$auto$wreduce.cc:455:run$14769 [20:0]
      New ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'01 }, B=7'0000010, Y={ $auto$wreduce.cc:455:run$14769 [19:15] $auto$wreduce.cc:455:run$14769 [4] $auto$wreduce.cc:455:run$14769 [2] }
      New connections: { $auto$wreduce.cc:455:run$14769 [20] $auto$wreduce.cc:455:run$14769 [14:5] $auto$wreduce.cc:455:run$14769 [3] $auto$wreduce.cc:455:run$14769 [1:0] } = { $auto$wreduce.cc:455:run$14769 [4] 7'0000000 $auto$wreduce.cc:455:run$14769 [2] 5'11011 }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13949:
      Old ports: A={ 11'00000000000 $auto$wreduce.cc:455:run$14769 [20:0] }, B={ 7'0000000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:455:run$14769 [20:0] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New connections: $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13979:
      Old ports: A={ 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 15'000000001100111 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 8'00000000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$auto$wreduce.cc:455:run$14770 [24:0]
      New ports: A={ 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0000001 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 2'10 }, Y={ $auto$wreduce.cc:455:run$14770 [24:15] $auto$wreduce.cc:455:run$14770 [11:7] $auto$wreduce.cc:455:run$14770 [4] $auto$wreduce.cc:455:run$14770 [2] }
      New connections: { $auto$wreduce.cc:455:run$14770 [14:12] $auto$wreduce.cc:455:run$14770 [6:5] $auto$wreduce.cc:455:run$14770 [3] $auto$wreduce.cc:455:run$14770 [1:0] } = { 3'000 $auto$wreduce.cc:455:run$14770 [2] 4'1011 }
    Consolidated identical input bits for $pmux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14064:
      Old ports: A={ 9'010000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'00001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 }, B={ 9'000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 16'0110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0110011 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i }, Y=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$6\instr_o[31:0]
      New ports: A={ 9'010000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'000010110011 }, B={ 9'000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'100010110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 21'110010110011000000001 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010110011 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [31:10] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:0] }, Y={ $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$6\instr_o[31:0] [31:10] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$6\instr_o[31:0] [6:0] }
      New connections: $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$6\instr_o[31:0] [9:7] = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14143:
      Old ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110111 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:3] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6] 24'000000010000000100010011 }, Y=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [28:0]
      New ports: A={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 1'1 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [4:3] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [5] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6] 12'010000000100 }, Y={ $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [28:24] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [17:7] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [2] }
      New connections: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [23:18] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [6:3] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [1:0] } = { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [17] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [17] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [17] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [17] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [17] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [17] 1'0 $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$4\instr_o[31:0] [2] 4'1011 }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:146$3932:
      Old ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 2'00 }, B={ \u_ibex_core.if_stage_i.fetch_addr_n [31:1] 1'0 }, Y=$techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:146$3932_Y
      New ports: A={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fetch_addr_q [31:2] 1'0 }, B=\u_ibex_core.if_stage_i.fetch_addr_n [31:1], Y=$techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:146$3932_Y [31:1]
      New connections: $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_prefetch_buffer.v:146$3932_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_fetch_fifo.v:65$4307:
      Old ports: A={ \instr_rdata_i [15:0] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, B={ \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32] \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16] }, Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned
      New ports: A=\instr_rdata_i [15:0], B=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q [47:32], Y=\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [31:16]
      New connections: \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_unaligned [15:0] = \u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata [31:16]
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5087:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$14777 [1:0] }, B={ 1'0 $auto$wreduce.cc:455:run$14776 [1:0] }, Y=$techmap\u_ibex_core.load_store_unit_i.$3\ls_fsm_ns[2:0]
      New ports: A=$auto$wreduce.cc:455:run$14777 [1:0], B=$auto$wreduce.cc:455:run$14776 [1:0], Y=$techmap\u_ibex_core.load_store_unit_i.$3\ls_fsm_ns[2:0] [1:0]
      New connections: $techmap\u_ibex_core.load_store_unit_i.$3\ls_fsm_ns[2:0] [2] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5294:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [31:24] }, B={ \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31:24] }, Y=$techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [31], Y=$techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8]
      New connections: { $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [31:9] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [7:0] } = { $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] \data_rdata_i [31:24] }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5300:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [23:16] }, B={ \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23:16] }, Y=$techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [23], Y=$techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8]
      New connections: { $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [31:9] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [7:0] } = { $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] \data_rdata_i [23:16] }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5307:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [15:8] }, B={ \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15:8] }, Y=$techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [15], Y=$techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8]
      New connections: { $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [31:9] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [7:0] } = { $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] \data_rdata_i [15:8] }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5315:
      Old ports: A={ 24'000000000000000000000000 \data_rdata_i [7:0] }, B={ \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7:0] }, Y=$techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [7], Y=$techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8]
      New connections: { $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [31:9] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [7:0] } = { $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] \data_rdata_i [7:0] }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5325:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, B={ \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, Y=$techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [7], Y=$techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16]
      New connections: { $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [31:17] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [15:0] } = { $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5331:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [31:16] }, B={ \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31] \data_rdata_i [31:16] }, Y=$techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [31], Y=$techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16]
      New connections: { $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [31:17] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [15:0] } = { $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] \data_rdata_i [31:16] }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5338:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [23:8] }, B={ \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23] \data_rdata_i [23:8] }, Y=$techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [23], Y=$techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16]
      New connections: { $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [31:17] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [15:0] } = { $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] \data_rdata_i [23:8] }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5346:
      Old ports: A={ 16'0000000000000000 \data_rdata_i [15:0] }, B={ \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15] \data_rdata_i [15:0] }, Y=$techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0]
      New ports: A=1'0, B=\data_rdata_i [15], Y=$techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16]
      New connections: { $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [31:17] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [15:0] } = { $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] \data_rdata_i [15:0] }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:272$1879:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:455:run$14776 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:455:run$14776 [1]
      New connections: $auto$wreduce.cc:455:run$14776 [0] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:275$1880:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:455:run$14777 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$14777 [1]
      New connections: $auto$wreduce.cc:455:run$14777 [0] = 1'1
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.load_store_unit_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_load_store_unit.v:294$1885:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:455:run$14778 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$14778 [0]
      New connections: $auto$wreduce.cc:455:run$14778 [1] = $auto$wreduce.cc:455:run$14778 [0]
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.ex_block_i.alu_i.$ternary$syn_out/ibex_22_01_2024_10_54_26/generated/ibex_alu.v:58$4221:
      Old ports: A={ \u_ibex_core.cs_registers_i.csr_wdata_i 1'1 }, B=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i, Y={ $auto$wreduce.cc:455:run$14783 [32:5] \u_ibex_core.ex_block_i.alu_i.adder_in_a }
      New ports: A=\u_ibex_core.cs_registers_i.csr_wdata_i, B=\u_ibex_core.ex_block_i.alu_i.multdiv_operand_a_i [32:1], Y={ $auto$wreduce.cc:455:run$14783 [32:5] \u_ibex_core.ex_block_i.alu_i.adder_in_a [4:1] }
      New connections: \u_ibex_core.ex_block_i.alu_i.adder_in_a [0] = 1'1
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.$procmux$6978:
      Old ports: A={ 1'0 \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_remainder }, B=\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient, Y=$auto$wreduce.cc:455:run$14756 [32:0]
      New ports: A=\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_remainder, B=\u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.next_quotient [31:0], Y=$auto$wreduce.cc:455:run$14756 [31:0]
      New connections: $auto$wreduce.cc:455:run$14756 [32] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$7836:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$4\pc_mux_o[2:0], B=3'011, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$3\pc_mux_o[2:0]
      New ports: A={ $techmap\u_ibex_core.id_stage_i.controller_i.$4\pc_mux_o[2:0] [2] 1'0 }, B=2'01, Y={ $techmap\u_ibex_core.id_stage_i.controller_i.$3\pc_mux_o[2:0] [2] $techmap\u_ibex_core.id_stage_i.controller_i.$3\pc_mux_o[2:0] [0] }
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$3\pc_mux_o[2:0] [1] = $techmap\u_ibex_core.id_stage_i.controller_i.$3\pc_mux_o[2:0] [0]
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034:
      Old ports: A=$auto$wreduce.cc:455:run$14764 [2:0], B=3'111, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034_Y [2:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$14764 [0] }, B=2'11, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034_Y [1:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034_Y [2] = $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034_Y [0]
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8036:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034_Y, B={ 4'0000 $auto$wreduce.cc:455:run$14763 [1:0] }, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8036_Y
      New ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8034_Y [2:0], B={ 1'0 $auto$wreduce.cc:455:run$14763 [0] $auto$wreduce.cc:455:run$14763 [0] }, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8036_Y [2:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8036_Y [5:3] = 3'000
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8313:
      Old ports: A={ 1'0 $auto$wreduce.cc:455:run$14762 [2:0] }, B=4'1011, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$5\exc_cause_o[5:0] [3:0]
      New ports: A={ 1'0 $auto$wreduce.cc:455:run$14762 [2] }, B=2'10, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$5\exc_cause_o[5:0] [3:2]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$5\exc_cause_o[5:0] [1:0] = 2'11
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8331:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$5\exc_cause_o[5:0], B={ 2'11 \u_ibex_core.id_stage_i.controller_i.mfip_id }, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$4\exc_cause_o[5:0]
      New ports: A={ 1'0 $techmap\u_ibex_core.id_stage_i.controller_i.$5\exc_cause_o[5:0] [3:0] }, B={ 1'1 \u_ibex_core.id_stage_i.controller_i.mfip_id }, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$4\exc_cause_o[5:0] [4:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$4\exc_cause_o[5:0] [5] = 1'1
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8975:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$13\mfip_id[3:0], B=4'0011, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$12\mfip_id[3:0]
      New ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$13\mfip_id[3:0] [1:0], B=2'11, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$12\mfip_id[3:0] [1:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$12\mfip_id[3:0] [3:2] = 2'00
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5454:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.decoder_i.$9\alu_op_a_mux_sel_o[1:0], B=2'00, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$8\alu_op_a_mux_sel_o[1:0]
      New ports: A=$techmap\u_ibex_core.id_stage_i.decoder_i.$9\alu_op_a_mux_sel_o[1:0] [0], B=1'0, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
      New connections: $techmap\u_ibex_core.id_stage_i.decoder_i.$8\alu_op_a_mux_sel_o[1:0] [1] = $techmap\u_ibex_core.id_stage_i.decoder_i.$8\alu_op_a_mux_sel_o[1:0] [0]
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5606:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.decoder_i.$13\alu_operator_o[5:0], B=6'100110, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$12\alu_operator_o[5:0]
      New ports: A={ $techmap\u_ibex_core.id_stage_i.decoder_i.$13\alu_operator_o[5:0] [5] $techmap\u_ibex_core.id_stage_i.decoder_i.$13\alu_operator_o[5:0] [3:0] }, B=5'10110, Y={ $techmap\u_ibex_core.id_stage_i.decoder_i.$12\alu_operator_o[5:0] [5] $techmap\u_ibex_core.id_stage_i.decoder_i.$12\alu_operator_o[5:0] [3:0] }
      New connections: $techmap\u_ibex_core.id_stage_i.decoder_i.$12\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5629:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0], B=6'001001, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0]
      New ports: A={ $techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0] [3] $techmap\u_ibex_core.id_stage_i.decoder_i.$11\alu_operator_o[5:0] [1] 1'0 }, B=3'101, Y={ $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] [3] $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] [1:0] }
      New connections: { $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] [5:4] $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] [2] } = { $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] [1] 1'0 $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] [1] }
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$13949:
      Old ports: A={ 4'0000 $auto$wreduce.cc:455:run$14769 [20:0] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 7'0110011 }, Y=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [24:0]
      New ports: A={ 4'0000 $auto$wreduce.cc:455:run$14769 [4] $auto$wreduce.cc:455:run$14769 [19:15] 4'0000 $auto$wreduce.cc:455:run$14769 [2] 1'1 $auto$wreduce.cc:455:run$14769 [4] $auto$wreduce.cc:455:run$14769 [2] }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [11:7] 3'010 }, Y={ $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [24:15] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [11:6] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [4] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [2] }
      New connections: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [14:12] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [5] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [3] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14014:
      Old ports: A={ 7'0000000 $auto$wreduce.cc:455:run$14770 [24:0] }, B=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0], Y=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0]
      New ports: A={ $auto$wreduce.cc:455:run$14770 [24:15] 3'000 $auto$wreduce.cc:455:run$14770 [11:7] $auto$wreduce.cc:455:run$14770 [2] 1'1 $auto$wreduce.cc:455:run$14770 [4] 1'0 $auto$wreduce.cc:455:run$14770 [2] 2'11 }, B=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New connections: $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [31:25] = 7'0000000
    Consolidated identical input bits for $pmux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14119:
      Old ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'10101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 5'11101 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 7'0010011 $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$6\instr_o[31:0] }, Y=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$5\instr_o[31:0]
      New ports: A={ 1'0 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [10] 5'00000 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'101010010011 }, B={ \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [12] \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [6:2] 2'01 \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7] 12'111010010011 $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$6\instr_o[31:0] [31:10] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$6\instr_o[31:0] [6:0] }, Y={ $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$5\instr_o[31:0] [31:10] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$5\instr_o[31:0] [6:0] }
      New connections: $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$5\instr_o[31:0] [9:7] = \u_ibex_core.if_stage_i.compressed_decoder_i.instr_i [9:7]
    Consolidated identical input bits for $pmux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5319:
      Old ports: A=$techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0], B={ $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] }, Y=\u_ibex_core.load_store_unit_i.rdata_b_ext
      New ports: A={ $techmap\u_ibex_core.load_store_unit_i.$2\rdata_b_ext[31:0] [8] \data_rdata_i [7:0] }, B={ $techmap\u_ibex_core.load_store_unit_i.$3\rdata_b_ext[31:0] [8] \data_rdata_i [15:8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_b_ext[31:0] [8] \data_rdata_i [23:16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_b_ext[31:0] [8] \data_rdata_i [31:24] }, Y=\u_ibex_core.load_store_unit_i.rdata_b_ext [8:0]
      New connections: \u_ibex_core.load_store_unit_i.rdata_b_ext [31:9] = { \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] \u_ibex_core.load_store_unit_i.rdata_b_ext [8] }
    Consolidated identical input bits for $pmux cell $techmap\u_ibex_core.load_store_unit_i.$procmux$5350:
      Old ports: A=$techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0], B={ $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] }, Y=\u_ibex_core.load_store_unit_i.rdata_h_ext
      New ports: A={ $techmap\u_ibex_core.load_store_unit_i.$2\rdata_h_ext[31:0] [16] \data_rdata_i [15:0] }, B={ $techmap\u_ibex_core.load_store_unit_i.$3\rdata_h_ext[31:0] [16] \data_rdata_i [23:8] $techmap\u_ibex_core.load_store_unit_i.$4\rdata_h_ext[31:0] [16] \data_rdata_i [31:16] $techmap\u_ibex_core.load_store_unit_i.$5\rdata_h_ext[31:0] [16] \data_rdata_i [7:0] \u_ibex_core.load_store_unit_i.rdata_q [23:16] }, Y=\u_ibex_core.load_store_unit_i.rdata_h_ext [16:0]
      New connections: \u_ibex_core.load_store_unit_i.rdata_h_ext [31:17] = { \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] \u_ibex_core.load_store_unit_i.rdata_h_ext [16] }
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8038:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8036_Y, B={ 4'0010 $auto$wreduce.cc:455:run$14765 [0] $auto$wreduce.cc:455:run$14765 [0] }, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8038_Y
      New ports: A={ 1'0 $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8036_Y [2:0] }, B={ 2'10 $auto$wreduce.cc:455:run$14765 [0] $auto$wreduce.cc:455:run$14765 [0] }, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8038_Y [3:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8038_Y [5:4] = 2'00
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8388:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$4\exc_cause_o[5:0], B=6'111111, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$3\exc_cause_o[5:0]
      New ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$4\exc_cause_o[5:0] [4:0], B=5'11111, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$3\exc_cause_o[5:0] [4:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$3\exc_cause_o[5:0] [5] = 1'1
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9011:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$12\mfip_id[3:0], B=4'0100, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$11\mfip_id[3:0]
      New ports: A={ 1'0 $techmap\u_ibex_core.id_stage_i.controller_i.$12\mfip_id[3:0] [1:0] }, B=3'100, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$11\mfip_id[3:0] [2:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$11\mfip_id[3:0] [3] = 1'0
    Consolidated identical input bits for $pmux cell $techmap\u_ibex_core.id_stage_i.decoder_i.$procmux$5656:
      Old ports: A=6'000000, B={ 36'100101100110000010000011000100001010 $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] }, Y=$techmap\u_ibex_core.id_stage_i.decoder_i.$7\alu_operator_o[5:0]
      New ports: A=5'00000, B={ 30'101011011000010000110010001010 $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] [1] $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] [3] $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] [1] $techmap\u_ibex_core.id_stage_i.decoder_i.$10\alu_operator_o[5:0] [1:0] }, Y={ $techmap\u_ibex_core.id_stage_i.decoder_i.$7\alu_operator_o[5:0] [5] $techmap\u_ibex_core.id_stage_i.decoder_i.$7\alu_operator_o[5:0] [3:0] }
      New connections: $techmap\u_ibex_core.id_stage_i.decoder_i.$7\alu_operator_o[5:0] [4] = 1'0
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$procmux$14014:
      Old ports: A={ $auto$wreduce.cc:455:run$14770 [24:15] 3'000 $auto$wreduce.cc:455:run$14770 [11:7] $auto$wreduce.cc:455:run$14770 [2] 1'1 $auto$wreduce.cc:455:run$14770 [4] 1'0 $auto$wreduce.cc:455:run$14770 [2] 2'11 }, B=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [24:0], Y=$techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [24:0]
      New ports: A={ $auto$wreduce.cc:455:run$14770 [24:15] $auto$wreduce.cc:455:run$14770 [11:7] $auto$wreduce.cc:455:run$14770 [2] $auto$wreduce.cc:455:run$14770 [4] $auto$wreduce.cc:455:run$14770 [2] }, B={ $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [24:15] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [11:6] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [4] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$10\instr_o[31:0] [2] }, Y={ $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [24:15] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [11:6] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [4] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [2] }
      New connections: { $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [14:12] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [5] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [3] $techmap\u_ibex_core.if_stage_i.compressed_decoder_i.$8\instr_o[31:0] [1:0] } = 7'0001011
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8040:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8038_Y, B=6'000010, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8040_Y
      New ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8038_Y [3:0], B=4'0010, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8040_Y [3:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8040_Y [5:4] = 2'00
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9044:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$11\mfip_id[3:0], B=4'0101, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$10\mfip_id[3:0]
      New ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$11\mfip_id[3:0] [2:0], B=3'101, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$10\mfip_id[3:0] [2:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$10\mfip_id[3:0] [3] = 1'0
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8042:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8040_Y, B=6'000001, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$8\exc_cause_o[5:0]
      New ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8040_Y [3:0], B=4'0001, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$8\exc_cause_o[5:0] [3:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$8\exc_cause_o[5:0] [5:4] = 2'00
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9074:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$10\mfip_id[3:0], B=4'0110, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$9\mfip_id[3:0]
      New ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$10\mfip_id[3:0] [2:0], B=3'110, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$9\mfip_id[3:0] [2:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$9\mfip_id[3:0] [3] = 1'0
  Optimizing cells in module \ibex_top.
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$8188:
      Old ports: A=6'000000, B=$techmap\u_ibex_core.id_stage_i.controller_i.$8\exc_cause_o[5:0], Y=$techmap\u_ibex_core.id_stage_i.controller_i.$7\exc_cause_o[5:0]
      New ports: A=4'0000, B=$techmap\u_ibex_core.id_stage_i.controller_i.$8\exc_cause_o[5:0] [3:0], Y=$techmap\u_ibex_core.id_stage_i.controller_i.$7\exc_cause_o[5:0] [3:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$7\exc_cause_o[5:0] [5:4] = 2'00
    Consolidated identical input bits for $mux cell $techmap\u_ibex_core.id_stage_i.controller_i.$procmux$9101:
      Old ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$9\mfip_id[3:0], B=4'0111, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$8\mfip_id[3:0]
      New ports: A=$techmap\u_ibex_core.id_stage_i.controller_i.$9\mfip_id[3:0] [2:0], B=3'111, Y=$techmap\u_ibex_core.id_stage_i.controller_i.$8\mfip_id[3:0] [2:0]
      New connections: $techmap\u_ibex_core.id_stage_i.controller_i.$8\mfip_id[3:0] [3] = 1'0
  Optimizing cells in module \ibex_top.
Performed a total of 93 changes.

32.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

32.21.6. Executing OPT_RMDFF pass (remove dff with constant values).

32.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

32.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~17 debug messages>

32.21.9. Rerunning OPT passes. (Maybe there is more to do..)

32.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~187 debug messages>

32.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

32.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

32.21.13. Executing OPT_RMDFF pass (remove dff with constant values).

32.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~1 debug messages>

32.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

32.21.16. Finished OPT passes. (There is nothing left to do.)

32.22. Executing TECHMAP pass (map to technology primitives).

32.22.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

32.22.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=15 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=29\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=4 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper maccmap for cells of type $macc.
  add { \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_a \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_a } * { \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.sign_b \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.gen_mult_fast.mult_op_b } (17x17 bits, signed)
  add \u_ibex_core.ex_block_i.gen_multdiv_fast.multdiv_i.accum (34 bits, signed)
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=64\Y_WIDTH=64 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=31\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=64\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=13 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=16 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=14 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=12 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=17\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=29\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=29\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=5 for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$88abf4b792300efa328894e6936be740fdc22f6d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:e2101c44e3f83a0dc2da774cd1fdd19ff2da5f4f$paramod$a911710869318d3b748588be706efd1d89877f9f\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=34\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=18\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=16\S_WIDTH=2 for cells of type $pmux.
Using template $paramod$constmap:dbcddb7b4524c1c5fa25e15435f3b9049e3d7d7a$paramod$7ef3ad10a9687337780288b591d283c11b1fd9ea\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=33 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=5 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=64 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=34 for cells of type $fa.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=34\B_WIDTH=34\Y_WIDTH=34 for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=31 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=34 for cells of type $lcu.
No more expansions possible.
<suppressed ~7484 debug messages>

32.23. Executing OPT pass (performing simple optimizations).

32.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~5651 debug messages>

32.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~12282 debug messages>
Removed a total of 4094 cells.

32.23.3. Executing OPT_RMDFF pass (remove dff with constant values).

32.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 554 unused cells and 5446 unused wires.
<suppressed ~555 debug messages>

32.23.5. Finished fast OPT passes.

32.24. Executing ABC pass (technology mapping using ABC).

32.24.1. Extracting gate netlist of module `\ibex_top' to `<abc-temp-dir>/input.blif'..
Extracted 16515 gates and 18202 wires to a netlist network with 1685 inputs and 1174 outputs.

32.24.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

32.24.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      292
ABC RESULTS:            ANDNOT cells:     1978
ABC RESULTS:              AOI3 cells:      655
ABC RESULTS:              AOI4 cells:      526
ABC RESULTS:               MUX cells:     3408
ABC RESULTS:              NAND cells:      544
ABC RESULTS:               NOR cells:      748
ABC RESULTS:               NOT cells:     1359
ABC RESULTS:              OAI3 cells:      712
ABC RESULTS:              OAI4 cells:      561
ABC RESULTS:                OR cells:     1295
ABC RESULTS:             ORNOT cells:      383
ABC RESULTS:              XNOR cells:      415
ABC RESULTS:               XOR cells:      774
ABC RESULTS:        internal signals:    15343
ABC RESULTS:           input signals:     1685
ABC RESULTS:          output signals:     1174
Removing temp directory.

32.25. Executing OPT pass (performing simple optimizations).

32.25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.
<suppressed ~687 debug messages>

32.25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

32.25.3. Executing OPT_RMDFF pass (remove dff with constant values).

32.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 10 unused cells and 7058 unused wires.
<suppressed ~610 debug messages>

32.25.5. Finished fast OPT passes.

32.26. Executing HIERARCHY pass (managing design hierarchy).

32.26.1. Analyzing design hierarchy..
Top module:  \ibex_top

32.26.2. Analyzing design hierarchy..
Top module:  \ibex_top
Removed 0 unused modules.

32.27. Printing statistics.

=== ibex_top ===

   Number of wires:              14366
   Number of wire bits:          29720
   Number of public wires:        1024
   Number of public wire bits:   16378
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              15157
     $_ANDNOT_                    1972
     $_AND_                        291
     $_AOI3_                       653
     $_AOI4_                       526
     $_DFF_PN0_                    737
     $_DFF_PN1_                     11
     $_DFF_P_                      291
     $_DLATCH_P_                   497
     $_MUX_                       3406
     $_NAND_                       543
     $_NOR_                        746
     $_NOT_                       1348
     $_OAI3_                       712
     $_OAI4_                       561
     $_ORNOT_                      382
     $_OR_                        1292
     $_XNOR_                       415
     $_XOR_                        774

32.28. Executing CHECK pass (checking for obvious problems).
checking module ibex_top..
found and reported 0 problems.

33. Executing OPT pass (performing simple optimizations).

33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

33.6. Executing OPT_RMDFF pass (remove dff with constant values).

33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 0 unused cells and 833 unused wires.
<suppressed ~833 debug messages>

33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

33.9. Finished OPT passes. (There is nothing left to do.)

34. Executing Verilog backend.
Dumping module `\ibex_top'.

35. Executing TECHMAP pass (map to technology primitives).

35.1. Executing Verilog-2005 frontend: rtl/latch_map.v
Parsing Verilog input from `rtl/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

35.2. Continuing TECHMAP pass.
Using template \$_DLATCH_P_ for cells of type $_DLATCH_P_.
No more expansions possible.
<suppressed ~497 debug messages>

36. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\ibex_top':
  mapped 737 $_DFF_PN0_ cells to \DFFR_X1 cells.
  mapped 11 $_DFF_PN1_ cells to \DFFS_X1 cells.
  mapped 291 $_DFF_P_ cells to \DFF_X1 cells.

37. Executing OPT pass (performing simple optimizations).

37.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

37.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

37.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

37.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

37.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

37.6. Executing OPT_RMDFF pass (remove dff with constant values).

37.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..
Removed 428 unused cells and 2347 unused wires.
<suppressed ~429 debug messages>

37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

37.9. Rerunning OPT passes. (Maybe there is more to do..)

37.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ibex_top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

37.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ibex_top.
Performed a total of 0 changes.

37.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ibex_top'.
Removed a total of 0 cells.

37.13. Executing OPT_RMDFF pass (remove dff with constant values).

37.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ibex_top..

37.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ibex_top.

37.16. Finished OPT passes. (There is nothing left to do.)

38. Executing ABC pass (technology mapping using ABC).

38.1. Extracting gate netlist of module `\ibex_top' to `<abc-temp-dir>/input.blif'..
Extracted 13193 gates and 15301 wires to a netlist network with 2108 inputs and 1174 outputs.

38.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/mats/prosjektoppgave/Thesis-code/syn/nangate45/lib/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/home/mats/prosjektoppgave/Thesis-code/syn/nangate45/lib/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.07 sec
ABC: Memory =    8.88 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /home/mats/prosjektoppgave/Thesis-code/hw/ibex/syn/ibex_top_abc.nangate.sdc 
ABC: Unrecognized token "#".
ABC: Unrecognized token "#".
ABC: Unrecognized token "#".
ABC: Setting driving cell to be "BUF_X2".
ABC: Setting output load to be 10.000000.
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime -D 2000.0 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf -D 2000.0 
ABC: + &put 
ABC: + buffer 
ABC: + upsize -D 2000.0 
ABC: + dnsize -D 2000.0 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  11424 ( 12.2 %)   Cap =  4.3 ff (  1.6 %)   Area =    13094.12 ( 91.9 %)   Delay =  2473.08 ps  ( 11.4 %)               
ABC: Path  0 --      64 : 0    3 pi        A =   0.00  Df =  12.2   -3.9 ps  S =  13.7 ps  Cin =  0.0 ff  Cout =   9.3 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    3409 : 4    4 NOR4_X4   A =   4.79  Df =  89.0  -63.5 ps  S =  42.5 ps  Cin =  5.8 ff  Cout =   6.5 ff  Cmax =  41.5 ff  G =  108  
ABC: Path  2 --    3496 : 3    4 NAND3_X1  A =   1.06  Df = 131.1  -78.7 ps  S =  25.2 ps  Cin =  1.6 ff  Cout =   6.5 ff  Cmax =  58.4 ff  G =  396  
ABC: Path  3 --    3498 : 6    2 OAI33_X1  A =   1.86  Df = 199.5  -90.6 ps  S =  63.6 ps  Cin =  1.5 ff  Cout =   2.6 ff  Cmax =  11.5 ff  G =  159  
ABC: Path  4 --    3499 : 4    2 OR4_X1    A =   1.60  Df = 247.4   -3.1 ps  S =  18.2 ps  Cin =  0.9 ff  Cout =   2.6 ff  Cmax =  60.6 ff  G =  281  
ABC: Path  5 --    3527 : 3    1 AND3_X1   A =   1.33  Df = 286.8   -1.9 ps  S =   9.9 ps  Cin =  0.9 ff  Cout =   1.6 ff  Cmax =  60.4 ff  G =  171  
ABC: Path  6 --    3528 : 4    5 OAI211_X1 A =   1.33  Df = 345.0  -22.8 ps  S =  45.0 ps  Cin =  1.6 ff  Cout =   7.0 ff  Cmax =  25.6 ff  G =  421  
ABC: Path  7 --    3537 : 2    7 AND2_X1   A =   1.06  Df = 409.0  -37.0 ps  S =  27.7 ps  Cin =  0.9 ff  Cout =  10.5 ff  Cmax =  60.6 ff  G = 1117  
ABC: Path  8 --    3551 : 4    3 OAI211_X1 A =   1.33  Df = 458.2  -33.4 ps  S =  35.5 ps  Cin =  1.6 ff  Cout =   4.9 ff  Cmax =  25.6 ff  G =  306  
ABC: Path  9 --    3555 : 2    1 NAND2_X1  A =   0.80  Df = 491.5  -37.6 ps  S =  19.7 ps  Cin =  1.6 ff  Cout =   6.1 ff  Cmax =  59.4 ff  G =  366  
ABC: Path 10 --    3560 : 4    2 NOR4_X4   A =   4.79  Df = 529.6  -20.5 ps  S =  39.1 ps  Cin =  5.8 ff  Cout =   5.1 ff  Cmax =  41.5 ff  G =   81  
ABC: Path 11 --    3561 : 1   10 BUF_X4    A =   1.86  Df = 563.6  -23.7 ps  S =  13.1 ps  Cin =  3.2 ff  Cout =  17.1 ff  Cmax = 242.3 ff  G =  508  
ABC: Path 12 --    3844 : 3    3 OAI21_X1  A =   1.06  Df = 594.9   -5.2 ps  S =  40.1 ps  Cin =  1.6 ff  Cout =   6.4 ff  Cmax =  26.1 ff  G =  384  
ABC: Path 13 --    3872 : 4    1 AOI211_X2 A =   2.39  Df = 643.7  -19.8 ps  S =  30.6 ps  Cin =  3.1 ff  Cout =   1.6 ff  Cmax =  29.0 ff  G =   50  
ABC: Path 14 --    3873 : 3    2 OAI21_X1  A =   1.06  Df = 697.6  -43.3 ps  S =  35.4 ps  Cin =  1.6 ff  Cout =   5.4 ff  Cmax =  26.1 ff  G =  326  
ABC: Path 15 --    3875 : 3    2 AOI21_X2  A =   1.86  Df = 720.6  -30.3 ps  S =  27.3 ps  Cin =  3.1 ff  Cout =   5.9 ff  Cmax =  50.7 ff  G =  189  
ABC: Path 16 --    3876 : 3    2 OAI21_X2  A =   1.86  Df = 767.9  -50.7 ps  S =  30.5 ps  Cin =  3.1 ff  Cout =   8.6 ff  Cmax =  52.1 ff  G =  265  
ABC: Path 17 --    3879 : 3    2 AOI21_X4  A =   3.46  Df = 785.3  -39.3 ps  S =  20.2 ps  Cin =  6.0 ff  Cout =   5.6 ff  Cmax = 101.0 ff  G =   90  
ABC: Path 18 --    3930 : 3    2 OAI21_X2  A =   1.86  Df = 832.8  -62.0 ps  S =  31.2 ps  Cin =  3.1 ff  Cout =   8.9 ff  Cmax =  52.1 ff  G =  271  
ABC: Path 19 --    3974 : 3    2 AOI21_X4  A =   3.46  Df = 850.9  -48.7 ps  S =  20.2 ps  Cin =  6.0 ff  Cout =   5.6 ff  Cmax = 101.0 ff  G =   91  
ABC: Path 20 --    4019 : 3    3 OAI21_X2  A =   1.86  Df = 890.7  -66.7 ps  S =  23.3 ps  Cin =  3.1 ff  Cout =   5.5 ff  Cmax =  52.1 ff  G =  172  
ABC: Path 21 --    4104 : 3    2 NAND3_X1  A =   1.06  Df = 914.3  -69.7 ps  S =  15.1 ps  Cin =  1.6 ff  Cout =   2.6 ff  Cmax =  58.4 ff  G =  154  
ABC: Path 22 --    4246 : 4    2 AOI211_X1 A =   1.33  Df = 973.0 -107.0 ps  S =  54.2 ps  Cin =  1.6 ff  Cout =   4.1 ff  Cmax =  14.5 ff  G =  261  
ABC: Path 23 --    4370 : 4    2 OAI211_X2 A =   2.39  Df =1006.9 -103.6 ps  S =  21.3 ps  Cin =  3.1 ff  Cout =   3.2 ff  Cmax =  50.8 ff  G =  100  
ABC: Path 24 --    4375 : 3    2 AOI21_X1  A =   1.06  Df =1046.0 -121.9 ps  S =  28.7 ps  Cin =  1.6 ff  Cout =   3.2 ff  Cmax =  25.3 ff  G =  203  
ABC: Path 25 --    4464 : 6    2 OAI33_X1  A =   1.86  Df =1083.3  -57.3 ps  S =  76.0 ps  Cin =  1.5 ff  Cout =   4.2 ff  Cmax =  11.5 ff  G =  258  
ABC: Path 26 --    4554 : 4    2 OAI211_X1 A =   1.33  Df =1122.1  -62.2 ps  S =  25.8 ps  Cin =  1.6 ff  Cout =   2.6 ff  Cmax =  25.6 ff  G =  159  
ABC: Path 27 --    4555 : 3    3 AND3_X1   A =   1.33  Df =1178.4  -69.3 ps  S =  17.2 ps  Cin =  0.9 ff  Cout =   4.9 ff  Cmax =  60.4 ff  G =  526  
ABC: Path 28 --    4635 : 6    3 OAI33_X1  A =   1.86  Df =1221.0   -5.2 ps  S =  86.7 ps  Cin =  1.5 ff  Cout =   5.5 ff  Cmax =  11.5 ff  G =  353  
ABC: Path 29 --    4725 : 4    2 OAI211_X1 A =   1.33  Df =1255.5   -0.7 ps  S =  27.8 ps  Cin =  1.6 ff  Cout =   2.6 ff  Cmax =  25.6 ff  G =  159  
ABC: Path 30 --    4726 : 3    3 AND3_X1   A =   1.33  Df =1311.1   -5.4 ps  S =  17.2 ps  Cin =  0.9 ff  Cout =   4.9 ff  Cmax =  60.4 ff  G =  526  
ABC: Path 31 --    4815 : 6    3 OAI33_X1  A =   1.86  Df =1417.7  -69.1 ps  S =  86.7 ps  Cin =  1.5 ff  Cout =   5.5 ff  Cmax =  11.5 ff  G =  353  
ABC: Path 32 --    4899 : 4    2 OAI211_X1 A =   1.33  Df =1452.2  -64.7 ps  S =  27.8 ps  Cin =  1.6 ff  Cout =   2.6 ff  Cmax =  25.6 ff  G =  159  
ABC: Path 33 --    4900 : 3    3 AND3_X1   A =   1.33  Df =1502.4  -58.6 ps  S =  17.2 ps  Cin =  0.9 ff  Cout =   4.9 ff  Cmax =  60.4 ff  G =  526  
ABC: Path 34 --    4982 : 6    3 OAI33_X1  A =   1.86  Df =1616.0 -134.9 ps  S =  88.3 ps  Cin =  1.5 ff  Cout =   5.7 ff  Cmax =  11.5 ff  G =  359  
ABC: Path 35 --    5060 : 4    2 OAI211_X1 A =   1.33  Df =1650.7 -130.4 ps  S =  28.0 ps  Cin =  1.6 ff  Cout =   2.6 ff  Cmax =  25.6 ff  G =  159  
ABC: Path 36 --    5061 : 3    3 AND3_X1   A =   1.33  Df =1701.0 -124.4 ps  S =  17.2 ps  Cin =  0.9 ff  Cout =   4.9 ff  Cmax =  60.4 ff  G =  526  
ABC: Path 37 --    5108 : 6    1 OAI33_X1  A =   1.86  Df =1803.4 -192.2 ps  S =  77.3 ps  Cin =  1.5 ff  Cout =   4.3 ff  Cmax =  11.5 ff  G =  276  
ABC: Path 38 --    5147 : 2    8 XOR2_X2   A =   2.39  Df =1886.7 -210.6 ps  S =  48.0 ps  Cin =  4.4 ff  Cout =  13.1 ff  Cmax =  50.5 ff  G =  292  
ABC: Path 39 --    5148 : 1    7 INV_X2    A =   0.80  Df =1914.6 -203.1 ps  S =  23.8 ps  Cin =  3.1 ff  Cout =  18.6 ff  Cmax = 121.5 ff  G =  583  
ABC: Path 40 --    5401 : 3    1 NOR3_X1   A =   1.06  Df =1964.8 -160.3 ps  S =  30.2 ps  Cin =  1.6 ff  Cout =   1.9 ff  Cmax =  16.0 ff  G =  117  
ABC: Path 41 --    5402 : 3    2 MUX2_X1   A =   1.86  Df =2033.4 -160.9 ps  S =  16.6 ps  Cin =  1.2 ff  Cout =   5.2 ff  Cmax =  60.5 ff  G =  402  
ABC: Path 42 --    5403 : 3    3 NAND3_X2  A =   1.86  Df =2060.7 -161.1 ps  S =  16.3 ps  Cin =  3.2 ff  Cout =   7.1 ff  Cmax = 116.3 ff  G =  213  
ABC: Path 43 --    5404 : 4    6 NAND4_X2  A =   2.39  Df =2098.7 -150.2 ps  S =  34.0 ps  Cin =  3.3 ff  Cout =  12.5 ff  Cmax = 111.5 ff  G =  368  
ABC: Path 44 --    5405 : 2    2 AND2_X1   A =   1.06  Df =2137.0 -143.7 ps  S =  13.0 ps  Cin =  0.9 ff  Cout =   2.6 ff  Cmax =  60.6 ff  G =  275  
ABC: Path 45 --    5493 : 1    1 INV_X1    A =   0.53  Df =2151.8 -135.6 ps  S =  16.5 ps  Cin =  1.6 ff  Cout =   6.1 ff  Cmax =  60.7 ff  G =  366  
ABC: Path 46 --    5494 : 3    4 AOI21_X4  A =   3.46  Df =2215.5  -21.0 ps  S =  25.0 ps  Cin =  6.0 ff  Cout =   9.7 ff  Cmax = 101.0 ff  G =  159  
ABC: Path 47 --    9803 : 4    6 NAND4_X4  A =   4.79  Df =2238.0  -15.1 ps  S =  23.2 ps  Cin =  5.7 ff  Cout =   7.9 ff  Cmax = 222.8 ff  G =  130  
ABC: Path 48 --   14292 : 2    7 OR2_X2    A =   1.33  Df =2278.9   -5.7 ps  S =  16.2 ps  Cin =  1.6 ff  Cout =  11.4 ff  Cmax = 121.2 ff  G =  672  
ABC: Path 49 --   14293 : 3    6 MUX2_X1   A =   1.86  Df =2362.3   -0.3 ps  S =  39.9 ps  Cin =  1.2 ff  Cout =  16.0 ff  Cmax =  60.5 ff  G = 1228  
ABC: Path 50 --   14294 : 1   10 BUF_X4    A =   1.86  Df =2398.4   -0.6 ps  S =  14.3 ps  Cin =  3.2 ff  Cout =  19.2 ff  Cmax = 242.3 ff  G =  581  
ABC: Path 51 --   14295 : 3    1 MUX2_X1   A =   1.86  Df =2473.1   -1.8 ps  S =  26.6 ps  Cin =  1.2 ff  Cout =  10.0 ff  Cmax =  60.5 ff  G =  808  
ABC: Start-point = pi63 (\u_ibex_core.id_stage_i.decoder_i.instr_alu [28]).  End-point = po979 ($abc$52041$techmap\u_ibex_core.if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.$0\rdata_q[31:0][0]).
ABC: + write_blif <abc-temp-dir>/output.blif 

38.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:      337
ABC RESULTS:           AND2_X2 cells:        2
ABC RESULTS:           AND3_X1 cells:      124
ABC RESULTS:           AND4_X1 cells:       52
ABC RESULTS:           AND4_X2 cells:        2
ABC RESULTS:         AOI211_X1 cells:      346
ABC RESULTS:         AOI211_X2 cells:        3
ABC RESULTS:          AOI21_X1 cells:     1061
ABC RESULTS:          AOI21_X2 cells:       44
ABC RESULTS:          AOI21_X4 cells:        3
ABC RESULTS:         AOI221_X1 cells:      172
ABC RESULTS:         AOI221_X2 cells:        2
ABC RESULTS:         AOI222_X1 cells:      120
ABC RESULTS:          AOI22_X1 cells:      631
ABC RESULTS:          AOI22_X2 cells:        3
ABC RESULTS:            BUF_X1 cells:      622
ABC RESULTS:            BUF_X2 cells:       30
ABC RESULTS:            BUF_X4 cells:       11
ABC RESULTS:            BUF_X8 cells:        2
ABC RESULTS:         CLKBUF_X1 cells:      128
ABC RESULTS:            INV_X1 cells:      603
ABC RESULTS:            INV_X2 cells:        1
ABC RESULTS:           MUX2_X1 cells:      902
ABC RESULTS:          NAND2_X1 cells:     1370
ABC RESULTS:          NAND2_X4 cells:        1
ABC RESULTS:          NAND3_X1 cells:      346
ABC RESULTS:          NAND3_X2 cells:        2
ABC RESULTS:          NAND4_X1 cells:      134
ABC RESULTS:          NAND4_X2 cells:        4
ABC RESULTS:          NAND4_X4 cells:        2
ABC RESULTS:           NOR2_X1 cells:     1176
ABC RESULTS:           NOR2_X2 cells:        3
ABC RESULTS:           NOR3_X1 cells:      280
ABC RESULTS:           NOR4_X1 cells:       78
ABC RESULTS:           NOR4_X2 cells:        5
ABC RESULTS:           NOR4_X4 cells:        3
ABC RESULTS:         OAI211_X1 cells:      214
ABC RESULTS:         OAI211_X2 cells:        1
ABC RESULTS:          OAI21_X1 cells:     1026
ABC RESULTS:          OAI21_X2 cells:        4
ABC RESULTS:         OAI221_X1 cells:       53
ABC RESULTS:         OAI222_X1 cells:        2
ABC RESULTS:          OAI22_X1 cells:      175
ABC RESULTS:          OAI33_X1 cells:       32
ABC RESULTS:            OR2_X1 cells:      230
ABC RESULTS:            OR2_X2 cells:        4
ABC RESULTS:            OR3_X1 cells:       91
ABC RESULTS:            OR3_X2 cells:        1
ABC RESULTS:            OR4_X1 cells:       31
ABC RESULTS:            OR4_X4 cells:        1
ABC RESULTS:          XNOR2_X1 cells:      559
ABC RESULTS:           XOR2_X1 cells:      394
ABC RESULTS:           XOR2_X2 cells:        1
ABC RESULTS:        internal signals:    12019
ABC RESULTS:           input signals:     2108
ABC RESULTS:          output signals:     1174
Removing temp directory.
Removed 0 unused cells and 15301 unused wires.

39. Executing Verilog backend.
Dumping module `\ibex_top'.

40. Executing SETUNDEF pass (replace undef values with defined constants).

41. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 22 unused wires.

42. Executing Verilog backend.
Dumping module `\ibex_top'.

43. Executing CHECK pass (checking for obvious problems).
checking module ibex_top..
found and reported 0 problems.
======== Yosys Stat Report ========

44. Printing statistics.

=== ibex_top ===

   Number of wires:              13928
   Number of wire bits:          14298
   Number of public wires:        1744
   Number of public wire bits:    2114
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12960
     AND2_X1                       337
     AND2_X2                         2
     AND3_X1                       124
     AND4_X1                        52
     AND4_X2                         2
     AOI211_X1                     346
     AOI211_X2                       3
     AOI21_X1                     1061
     AOI21_X2                       44
     AOI21_X4                        3
     AOI221_X1                     172
     AOI221_X2                       2
     AOI222_X1                     120
     AOI22_X1                      631
     AOI22_X2                        3
     BUF_X1                        622
     BUF_X2                         30
     BUF_X4                         11
     BUF_X8                          2
     CLKBUF_X1                     128
     DFFR_X1                       737
     DFFS_X1                        11
     DFF_X1                        291
     DLH_X1                        497
     INV_X1                        603
     INV_X2                          1
     MUX2_X1                       902
     NAND2_X1                     1370
     NAND2_X4                        1
     NAND3_X1                      346
     NAND3_X2                        2
     NAND4_X1                      134
     NAND4_X2                        4
     NAND4_X4                        2
     NOR2_X1                      1176
     NOR2_X2                         3
     NOR3_X1                       280
     NOR4_X1                        78
     NOR4_X2                         5
     NOR4_X4                         3
     OAI211_X1                     214
     OAI211_X2                       1
     OAI21_X1                     1026
     OAI21_X2                        4
     OAI221_X1                      53
     OAI222_X1                       2
     OAI22_X1                      175
     OAI33_X1                       32
     OR2_X1                        230
     OR2_X2                          4
     OR3_X1                         91
     OR3_X2                          1
     OR4_X1                         31
     OR4_X4                          1
     XNOR2_X1                      559
     XOR2_X1                       394
     XOR2_X2                         1

   Chip area for module '\ibex_top': 19711.398000

====== End Yosys Stat Report ======

Warnings: 16 unique messages, 85 total
End of script. Logfile hash: 1090dbbb28
CPU: user 27.04s system 0.11s, MEM: 161.50 MB total, 150.97 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 18% 28x opt_clean (4 sec), 15% 27x opt_merge (4 sec), ...
