;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 4
	CMP @13, 0
	SPL 0, <-22
	ADD @121, 106
	SUB @121, 103
	SUB @121, 103
	SUB @121, 106
	SPL 0, <-22
	ADD 300, 99
	MOV -1, <-20
	SUB 12, @230
	SPL 0, -2
	SUB -0, -0
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB -800, -0
	MOV -1, <-20
	SPL 0, <-22
	MOV -1, <-20
	JMZ 300, 99
	SUB @127, 4
	SUB 100, 500
	ADD 300, 99
	SUB @21, 106
	SPL 0, -2
	ADD 100, 500
	SUB -0, 990
	SUB 100, 500
	JMN @12, #200
	SLT 121, 10
	CMP @13, 0
	SUB @121, 106
	JMP -1, @-20
	JMP @12, #200
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	SUB @121, 106
	SUB -800, -0
	DJN -1, @-20
	SUB -800, -0
	SPL 0, <-22
	SUB @121, 106
	DJN -1, @-20
