// Seed: 166107104
module module_0 (
    input wire id_0,
    input tri  id_1
);
  logic id_3;
  ;
  module_2 modCall_1 ();
  logic id_4;
endmodule
module module_1 (
    input tri id_0,
    input wand id_1,
    inout tri1 id_2,
    input wand id_3,
    output supply0 id_4,
    input uwire id_5
);
  wire id_7, id_8;
  nor primCall (id_2, id_8, id_3, id_1);
  assign id_7 = id_8;
  module_0 modCall_1 (
      id_2,
      id_5
  );
  wand id_9 = 1;
endmodule
module module_2;
  integer id_1;
  ;
endmodule
module module_3 #(
    parameter id_1 = 32'd59,
    parameter id_4 = 32'd66
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  output tri id_2;
  inout wire _id_1;
  parameter id_4 = 1'b0;
  wire [{  id_4  ,  1  ,  -1  ,  id_4  } : id_1] id_5;
  logic [-1  <->  id_4 : -1] id_6;
  ;
  localparam id_7 = -1;
  assign id_2 = 1;
  logic id_8;
  logic id_9;
  module_2 modCall_1 ();
endmodule
