$date
	Fri Mar  6 01:27:45 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module icarus_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module icarus_tb $end
$var reg 1 " wr_en $end
$upscope $end
$scope module icarus_tb $end
$var reg 2 # wr_addr [1:0] $end
$upscope $end
$scope module icarus_tb $end
$var reg 8 $ wr_data [7:0] $end
$upscope $end
$scope module icarus_tb $end
$var reg 1 % rdL_en $end
$upscope $end
$scope module icarus_tb $end
$var reg 2 & rdL_addr [1:0] $end
$upscope $end
$scope module icarus_tb $end
$var wire 8 ' rdL_data [7:0] $end
$upscope $end
$scope module icarus_tb $end
$var reg 1 ( rdR_en $end
$upscope $end
$scope module icarus_tb $end
$var reg 2 ) rdR_addr [1:0] $end
$upscope $end
$scope module icarus_tb $end
$var wire 8 * rdR_data [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
1(
bx '
b0 &
1%
b11111111 $
b0 #
0"
0!
$end
#180
bz '
bz *
#1000
b1 $
0(
#1180
bx *
#2010
1!
#2470
b1 *
#3010
0!
#3020
b11111111 $
0%
1!
#3200
b1 '
#3480
b11111111 *
b11111111 '
#5020
