{
  "Top": "stream",
  "RtlTop": "stream",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": ["interface main {{s_axilite positionBoolean0mode} {port positionBooleanTextRequireda} {bundle add_io}} {}"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "2",
    "Latency": "54",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "stream",
    "Version": "1.0",
    "DisplayName": "Stream",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "phase_correlation.cpp",
      "main.cpp",
      "frame.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/stream_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/stream_buf_data_0.vhd",
      "impl\/vhdl\/stream_mac_muladdg8j.vhd",
      "impl\/vhdl\/stream_mul_mul_7nhbi.vhd",
      "impl\/vhdl\/stream_mul_mul_13ibs.vhd",
      "impl\/vhdl\/stream_mul_mul_16jbC.vhd",
      "impl\/vhdl\/stream_mux_332_16fYi.vhd",
      "impl\/vhdl\/stream_urem_17ns_cud.vhd",
      "impl\/vhdl\/stream_urem_19ns_bkb.vhd",
      "impl\/vhdl\/stream_urem_25ns_eOg.vhd",
      "impl\/vhdl\/stream_urem_31s_1dEe.vhd",
      "impl\/vhdl\/stream.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/stream_AXILiteS_s_axi.v",
      "impl\/verilog\/stream_buf_data_0.v",
      "impl\/verilog\/stream_buf_data_0_ram.dat",
      "impl\/verilog\/stream_mac_muladdg8j.v",
      "impl\/verilog\/stream_mul_mul_7nhbi.v",
      "impl\/verilog\/stream_mul_mul_13ibs.v",
      "impl\/verilog\/stream_mul_mul_16jbC.v",
      "impl\/verilog\/stream_mux_332_16fYi.v",
      "impl\/verilog\/stream_urem_17ns_cud.v",
      "impl\/verilog\/stream_urem_19ns_bkb.v",
      "impl\/verilog\/stream_urem_25ns_eOg.v",
      "impl\/verilog\/stream_urem_31s_1dEe.v",
      "impl\/verilog\/stream.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/stream_v1_0\/data\/stream.mdd",
      "impl\/misc\/drivers\/stream_v1_0\/data\/stream.tcl",
      "impl\/misc\/drivers\/stream_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/stream_v1_0\/src\/xstream.c",
      "impl\/misc\/drivers\/stream_v1_0\/src\/xstream.h",
      "impl\/misc\/drivers\/stream_v1_0\/src\/xstream_hw.h",
      "impl\/misc\/drivers\/stream_v1_0\/src\/xstream_linux.c",
      "impl\/misc\/drivers\/stream_v1_0\/src\/xstream_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_AXILiteS src dst",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dst": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dst",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [{
          "offset": "0x10",
          "name": "mask",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of mask",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "mask",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of mask"
            }]
        }],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "src": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "src",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "src_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "src_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "src_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "src_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "src_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "src_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "src_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dst_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dst_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dst_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "dst_TDEST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "dst_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "dst_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dst_TID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "mask": {
      "interfaceRef": "s_axi_AXILiteS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "AXILiteS"
    },
    "src_V_data_V": {
      "interfaceRef": "src",
      "dir": "in"
    },
    "src_V_dest_V": {
      "interfaceRef": "src",
      "dir": "in"
    },
    "src_V_keep_V": {
      "interfaceRef": "src",
      "dir": "in"
    },
    "src_V_strb_V": {
      "interfaceRef": "src",
      "dir": "in"
    },
    "src_V_user_V": {
      "interfaceRef": "src",
      "dir": "in"
    },
    "src_V_last_V": {
      "interfaceRef": "src",
      "dir": "in"
    },
    "src_V_id_V": {
      "interfaceRef": "src",
      "dir": "in"
    },
    "dst_V_data_V": {
      "interfaceRef": "dst",
      "dir": "out",
      "firstOutLatency": "52"
    },
    "dst_V_dest_V": {
      "interfaceRef": "dst",
      "dir": "out",
      "firstOutLatency": "52"
    },
    "dst_V_keep_V": {
      "interfaceRef": "dst",
      "dir": "out",
      "firstOutLatency": "52"
    },
    "dst_V_strb_V": {
      "interfaceRef": "dst",
      "dir": "out",
      "firstOutLatency": "52"
    },
    "dst_V_user_V": {
      "interfaceRef": "dst",
      "dir": "out",
      "firstOutLatency": "52"
    },
    "dst_V_last_V": {
      "interfaceRef": "dst",
      "dir": "out",
      "firstOutLatency": "52"
    },
    "dst_V_id_V": {
      "interfaceRef": "dst",
      "dir": "out",
      "firstOutLatency": "52"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "stream"},
    "Metrics": {"stream": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "54",
          "LatencyWorst": "54",
          "PipelineII": "2",
          "PipelineDepth": "55",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "10.687"
        },
        "Area": {
          "BRAM_18K": "12",
          "DSP48E": "14",
          "FF": "10985",
          "LUT": "8604"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-01-07 01:44:58 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
