<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: RCC Registers</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group__rcc__registers.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">RCC Registers<div class="ingroups"><a class="el" href="group__STM32F4xx__defines.html">STM32F4xx Defines</a> &raquo; <a class="el" href="group__rcc__defines.html">RCC Defines</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Reset / Clock Control Registers.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for RCC Registers:</div>
<div class="dyncontent">
<div class="center"><img src="group__rcc__registers.png" border="0" usemap="#agroup____rcc____registers" alt=""/></div>
<map name="agroup____rcc____registers" id="agroup____rcc____registers">
<area shape="rect" href="group__rcc__bdcr__values.html" title="Backup Domain control register values." alt="" coords="343,5,483,31"/>
<area shape="rect" href="group__rcc__cfgr__values.html" title="Clock Configuration register values." alt="" coords="343,55,482,80"/>
<area shape="rect" href="group__rcc__cir__values.html" title="Clock Interrupt register values." alt="" coords="350,104,475,129"/>
<area shape="rect" href="group__rcc__ckgatenr__values.html" title="Allows to enable or disable the clock gating for the specified IPs." alt="" coords="335,153,490,179"/>
<area shape="rect" href="group__rcc__cr__values.html" title="Clock Control register values." alt="" coords="352,203,473,228"/>
<area shape="rect" href="group__rcc__csr__values.html" title="Clock control and status register values." alt="" coords="348,252,477,277"/>
<area shape="rect" href="group__rcc__defines.html" title="Defined Constants and Types for the STM32F4xx Reset and Clock Control" alt="" coords="5,203,108,228"/>
<area shape="rect" title="Reset / Clock Control Registers." alt="" coords="156,203,271,228"/>
<area shape="rect" href="group__rcc__pllcfgr__values.html" title="PLL Configuration register values." alt="" coords="332,301,493,327"/>
<area shape="rect" href="group__rcc__pllded__values.html" title="PLL and other dedicated clock register values." alt="" coords="319,351,507,376"/>
<area shape="rect" href="group__rcc__sscgr__values.html" title="Spread spectrum clock generation register values." alt="" coords="339,400,486,425"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group__rcc__cr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cr__values.html">RCC_CR values</a></td></tr>
<tr class="memdesc:group__rcc__cr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Control register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllcfgr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllcfgr__values.html">RCC_PLLCFGR values</a></td></tr>
<tr class="memdesc:group__rcc__pllcfgr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Configuration register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__values.html">RCC_CFGR values</a></td></tr>
<tr class="memdesc:group__rcc__cfgr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Configuration register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cir__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cir__values.html">RCC_CIR values</a></td></tr>
<tr class="memdesc:group__rcc__cir__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Interrupt register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__bdcr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__bdcr__values.html">RCC_BDCR values</a></td></tr>
<tr class="memdesc:group__rcc__bdcr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backup Domain control register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__csr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__csr__values.html">RCC_CSR values</a></td></tr>
<tr class="memdesc:group__rcc__csr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control and status register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__sscgr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__sscgr__values.html">RCC_SSCGR values</a></td></tr>
<tr class="memdesc:group__rcc__sscgr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spread spectrum clock generation register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__pllded__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__pllded__values.html">RCC_PLLxxx/DCKy values</a></td></tr>
<tr class="memdesc:group__rcc__pllded__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL and other dedicated clock register values. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ckgatenr__values"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ckgatenr__values.html">RCC_CKGATENR bits</a></td></tr>
<tr class="memdesc:group__rcc__ckgatenr__values"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allows to enable or disable the clock gating for the specified IPs. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="memdesc:ga3465fac46f8d87fc7e243765777af052"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control register.  <a href="group__rcc__registers.html#ga3465fac46f8d87fc7e243765777af052">More...</a><br /></td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838793cbec63d7be4f2ec76c8f605de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">RCC_PLLCFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="memdesc:ga838793cbec63d7be4f2ec76c8f605de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Configuration register.  <a href="group__rcc__registers.html#ga838793cbec63d7be4f2ec76c8f605de0">More...</a><br /></td></tr>
<tr class="separator:ga838793cbec63d7be4f2ec76c8f605de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="memdesc:ga8f7780f390ef4cbb05efa06554ba0998"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Configuration register.  <a href="group__rcc__registers.html#ga8f7780f390ef4cbb05efa06554ba0998">More...</a><br /></td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="memdesc:ga10536e1ad45c689f571d5de3d7b3de55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock interrupt register.  <a href="group__rcc__registers.html#ga10536e1ad45c689f571d5de3d7b3de55">More...</a><br /></td></tr>
<tr class="separator:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc67cc30c669987522dc73d26b960a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga0bc67cc30c669987522dc73d26b960a8">RCC_AHB1RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td></tr>
<tr class="memdesc:ga0bc67cc30c669987522dc73d26b960a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral reset register.  <a href="group__rcc__registers.html#ga0bc67cc30c669987522dc73d26b960a8">More...</a><br /></td></tr>
<tr class="separator:ga0bc67cc30c669987522dc73d26b960a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04629713149ad47d52316341118bcea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gad04629713149ad47d52316341118bcea">RCC_AHB2RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td></tr>
<tr class="memdesc:gad04629713149ad47d52316341118bcea"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 peripheral reset register.  <a href="group__rcc__registers.html#gad04629713149ad47d52316341118bcea">More...</a><br /></td></tr>
<tr class="separator:gad04629713149ad47d52316341118bcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bf377d674c00770c5a4826dcc55df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gac3bf377d674c00770c5a4826dcc55df3">RCC_AHB3RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="memdesc:gac3bf377d674c00770c5a4826dcc55df3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB3 peripheral reset register.  <a href="group__rcc__registers.html#gac3bf377d674c00770c5a4826dcc55df3">More...</a><br /></td></tr>
<tr class="separator:gac3bf377d674c00770c5a4826dcc55df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga758db6d69dc2816cd403e5361ab124f2">RCC_APB1RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="memdesc:ga758db6d69dc2816cd403e5361ab124f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 peripheral reset register.  <a href="group__rcc__registers.html#ga758db6d69dc2816cd403e5361ab124f2">More...</a><br /></td></tr>
<tr class="separator:ga758db6d69dc2816cd403e5361ab124f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gaec8fff978fdbc3903c85e1bb5b4fa698">RCC_APB2RSTR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td></tr>
<tr class="memdesc:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 peripheral reset register.  <a href="group__rcc__registers.html#gaec8fff978fdbc3903c85e1bb5b4fa698">More...</a><br /></td></tr>
<tr class="separator:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305184464592fe039a4e47e9d88bdcc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga305184464592fe039a4e47e9d88bdcc4">RCC_AHB1ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x30)</td></tr>
<tr class="memdesc:ga305184464592fe039a4e47e9d88bdcc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral enable register.  <a href="group__rcc__registers.html#ga305184464592fe039a4e47e9d88bdcc4">More...</a><br /></td></tr>
<tr class="separator:ga305184464592fe039a4e47e9d88bdcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcc4a3f4dee7483eccb6f58712f718b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga5fcc4a3f4dee7483eccb6f58712f718b">RCC_AHB2ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x34)</td></tr>
<tr class="memdesc:ga5fcc4a3f4dee7483eccb6f58712f718b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 peripheral enable register.  <a href="group__rcc__registers.html#ga5fcc4a3f4dee7483eccb6f58712f718b">More...</a><br /></td></tr>
<tr class="separator:ga5fcc4a3f4dee7483eccb6f58712f718b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada267a9e207dd882e7e8a40b7a2e8a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gada267a9e207dd882e7e8a40b7a2e8a15">RCC_AHB3ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x38)</td></tr>
<tr class="memdesc:gada267a9e207dd882e7e8a40b7a2e8a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB3 peripheral enable register.  <a href="group__rcc__registers.html#gada267a9e207dd882e7e8a40b7a2e8a15">More...</a><br /></td></tr>
<tr class="separator:gada267a9e207dd882e7e8a40b7a2e8a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x40)</td></tr>
<tr class="memdesc:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 peripheral enable register.  <a href="group__rcc__registers.html#gad4baa1f26b04719fe3d4e2f02d7dde40">More...</a><br /></td></tr>
<tr class="separator:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga6d4cd87f49d551c356fed82cbbddc5a4">RCC_APB2ENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x44)</td></tr>
<tr class="memdesc:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 peripheral enable register.  <a href="group__rcc__registers.html#ga6d4cd87f49d551c356fed82cbbddc5a4">More...</a><br /></td></tr>
<tr class="separator:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840cfbe16cf7de99465d760b34bd9911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga840cfbe16cf7de99465d760b34bd9911">RCC_AHB1LPENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x50)</td></tr>
<tr class="memdesc:ga840cfbe16cf7de99465d760b34bd9911"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral enable in low power register.  <a href="group__rcc__registers.html#ga840cfbe16cf7de99465d760b34bd9911">More...</a><br /></td></tr>
<tr class="separator:ga840cfbe16cf7de99465d760b34bd9911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2725fc6dd9cb9c3985626851903927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga1f2725fc6dd9cb9c3985626851903927">RCC_AHB2LPENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x54)</td></tr>
<tr class="memdesc:ga1f2725fc6dd9cb9c3985626851903927"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 peripheral enable in low power register.  <a href="group__rcc__registers.html#ga1f2725fc6dd9cb9c3985626851903927">More...</a><br /></td></tr>
<tr class="separator:ga1f2725fc6dd9cb9c3985626851903927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018a587dbe5e569005994622a1c655ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga018a587dbe5e569005994622a1c655ae">RCC_AHB3LPENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x58)</td></tr>
<tr class="memdesc:ga018a587dbe5e569005994622a1c655ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB3 peripheral enable in low power register.  <a href="group__rcc__registers.html#ga018a587dbe5e569005994622a1c655ae">More...</a><br /></td></tr>
<tr class="separator:ga018a587dbe5e569005994622a1c655ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdab24cef8523735eb7f941909a017f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga3cdab24cef8523735eb7f941909a017f">RCC_APB1LPENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x60)</td></tr>
<tr class="memdesc:ga3cdab24cef8523735eb7f941909a017f"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 peripheral enable in low power register.  <a href="group__rcc__registers.html#ga3cdab24cef8523735eb7f941909a017f">More...</a><br /></td></tr>
<tr class="separator:ga3cdab24cef8523735eb7f941909a017f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0c59ce7225797ae00ffbc428b7e402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gabb0c59ce7225797ae00ffbc428b7e402">RCC_APB2LPENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x64)</td></tr>
<tr class="memdesc:gabb0c59ce7225797ae00ffbc428b7e402"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 peripheral enable in low power register.  <a href="group__rcc__registers.html#gabb0c59ce7225797ae00ffbc428b7e402">More...</a><br /></td></tr>
<tr class="separator:gabb0c59ce7225797ae00ffbc428b7e402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x70)</td></tr>
<tr class="memdesc:gabd13837c4c33c5df3bdff96f8886d438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backup Domain control register.  <a href="group__rcc__registers.html#gabd13837c4c33c5df3bdff96f8886d438">More...</a><br /></td></tr>
<tr class="separator:gabd13837c4c33c5df3bdff96f8886d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x74)</td></tr>
<tr class="memdesc:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock control and status register.  <a href="group__rcc__registers.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">More...</a><br /></td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c150c406167e050b43b8dc06ef6aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gab5c150c406167e050b43b8dc06ef6aa5">RCC_SSCGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x80)</td></tr>
<tr class="memdesc:gab5c150c406167e050b43b8dc06ef6aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spread spectrum clock generation register.  <a href="group__rcc__registers.html#gab5c150c406167e050b43b8dc06ef6aa5">More...</a><br /></td></tr>
<tr class="separator:gab5c150c406167e050b43b8dc06ef6aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0d74f7af3e5b94aceee5240ae580bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga7b0d74f7af3e5b94aceee5240ae580bf">RCC_PLLI2SCFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x84)</td></tr>
<tr class="memdesc:ga7b0d74f7af3e5b94aceee5240ae580bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLI2S configuration register.  <a href="group__rcc__registers.html#ga7b0d74f7af3e5b94aceee5240ae580bf">More...</a><br /></td></tr>
<tr class="separator:ga7b0d74f7af3e5b94aceee5240ae580bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65b17df35e471c9bd60865aad38e2adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga65b17df35e471c9bd60865aad38e2adc">RCC_PLLSAICFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x88)</td></tr>
<tr class="memdesc:ga65b17df35e471c9bd60865aad38e2adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLLSAI configuration register.  <a href="group__rcc__registers.html#ga65b17df35e471c9bd60865aad38e2adc">More...</a><br /></td></tr>
<tr class="separator:ga65b17df35e471c9bd60865aad38e2adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30781fa708e24eec32da6cfad3ffa20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#gae30781fa708e24eec32da6cfad3ffa20">RCC_DCKCFGR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x8C)</td></tr>
<tr class="memdesc:gae30781fa708e24eec32da6cfad3ffa20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Dedicated clocks configuration register.  <a href="group__rcc__registers.html#gae30781fa708e24eec32da6cfad3ffa20">More...</a><br /></td></tr>
<tr class="separator:gae30781fa708e24eec32da6cfad3ffa20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a154f3f87845f6ac735bf4739c2bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga24a154f3f87845f6ac735bf4739c2bc0">RCC_CKGATENR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x90)</td></tr>
<tr class="memdesc:ga24a154f3f87845f6ac735bf4739c2bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC clocks gated enable register.  <a href="group__rcc__registers.html#ga24a154f3f87845f6ac735bf4739c2bc0">More...</a><br /></td></tr>
<tr class="separator:ga24a154f3f87845f6ac735bf4739c2bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c07f38696679588a11d020c15abbe93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__registers.html#ga1c07f38696679588a11d020c15abbe93">RCC_DCKCFGR2</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x94)</td></tr>
<tr class="memdesc:ga1c07f38696679588a11d020c15abbe93"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Dedicated Clocks Configuration Register 2.  <a href="group__rcc__registers.html#ga1c07f38696679588a11d020c15abbe93">More...</a><br /></td></tr>
<tr class="separator:ga1c07f38696679588a11d020c15abbe93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p >Reset / Clock Control Registers. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga305184464592fe039a4e47e9d88bdcc4" name="ga305184464592fe039a4e47e9d88bdcc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga305184464592fe039a4e47e9d88bdcc4">&#9670;&nbsp;</a></span>RCC_AHB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1 peripheral enable register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00076">76</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga840cfbe16cf7de99465d760b34bd9911" name="ga840cfbe16cf7de99465d760b34bd9911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga840cfbe16cf7de99465d760b34bd9911">&#9670;&nbsp;</a></span>RCC_AHB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1LPENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x50)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1 peripheral enable in low power register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00089">89</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga0bc67cc30c669987522dc73d26b960a8" name="ga0bc67cc30c669987522dc73d26b960a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bc67cc30c669987522dc73d26b960a8">&#9670;&nbsp;</a></span>RCC_AHB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB1RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00063">63</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga5fcc4a3f4dee7483eccb6f58712f718b" name="ga5fcc4a3f4dee7483eccb6f58712f718b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5fcc4a3f4dee7483eccb6f58712f718b">&#9670;&nbsp;</a></span>RCC_AHB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x34)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB2 peripheral enable register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00078">78</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga1f2725fc6dd9cb9c3985626851903927" name="ga1f2725fc6dd9cb9c3985626851903927"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1f2725fc6dd9cb9c3985626851903927">&#9670;&nbsp;</a></span>RCC_AHB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2LPENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x54)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB2 peripheral enable in low power register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00091">91</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gad04629713149ad47d52316341118bcea" name="gad04629713149ad47d52316341118bcea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad04629713149ad47d52316341118bcea">&#9670;&nbsp;</a></span>RCC_AHB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB2RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB2 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00065">65</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gada267a9e207dd882e7e8a40b7a2e8a15" name="gada267a9e207dd882e7e8a40b7a2e8a15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada267a9e207dd882e7e8a40b7a2e8a15">&#9670;&nbsp;</a></span>RCC_AHB3ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x38)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB3 peripheral enable register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00080">80</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga018a587dbe5e569005994622a1c655ae" name="ga018a587dbe5e569005994622a1c655ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga018a587dbe5e569005994622a1c655ae">&#9670;&nbsp;</a></span>RCC_AHB3LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3LPENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x58)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB3 peripheral enable in low power register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00093">93</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gac3bf377d674c00770c5a4826dcc55df3" name="gac3bf377d674c00770c5a4826dcc55df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac3bf377d674c00770c5a4826dcc55df3">&#9670;&nbsp;</a></span>RCC_AHB3RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_AHB3RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB3 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00067">67</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gad4baa1f26b04719fe3d4e2f02d7dde40" name="gad4baa1f26b04719fe3d4e2f02d7dde40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad4baa1f26b04719fe3d4e2f02d7dde40">&#9670;&nbsp;</a></span>RCC_APB1ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x40)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 peripheral enable register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00083">83</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga3cdab24cef8523735eb7f941909a017f" name="ga3cdab24cef8523735eb7f941909a017f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3cdab24cef8523735eb7f941909a017f">&#9670;&nbsp;</a></span>RCC_APB1LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1LPENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x60)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 peripheral enable in low power register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00096">96</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga758db6d69dc2816cd403e5361ab124f2" name="ga758db6d69dc2816cd403e5361ab124f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga758db6d69dc2816cd403e5361ab124f2">&#9670;&nbsp;</a></span>RCC_APB1RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB1RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00070">70</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga6d4cd87f49d551c356fed82cbbddc5a4" name="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6d4cd87f49d551c356fed82cbbddc5a4">&#9670;&nbsp;</a></span>RCC_APB2ENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2ENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x44)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 peripheral enable register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00085">85</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gabb0c59ce7225797ae00ffbc428b7e402" name="gabb0c59ce7225797ae00ffbc428b7e402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb0c59ce7225797ae00ffbc428b7e402">&#9670;&nbsp;</a></span>RCC_APB2LPENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2LPENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x64)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 peripheral enable in low power register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00098">98</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gaec8fff978fdbc3903c85e1bb5b4fa698" name="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec8fff978fdbc3903c85e1bb5b4fa698">&#9670;&nbsp;</a></span>RCC_APB2RSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_APB2RSTR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00072">72</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gabd13837c4c33c5df3bdff96f8886d438" name="gabd13837c4c33c5df3bdff96f8886d438"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabd13837c4c33c5df3bdff96f8886d438">&#9670;&nbsp;</a></span>RCC_BDCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_BDCR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x70)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Backup Domain control register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00102">102</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga8f7780f390ef4cbb05efa06554ba0998" name="ga8f7780f390ef4cbb05efa06554ba0998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f7780f390ef4cbb05efa06554ba0998">&#9670;&nbsp;</a></span>RCC_CFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock Configuration register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00059">59</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga10536e1ad45c689f571d5de3d7b3de55" name="ga10536e1ad45c689f571d5de3d7b3de55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10536e1ad45c689f571d5de3d7b3de55">&#9670;&nbsp;</a></span>RCC_CIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CIR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock interrupt register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00061">61</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga24a154f3f87845f6ac735bf4739c2bc0" name="ga24a154f3f87845f6ac735bf4739c2bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga24a154f3f87845f6ac735bf4739c2bc0">&#9670;&nbsp;</a></span>RCC_CKGATENR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CKGATENR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x90)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC clocks gated enable register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00116">116</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga3465fac46f8d87fc7e243765777af052" name="ga3465fac46f8d87fc7e243765777af052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3465fac46f8d87fc7e243765777af052">&#9670;&nbsp;</a></span>RCC_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock control register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00055">55</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga6e483b8da7b5a5da25e9a745bb19f6ec" name="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6e483b8da7b5a5da25e9a745bb19f6ec">&#9670;&nbsp;</a></span>RCC_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CSR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x74)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock control and status register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00104">104</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gae30781fa708e24eec32da6cfad3ffa20" name="gae30781fa708e24eec32da6cfad3ffa20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae30781fa708e24eec32da6cfad3ffa20">&#9670;&nbsp;</a></span>RCC_DCKCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_DCKCFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x8C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Dedicated clocks configuration register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00114">114</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga1c07f38696679588a11d020c15abbe93" name="ga1c07f38696679588a11d020c15abbe93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c07f38696679588a11d020c15abbe93">&#9670;&nbsp;</a></span>RCC_DCKCFGR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_DCKCFGR2&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x94)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Dedicated Clocks Configuration Register 2. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00118">118</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga838793cbec63d7be4f2ec76c8f605de0" name="ga838793cbec63d7be4f2ec76c8f605de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga838793cbec63d7be4f2ec76c8f605de0">&#9670;&nbsp;</a></span>RCC_PLLCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLCFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL Configuration register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00057">57</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga7b0d74f7af3e5b94aceee5240ae580bf" name="ga7b0d74f7af3e5b94aceee5240ae580bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7b0d74f7af3e5b94aceee5240ae580bf">&#9670;&nbsp;</a></span>RCC_PLLI2SCFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLI2SCFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x84)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLI2S configuration register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00110">110</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="ga65b17df35e471c9bd60865aad38e2adc" name="ga65b17df35e471c9bd60865aad38e2adc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65b17df35e471c9bd60865aad38e2adc">&#9670;&nbsp;</a></span>RCC_PLLSAICFGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_PLLSAICFGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x88)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLLSAI configuration register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00112">112</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
<a id="gab5c150c406167e050b43b8dc06ef6aa5" name="gab5c150c406167e050b43b8dc06ef6aa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab5c150c406167e050b43b8dc06ef6aa5">&#9670;&nbsp;</a></span>RCC_SSCGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_SSCGR&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="stm32_2f4_2memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x80)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Spread spectrum clock generation register. </p>

<p class="definition">Definition at line <a class="el" href="f4_2rcc_8h_source.html#l00108">108</a> of file <a class="el" href="f4_2rcc_8h_source.html">f4/rcc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 7 2023 16:11:42 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
