module sipo_tb;
  reg clk,rst,in;
  wire [3:0] q;
  
  sipo DUT(
    .clk(clk),
    .rst(rst),
    .in(in),
    .q(q));
  
  initial clk =0; 
  always #5 clk = ~clk;
  
  initial begin
    $monitor("clk=%b, rst=%b,in=%b,q=%b",clk,rst,in,q);
    in=1; #12;
    in=0; #10;
    in=1; #10;
    in=1; #10;
    in=0; #60;
    $finish;
  end
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, sipo_tb);
  end
endmodule
