<?xml version="1.0" encoding="UTF-8" ?>
<exp:Configuration xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:exp="http://com.marvell.cpa"
	xsi:schemaLocation="http://com.marvell.cpa target.xsd ">
	<!-- Refer PJ1 Datasheet (MV-S105191-00 Rev.2.0) Chapter 4.21 -->
	<!-- The zone of all pj1 EventSets is 0xE000000. The event id configured in saf is (zone | event id). The real hardware 
		event id is ((1 << (0xFFFFF & configured event id)) + 1) -->
	<EventSet name="PMN0" zone="0xE000000">
		<Event id="0x1" name="Cycle count" type="occurrence">
			<Description>Counts the number of clock cycles. Every clock cycle increments the counter</Description>
		</Event>
		<Event id="0x2" name="L1 D-Cache read hit" type="occurrence">
			<Description>Counts the number of data-cache read hits</Description>
		</Event>
		<Event id="0x3" name="L1 D-Cache read miss" type="occurrence">
			<Description>Counts the number of data-cache read misses (including non-cacheable and non-bufferable cache accesses)</Description>
		</Event>
		<Event id="0x4" name="L1 D-Cache write hit" type="occurrence">
			<Description>Counts the number of data-cache write hits</Description>
		</Event>
		<Event id="0x5" name="L1 D-Cache write miss" type="occurrence">
			<Description>Counts the number of data-cache write misses (including non-cacheable and non-bufferable misses)</Description>
		</Event>
		<Event id="0x6" name="Instruction executed" type="occurrence">
			<Description>Counts every time an instruction is retired</Description>
		</Event>
		<Event id="0xA" name="MMU bus request" type="duration">
			<Description>Counts the number of cycles to complete a request via the MMU bus. This request can derive from multiple masters</Description>
		</Event>
		<Event id="0xB" name="L1 I-Cache bus request" type="duration">
			<Description>Counts the number of cycles the Instruction cache requests the bus until the data returns</Description>
		</Event>
		<Event id="0xC" name="Write buffer write latency" type="duration">
			<Description>Counts the number of cycles the write-back buffer requests the bus until the data is written to the bus</Description>
		</Event>
		<Event id="0xD" name="Hold LDM/STM" type="duration">
			<Description>Counts the number of cycles the pipeline is blocked because of multiple load/store operations</Description>
		</Event>
		<Event id="0x12" name="Data write access" type="occurrence" />
		<Event id="0x13" name="Data read access" type="occurrence" />
		<Event id="0x18" name="WMMX2 busy" type="occurrence" />
		<Event id="0x19" name="Predicted branch count" type="occurrence">
			<Description>Counts the number of times a branch is predicted successfully</Description>
		</Event>
		<Event id="0x1D" name="L2-Cache write hit" type="occurrence" />
		<Event id="0x1E" name="L2-Cache write miss" type="occurrence" />
		<Event id="0x1F" name="L2-Cache read count" type="occurrence">
			<Description>The number of L2C cache-to-bus external read requests</Description>
		</Event>
	</EventSet>
</exp:Configuration>
