# FSM
This project demonstrates a basic Moore finite state machine (FSM) implemented in Verilog. In a Moore machine, the output depends only on the current state, not on the input directly. This makes Moore FSMs easier to analyze and often more stable.

FSM for FSM.v
<img width="398" height="141" alt="Screenshot 2025-07-29 041759" src="https://github.com/user-attachments/assets/eb31c038-950c-4904-8b0a-2b9f1eda7b74" />

FSM for FSM2.V
<img width="459" height="141" alt="image" src="https://github.com/user-attachments/assets/4da726a7-8111-4d2c-b60f-4f0a69bde2f8" />


