# Reading C:/Microsemi/Libero_SoC_v12.1/ModelSim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library presynth already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap presynth presynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap SmartFusion2 C:/Microsemi/Libero_SoC_v12.1/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# INFO: Simulation library COREABC_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap COREABC_LIB COREABC_LIB 
# Modifying modelsim.ini
# INFO: Simulation library COREAPB3_LIB already exists
# Model Technology ModelSim Microsemi vmap 10.7c Lib Mapping Utility 2018.10 Oct 15 2018
# vmap COREAPB3_LIB COREAPB3_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 19:00:17 on Feb 03,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/hdl/timer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer
# -- Compiling architecture architecture_timer of timer
# ** Warning: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/hdl/timer.vhd(24): Nonresolved signal 'counter' may have multiple sources.
#   Drivers:
#     C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/hdl/timer.vhd(45):Process line__45
#        Driven at:
#           C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/hdl/timer.vhd(48)
#     C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/hdl/timer.vhd(30):Process line__30
#        Driven at:
#           C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/hdl/timer.vhd(33)
# End time: 19:00:17 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 19:00:18 on Feb 03,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/hdl/Sigma_Delta_LVDS_ADC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sigma_Delta_LVDS_ADC
# -- Compiling architecture architecture_Sigma_Delta_LVDS_ADC of Sigma_Delta_LVDS_ADC
# End time: 19:00:18 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 19:00:18 on Feb 03,2020
# vcom -reportprogress 300 -2008 -explicit -work COREAPB3_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package components
# End time: 19:00:18 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 19:00:18 on Feb 03,2020
# vcom -reportprogress 300 -2008 -explicit -work COREABC_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/component/work/COREABC_C0/COREABC_C0_0/coreparameters_tgi.vhd 
# -- Loading package STANDARD
# -- Compiling package COREABC_C0_COREABC_C0_0_coreparameters_tgi
# End time: 19:00:18 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 19:00:18 on Feb 03,2020
# vcom -reportprogress 300 -2008 -explicit -work COREABC_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/components.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package COREABC_C0_COREABC_C0_0_components
# End time: 19:00:18 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 19:00:18 on Feb 03,2020
# vcom -reportprogress 300 -2008 -explicit -work COREABC_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/core/support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling package COREABC_C0_COREABC_C0_0_support
# -- Compiling package body COREABC_C0_COREABC_C0_0_support
# -- Loading package COREABC_C0_COREABC_C0_0_support
# End time: 19:00:18 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 19:00:18 on Feb 03,2020
# vcom -reportprogress 300 -2008 -explicit -work COREABC_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/test/misc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package COREABC_C0_COREABC_C0_0_misc
# -- Compiling package body COREABC_C0_COREABC_C0_0_misc
# -- Loading package COREABC_C0_COREABC_C0_0_misc
# End time: 19:00:18 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 19:00:18 on Feb 03,2020
# vcom -reportprogress 300 -2008 -explicit -work COREABC_LIB C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/component/work/COREABC_C0/COREABC_C0_0/rtl/vhdl/test/textio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package COREABC_C0_COREABC_C0_0_misc
# -- Compiling package COREABC_C0_COREABC_C0_0_textio
# -- Compiling package body COREABC_C0_COREABC_C0_0_textio
# -- Loading package COREABC_C0_COREABC_C0_0_textio
# -- Loading package std_logic_arith
# -- Loading package COREABC_C0_COREABC_C0_0_textio
# -- Compiling entity COREABC_C0_COREABC_C0_0_textio_test
# -- Compiling architecture TB of COREABC_C0_COREABC_C0_0_textio_test
# End time: 19:00:19 on Feb 03,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 10.7c Compiler 2018.10 Oct 15 2018
# Start time: 19:00:19 on Feb 03,2020
# vcom -reportprogress 300 -2008 -explicit -work presynth C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/stimulus/Sigma_Delta_ADC_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package util
# -- Compiling entity Sigma_Delta_ADC_tb
# -- Compiling architecture behavioral of Sigma_Delta_ADC_tb
# ** Warning: C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/stimulus/Sigma_Delta_ADC_tb.vhd(61): (vcom-1013) Subtype of "std.STANDARD.NATURAL" depends on value of signal "SMPL_CNT_MAX_spy".
# End time: 19:00:19 on Feb 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -L SmartFusion2 -L presynth -L COREABC_LIB -L COREAPB3_LIB -t 100ps presynth.Sigma_Delta_ADC_tb 
# Start time: 19:00:19 on Feb 03,2020
# //  ModelSim Microsemi 10.7c Oct 15 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading modelsim_lib.util(body)
# Loading presynth.sigma_delta_adc_tb(behavioral)
# Loading presynth.sigma_delta_lvds_adc(architecture_sigma_delta_lvds_adc)
# Loading presynth.timer(architecture_timer)
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/stimulus/Sigma_Delta_ADC_tb.vhd] : Mirroring the value of '/sigma_delta_adc_tb/Sigma_Delta_LVDS_ADC_0/sample_CLK' onto '/sigma_delta_adc_tb/sample_CLK_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/stimulus/Sigma_Delta_ADC_tb.vhd] : Mirroring the value of '/sigma_delta_adc_tb/Sigma_Delta_LVDS_ADC_0/analog_FF' onto '/sigma_delta_adc_tb/analog_FF_spy'.
# ** Error: (vsim-3571) init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/stimulus/Sigma_Delta_ADC_tb.vhd] : Type (1140) of object '/sigma_delta_adc_tb/Sigma_Delta_LVDS_ADC_0/SMPL_CNT_MAX' not recognized.
#    Time: 0 ps  Iteration: 0  Instance: /sigma_delta_adc_tb
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/stimulus/Sigma_Delta_ADC_tb.vhd] : Mirroring the value of '/sigma_delta_adc_tb/Sigma_Delta_LVDS_ADC_0/sample_counter' onto '/sigma_delta_adc_tb/sample_counter_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/stimulus/Sigma_Delta_ADC_tb.vhd] : Mirroring the value of '/sigma_delta_adc_tb/Sigma_Delta_LVDS_ADC_0/pwm_quantized_value' onto '/sigma_delta_adc_tb/pwm_quantized_value_spy'.
# ** Note: init_signal_spy [C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Sigma_Delta_ADC/stimulus/Sigma_Delta_ADC_tb.vhd] : Mirroring the value of '/sigma_delta_adc_tb/Sigma_Delta_LVDS_ADC_0/pulse_accumulator' onto '/sigma_delta_adc_tb/pulse_accumulator_spy'.
run
run
# End time: 19:02:31 on Feb 03,2020, Elapsed time: 0:02:12
# Errors: 1, Warnings: 0
