
---------- Begin Simulation Statistics ----------
host_inst_rate                                 524883                       # Simulator instruction rate (inst/s)
host_mem_usage                                 395992                       # Number of bytes of host memory used
host_seconds                                    38.10                       # Real time elapsed on the host
host_tick_rate                              473425421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.018039                       # Number of seconds simulated
sim_ticks                                 18039344500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3319435                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 22921.249788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 19279.835391                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3225067                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     2163032500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.028429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                94368                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             10290                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1621010000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.025329                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           84078                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2822830                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 38720.844169                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 36680.795610                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2817831                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency     193565500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.001771                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                4999                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits             1353                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency    133701500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.001291                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           3645                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 28040.086207                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  69.471511                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1160                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets     32526500                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6142265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 23716.102932                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 20002.866979                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6042898                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      2356598000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.016178                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 99367                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              11643                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1754711500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.014282                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            87723                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.980729                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1004.266328                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6142265                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 23716.102932                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 20002.866979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6042898                       # number of overall hits
system.cpu.dcache.overall_miss_latency     2356598000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.016178                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                99367                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             11643                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1754711500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.014282                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           87723                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  85975                       # number of replacements
system.cpu.dcache.sampled_refs                  86999                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1004.266328                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6043952                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           502131710000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     3602                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       1                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           1                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12240239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 48076.923077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency        57000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12240226                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         625000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       456000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        22000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1360025.111111                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        22000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12240239                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 48076.923077                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency        57000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12240226                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          625000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       456000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012812                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.559763                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12240239                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 48076.923077                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency        57000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12240226                       # number of overall hits
system.cpu.icache.overall_miss_latency         625000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       456000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.559763                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12240226                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 54007.451592                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       510424425                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                  9451                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2921                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     57574.340528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 41680.400000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         1670                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency             72025500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.428278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       1251                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency        52100500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.427936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  1250                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      84087                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       57892.299068                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  42185.176039                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          69816                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              826181000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.169717                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        14271                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                        97                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         597890500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.168552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   14173                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     725                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56842.068966                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40899.310345                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            41210500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       725                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency       29652000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  725                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     3602                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         3602                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           2.857863                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       87008                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        57866.673109                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   42144.265059                       # average overall mshr miss latency
system.l2.demand_hits                           71486                       # number of demand (read+write) hits
system.l2.demand_miss_latency               898206500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.178397                       # miss rate for demand accesses
system.l2.demand_misses                         15522                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                         97                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          649991000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.177260                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    15423                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.545674                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.047703                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   8940.317993                       # Average occupied blocks per context
system.l2.occ_blocks::1                    781.560553                       # Average occupied blocks per context
system.l2.overall_accesses                      87008                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       57866.673109                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  46651.741779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          71486                       # number of overall hits
system.l2.overall_miss_latency              898206500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.178397                       # miss rate for overall accesses
system.l2.overall_misses                        15522                       # number of overall misses
system.l2.overall_mshr_hits                        97                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        1160415425                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.285882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24874                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.724368                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          6846                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          175                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified         9842                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued             9451                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit          216                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9875                       # number of replacements
system.l2.sampled_refs                          24800                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       9721.878545                       # Cycle average of tags in use
system.l2.total_refs                            70875                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1317                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2972120                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2969257                       # DTB hits
system.switch_cpus.dtb.data_misses               2863                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1546660                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1543848                       # DTB read hits
system.switch_cpus.dtb.read_misses               2812                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1425460                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1425409                       # DTB write hits
system.switch_cpus.dtb.write_misses                51                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10002866                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10002865                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27800348                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2972120                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        2035545                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      2097209                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect       158760                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      2158740                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        2314217                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1623752                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        94560                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      7786373                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.335475                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.778732                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3213203     41.27%     41.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2839693     36.47%     77.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       167744      2.15%     79.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        73847      0.95%     80.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       754653      9.69%     90.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       632915      8.13%     98.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         6187      0.08%     98.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         3571      0.05%     98.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        94560      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      7786373                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10398508                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1606582                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3004003                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts       158756                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10398508                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2851576                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.827834                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.827834                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        60444                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved       151273                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     14452662                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4481874                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3241305                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       477286                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         2749                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3541896                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3535479                       # DTB hits
system.switch_cpus_1.dtb.data_misses             6417                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1913421                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1907260                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             6161                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1628475                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1628219                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             256                       # DTB write misses
system.switch_cpus_1.fetch.Branches           2314217                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2237372                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5524479                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        42800                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             14704482                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        177518                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.279551                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2237372                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      2035545                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.776260                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      8263659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.779415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.710501                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4976552     60.22%     60.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         790795      9.57%     69.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         175744      2.13%     71.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          52619      0.64%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         589226      7.13%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         619239      7.49%     87.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          31750      0.38%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         461129      5.58%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         566605      6.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      8263659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 14681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1981525                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              866250                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.434047                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3541896                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1628475                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         8707721                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11791829                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.764865                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6660229                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.424420                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11800985                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts       172241                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          4578                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2009574                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       390996                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1703702                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13343633                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1913421                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       152516                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11871529                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           77                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       477286                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles          181                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked         4481                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads       127281                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses        10419                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation        11940                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       402991                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       306280                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        11940                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        28368                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       143873                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.207972                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.207972                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8444006     70.23%     70.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     70.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     70.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     70.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     70.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     70.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     70.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     70.23% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1928448     16.04%     86.26% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1651592     13.74%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12024046                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt         5875                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000489                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu         5626     95.76%     95.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     95.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     95.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     95.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     95.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     95.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     95.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     95.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     95.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead          189      3.22%     98.98% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite           60      1.02%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      8263659                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.455051                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.314309                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2204274     26.67%     26.67% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2530351     30.62%     57.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2318095     28.05%     85.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       190356      2.30%     87.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       854353     10.34%     97.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       134335      1.63%     99.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        26117      0.32%     99.93% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         5576      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          202      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      8263659                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.452471                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12477383                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12024046                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2196087                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         1787                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       835232                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2237373                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2237372                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       614999                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       575154                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2009574                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1703702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                8278340                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        41856                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6978824                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          304                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      4534035                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        17480                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1864                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18935952                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14245255                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9314325                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3191116                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       477286                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles        19365                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      2335488                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        36813                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                   627                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
