Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 25 17:03:58 2022
| Host         : sim-ro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.214        0.000                      0                  258        0.265        0.000                      0                  258        4.500        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.214        0.000                      0                  258        0.265        0.000                      0                  258        4.500        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig02/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.091ns  (logic 1.070ns (21.019%)  route 4.021ns (78.981%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.608     5.210    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  count_reg[15]/Q
                         net (fo=2, routed)           0.859     6.525    count_reg_n_0_[15]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     6.649 f  count[0]_i_9/O
                         net (fo=1, routed)           0.412     7.061    count[0]_i_9_n_0
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  count[0]_i_7/O
                         net (fo=1, routed)           0.575     7.760    count[0]_i_7_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  count[0]_i_3/O
                         net (fo=1, routed)           0.609     8.493    count[0]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.617 f  count[0]_i_2/O
                         net (fo=3, routed)           0.557     9.174    count[0]_i_2_n_0
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.118     9.292 r  count[31]_i_1__0/O
                         net (fo=70, routed)          1.009    10.301    decimal_reg_in
    DSP48_X0Y50          DSP48E1                                      r  dig02/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.585    15.007    CLK100MHZ_IBUF_BUFG
    DSP48_X0Y50          DSP48E1                                      r  dig02/CLK
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.231    
    DSP48_X0Y50          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.716    14.515    dig02
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.076ns (20.993%)  route 4.049ns (79.007%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.608     5.210    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  count_reg[15]/Q
                         net (fo=2, routed)           0.859     6.525    count_reg_n_0_[15]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     6.649 f  count[0]_i_9/O
                         net (fo=1, routed)           0.412     7.061    count[0]_i_9_n_0
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  count[0]_i_7/O
                         net (fo=1, routed)           0.575     7.760    count[0]_i_7_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  count[0]_i_3/O
                         net (fo=1, routed)           0.609     8.493    count[0]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.617 f  count[0]_i_2/O
                         net (fo=3, routed)           0.557     9.174    count[0]_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     9.298 r  dig0[3]_i_1/O
                         net (fo=26, routed)          1.038    10.336    dig0
    SLICE_X12Y128        FDRE                                         r  dig1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y128        FDRE                                         r  dig1_reg[1]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X12Y128        FDRE (Setup_fdre_C_R)       -0.524    14.618    dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.282ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.076ns (20.993%)  route 4.049ns (79.007%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.608     5.210    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  count_reg[15]/Q
                         net (fo=2, routed)           0.859     6.525    count_reg_n_0_[15]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     6.649 f  count[0]_i_9/O
                         net (fo=1, routed)           0.412     7.061    count[0]_i_9_n_0
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  count[0]_i_7/O
                         net (fo=1, routed)           0.575     7.760    count[0]_i_7_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  count[0]_i_3/O
                         net (fo=1, routed)           0.609     8.493    count[0]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.617 f  count[0]_i_2/O
                         net (fo=3, routed)           0.557     9.174    count[0]_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     9.298 r  dig0[3]_i_1/O
                         net (fo=26, routed)          1.038    10.336    dig0
    SLICE_X12Y128        FDRE                                         r  dig5_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y128        FDRE                                         r  dig5_reg[2]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X12Y128        FDRE (Setup_fdre_C_R)       -0.524    14.618    dig5_reg[2]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.282    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.076ns (21.031%)  route 4.040ns (78.969%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.608     5.210    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  count_reg[15]/Q
                         net (fo=2, routed)           0.859     6.525    count_reg_n_0_[15]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     6.649 f  count[0]_i_9/O
                         net (fo=1, routed)           0.412     7.061    count[0]_i_9_n_0
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  count[0]_i_7/O
                         net (fo=1, routed)           0.575     7.760    count[0]_i_7_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  count[0]_i_3/O
                         net (fo=1, routed)           0.609     8.493    count[0]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.617 f  count[0]_i_2/O
                         net (fo=3, routed)           0.557     9.174    count[0]_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     9.298 r  dig0[3]_i_1/O
                         net (fo=26, routed)          1.029    10.327    dig0
    SLICE_X14Y128        FDRE                                         r  dig0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y128        FDRE                                         r  dig0_reg[0]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X14Y128        FDRE (Setup_fdre_C_R)       -0.524    14.618    dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.076ns (21.031%)  route 4.040ns (78.969%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.608     5.210    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  count_reg[15]/Q
                         net (fo=2, routed)           0.859     6.525    count_reg_n_0_[15]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     6.649 f  count[0]_i_9/O
                         net (fo=1, routed)           0.412     7.061    count[0]_i_9_n_0
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  count[0]_i_7/O
                         net (fo=1, routed)           0.575     7.760    count[0]_i_7_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  count[0]_i_3/O
                         net (fo=1, routed)           0.609     8.493    count[0]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.617 f  count[0]_i_2/O
                         net (fo=3, routed)           0.557     9.174    count[0]_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     9.298 r  dig0[3]_i_1/O
                         net (fo=26, routed)          1.029    10.327    dig0
    SLICE_X14Y128        FDRE                                         r  dig1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y128        FDRE                                         r  dig1_reg[0]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X14Y128        FDRE (Setup_fdre_C_R)       -0.524    14.618    dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.116ns  (logic 1.076ns (21.031%)  route 4.040ns (78.969%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.608     5.210    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  count_reg[15]/Q
                         net (fo=2, routed)           0.859     6.525    count_reg_n_0_[15]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     6.649 f  count[0]_i_9/O
                         net (fo=1, routed)           0.412     7.061    count[0]_i_9_n_0
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  count[0]_i_7/O
                         net (fo=1, routed)           0.575     7.760    count[0]_i_7_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  count[0]_i_3/O
                         net (fo=1, routed)           0.609     8.493    count[0]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.617 f  count[0]_i_2/O
                         net (fo=3, routed)           0.557     9.174    count[0]_i_2_n_0
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     9.298 r  dig0[3]_i_1/O
                         net (fo=26, routed)          1.029    10.327    dig0
    SLICE_X14Y128        FDRE                                         r  dig2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.496    14.918    CLK100MHZ_IBUF_BUFG
    SLICE_X14Y128        FDRE                                         r  dig2_reg[0]/C
                         clock pessimism              0.259    15.177    
                         clock uncertainty           -0.035    15.142    
    SLICE_X14Y128        FDRE (Setup_fdre_C_R)       -0.524    14.618    dig2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.618    
                         arrival time                         -10.327    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.070ns (20.474%)  route 4.156ns (79.526%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.608     5.210    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  count_reg[15]/Q
                         net (fo=2, routed)           0.859     6.525    count_reg_n_0_[15]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     6.649 f  count[0]_i_9/O
                         net (fo=1, routed)           0.412     7.061    count[0]_i_9_n_0
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  count[0]_i_7/O
                         net (fo=1, routed)           0.575     7.760    count[0]_i_7_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  count[0]_i_3/O
                         net (fo=1, routed)           0.609     8.493    count[0]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.617 f  count[0]_i_2/O
                         net (fo=3, routed)           0.557     9.174    count[0]_i_2_n_0
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.118     9.292 r  count[31]_i_1__0/O
                         net (fo=70, routed)          1.145    10.437    decimal_reg_in
    SLICE_X15Y127        FDRE                                         r  dig2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig2_reg[3]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.407    14.733    dig2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.070ns (20.474%)  route 4.156ns (79.526%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.608     5.210    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  count_reg[15]/Q
                         net (fo=2, routed)           0.859     6.525    count_reg_n_0_[15]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     6.649 f  count[0]_i_9/O
                         net (fo=1, routed)           0.412     7.061    count[0]_i_9_n_0
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  count[0]_i_7/O
                         net (fo=1, routed)           0.575     7.760    count[0]_i_7_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  count[0]_i_3/O
                         net (fo=1, routed)           0.609     8.493    count[0]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.617 f  count[0]_i_2/O
                         net (fo=3, routed)           0.557     9.174    count[0]_i_2_n_0
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.118     9.292 r  count[31]_i_1__0/O
                         net (fo=70, routed)          1.145    10.437    decimal_reg_in
    SLICE_X15Y127        FDRE                                         r  dig3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[2]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.407    14.733    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.070ns (20.474%)  route 4.156ns (79.526%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.608     5.210    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  count_reg[15]/Q
                         net (fo=2, routed)           0.859     6.525    count_reg_n_0_[15]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     6.649 f  count[0]_i_9/O
                         net (fo=1, routed)           0.412     7.061    count[0]_i_9_n_0
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  count[0]_i_7/O
                         net (fo=1, routed)           0.575     7.760    count[0]_i_7_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  count[0]_i_3/O
                         net (fo=1, routed)           0.609     8.493    count[0]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.617 f  count[0]_i_2/O
                         net (fo=3, routed)           0.557     9.174    count[0]_i_2_n_0
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.118     9.292 r  count[31]_i_1__0/O
                         net (fo=70, routed)          1.145    10.437    decimal_reg_in
    SLICE_X15Y127        FDRE                                         r  dig3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[3]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.407    14.733    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.070ns (20.474%)  route 4.156ns (79.526%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.608     5.210    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.456     5.666 r  count_reg[15]/Q
                         net (fo=2, routed)           0.859     6.525    count_reg_n_0_[15]
    SLICE_X29Y126        LUT4 (Prop_lut4_I0_O)        0.124     6.649 f  count[0]_i_9/O
                         net (fo=1, routed)           0.412     7.061    count[0]_i_9_n_0
    SLICE_X29Y125        LUT5 (Prop_lut5_I4_O)        0.124     7.185 f  count[0]_i_7/O
                         net (fo=1, routed)           0.575     7.760    count[0]_i_7_n_0
    SLICE_X29Y124        LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  count[0]_i_3/O
                         net (fo=1, routed)           0.609     8.493    count[0]_i_3_n_0
    SLICE_X29Y127        LUT6 (Prop_lut6_I0_O)        0.124     8.617 f  count[0]_i_2/O
                         net (fo=3, routed)           0.557     9.174    count[0]_i_2_n_0
    SLICE_X29Y126        LUT2 (Prop_lut2_I0_O)        0.118     9.292 r  count[31]_i_1__0/O
                         net (fo=70, routed)          1.145    10.437    decimal_reg_in
    SLICE_X15Y127        FDRE                                         r  dig4_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.494    14.916    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.259    15.175    
                         clock uncertainty           -0.035    15.140    
    SLICE_X15Y127        FDRE (Setup_fdre_C_CE)      -0.407    14.733    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.437    
  -------------------------------------------------------------------
                         slack                                  4.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.300%)  route 0.170ns (47.700%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.551     1.470    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y125        FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y125        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  segment1/XLXI_47/clk_div_reg/Q
                         net (fo=4, routed)           0.170     1.781    segment1/XLXI_47/CLK
    SLICE_X37Y125        LUT5 (Prop_lut5_I4_O)        0.045     1.826 r  segment1/XLXI_47/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.826    segment1/XLXI_47/clk_div_i_1_n_0
    SLICE_X37Y125        FDRE                                         r  segment1/XLXI_47/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.819     1.984    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y125        FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X37Y125        FDRE (Hold_fdre_C_D)         0.091     1.561    segment1/XLXI_47/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.553     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y124        FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDRE (Prop_fdre_C_Q)         0.141     1.613 f  count_reg[0]/Q
                         net (fo=4, routed)           0.180     1.794    count_reg_n_0_[0]
    SLICE_X29Y124        LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.839    count[0]
    SLICE_X29Y124        FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y124        FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X29Y124        FDRE (Hold_fdre_C_D)         0.091     1.563    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.553     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y125        FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y125        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_reg[11]/Q
                         net (fo=2, routed)           0.133     1.746    count_reg_n_0_[11]
    SLICE_X28Y125        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    data0[11]
    SLICE_X28Y125        FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y125        FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X28Y125        FDRE (Hold_fdre_C_D)         0.105     1.577    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.557     1.476    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y129        FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y129        FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count_reg[27]/Q
                         net (fo=2, routed)           0.133     1.750    count_reg_n_0_[27]
    SLICE_X28Y129        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.861 r  count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.861    data0[27]
    SLICE_X28Y129        FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.825     1.990    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y129        FDRE                                         r  count_reg[27]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X28Y129        FDRE (Hold_fdre_C_D)         0.105     1.581    count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.553     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y124        FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y124        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  count_reg[7]/Q
                         net (fo=2, routed)           0.133     1.746    count_reg_n_0_[7]
    SLICE_X28Y124        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.857 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    data0[7]
    SLICE_X28Y124        FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y124        FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X28Y124        FDRE (Hold_fdre_C_D)         0.105     1.577    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.556     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y128        FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y128        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_reg[23]/Q
                         net (fo=2, routed)           0.133     1.749    count_reg_n_0_[23]
    SLICE_X28Y128        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    data0[23]
    SLICE_X28Y128        FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.824     1.989    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y128        FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X28Y128        FDRE (Hold_fdre_C_D)         0.105     1.580    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.556     1.475    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y127        FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_reg[19]/Q
                         net (fo=2, routed)           0.133     1.749    count_reg_n_0_[19]
    SLICE_X28Y127        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    data0[19]
    SLICE_X28Y127        FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.822     1.988    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y127        FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.512     1.475    
    SLICE_X28Y127        FDRE (Hold_fdre_C_D)         0.105     1.580    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.552     1.471    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y122        FDRE                                         r  segment1/XLXI_47/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.141     1.612 f  segment1/XLXI_47/count_reg[0]/Q
                         net (fo=3, routed)           0.185     1.797    segment1/XLXI_47/count[0]
    SLICE_X40Y122        LUT1 (Prop_lut1_I0_O)        0.045     1.842 r  segment1/XLXI_47/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    segment1/XLXI_47/count_0[0]
    SLICE_X40Y122        FDRE                                         r  segment1/XLXI_47/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.821     1.986    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y122        FDRE                                         r  segment1/XLXI_47/count_reg[0]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X40Y122        FDRE (Hold_fdre_C_D)         0.091     1.562    segment1/XLXI_47/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.554     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y126        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[15]/Q
                         net (fo=2, routed)           0.133     1.747    count_reg_n_0_[15]
    SLICE_X28Y126        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.858 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    data0[15]
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.821     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y126        FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X28Y126        FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.554     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     1.614 r  count_reg[3]/Q
                         net (fo=2, routed)           0.134     1.748    count_reg_n_0_[3]
    SLICE_X28Y123        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.859 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    data0[3]
    SLICE_X28Y123        FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.821     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X28Y123        FDRE (Hold_fdre_C_D)         0.105     1.578    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y124   Address_in_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X29Y124   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y106    LED_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y106    LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y106    LED_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y106    LED_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y106    LED_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X0Y106    LED_reg[15]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y124   Address_in_reg[0]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y124   Address_in_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y124   Address_in_reg[3]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y124   Address_in_reg[3]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y124   Address_in_reg[0]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y124   Address_in_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y124   Address_in_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y124   Address_in_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[10]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[11]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[12]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X0Y106    LED_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.657ns  (logic 4.383ns (37.605%)  route 7.273ns (62.395%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          1.056     1.512    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124     1.636 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     2.458    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.450     4.032    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I1_O)        0.124     4.156 r  segment1/XLXI_49/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.945     8.101    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    11.657 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.657    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.479ns  (logic 4.389ns (38.233%)  route 7.090ns (61.767%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          1.056     1.512    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124     1.636 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     2.458    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.256     3.838    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I1_O)        0.124     3.962 r  segment1/XLXI_49/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.956     7.918    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.479 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.479    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.379ns  (logic 4.638ns (40.759%)  route 6.741ns (59.241%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          1.056     1.512    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124     1.636 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     2.458    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.256     3.838    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I1_O)        0.154     3.992 r  segment1/XLXI_49/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.607     7.599    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    11.379 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.379    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.070ns  (logic 4.362ns (39.399%)  route 6.709ns (60.601%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          1.056     1.512    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124     1.636 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     2.458    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.251     3.833    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I2_O)        0.124     3.957 r  segment1/XLXI_49/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.580     7.537    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.070 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.070    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.862ns  (logic 4.601ns (42.360%)  route 6.261ns (57.640%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          1.056     1.512    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124     1.636 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     2.458    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.453     4.035    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I2_O)        0.152     4.187 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.931     7.117    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    10.862 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.862    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.431ns  (logic 4.234ns (40.585%)  route 6.198ns (59.415%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=13, routed)          1.997     2.416    segment1/XLXI_49/XLXN_109_0[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.297     2.713 r  segment1/XLXI_49/an_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           4.200     6.914    dp_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.431 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.431    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 4.321ns (41.938%)  route 5.982ns (58.062%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          1.056     1.512    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124     1.636 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     2.458    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.453     4.035    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I3_O)        0.124     4.159 r  segment1/XLXI_49/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.652     6.810    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    10.303 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.303    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 4.608ns (45.912%)  route 5.429ns (54.088%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          1.056     1.512    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X15Y128        LUT6 (Prop_lut6_I4_O)        0.124     1.636 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     2.458    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.582 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.450     4.032    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I1_O)        0.152     4.184 r  segment1/XLXI_49/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.101     6.285    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    10.037 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.037    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.846ns  (logic 4.502ns (45.726%)  route 5.344ns (54.274%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=13, routed)          1.997     2.416    segment1/XLXI_49/XLXN_109_0[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.327     2.743 r  segment1/XLXI_49/an_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.347     6.090    an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756     9.846 r  an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.846    an[7]
    U13                                                               r  an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.676ns  (logic 4.154ns (42.937%)  route 5.521ns (57.063%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[1]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  segment1/XLXI_49/Q_reg[1]/Q
                         net (fo=18, routed)          1.914     2.370    segment1/XLXI_49/XLXN_109_0[1]
    SLICE_X0Y110         LUT3 (Prop_lut3_I2_O)        0.124     2.494 r  segment1/XLXI_49/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.607     6.101    an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     9.676 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.676    an[2]
    T9                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment1/XLXI_49/Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.183ns (46.695%)  route 0.209ns (53.305%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          0.209     0.350    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X13Y125        LUT3 (Prop_lut3_I0_O)        0.042     0.392 r  segment1/XLXI_49/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.392    segment1/XLXI_49/Q[2]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  segment1/XLXI_49/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment1/XLXI_49/Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.219%)  route 0.208ns (52.781%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          0.208     0.349    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X13Y125        LUT1 (Prop_lut1_I0_O)        0.045     0.394 r  segment1/XLXI_49/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.394    segment1/XLXI_49/Q[0]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  segment1/XLXI_49/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segment1/XLXI_49/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.100%)  route 0.209ns (52.900%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          0.209     0.350    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X13Y125        LUT2 (Prop_lut2_I0_O)        0.045     0.395 r  segment1/XLXI_49/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    segment1/XLXI_49/Q[1]_i_1_n_0
    SLICE_X13Y125        FDRE                                         r  segment1/XLXI_49/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.462ns (55.807%)  route 1.158ns (44.193%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=13, routed)          0.839     0.967    segment1/XLXI_49/XLXN_109_0[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.098     1.065 r  segment1/XLXI_49/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.384    an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.620 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.620    an[0]
    J17                                                               r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.542ns (58.256%)  route 1.105ns (41.744%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=13, routed)          0.711     0.839    segment1/XLXI_49/XLXN_109_0[2]
    SLICE_X0Y110         LUT3 (Prop_lut3_I0_O)        0.099     0.938 r  segment1/XLXI_49/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.332    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     2.647 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.647    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.681ns  (logic 1.426ns (53.167%)  route 1.256ns (46.833%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          0.788     0.929    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X0Y103         LUT3 (Prop_lut3_I0_O)        0.045     0.974 r  segment1/XLXI_49/an_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.468     1.442    dp_OBUF
    H15                  OBUF (Prop_obuf_I_O)         1.240     2.681 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     2.681    dp
    H15                                                               r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.521ns (56.415%)  route 1.175ns (43.585%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=13, routed)          0.839     0.967    segment1/XLXI_49/XLXN_109_0[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I1_O)        0.095     1.062 r  segment1/XLXI_49/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.336     1.398    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     2.697 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.697    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.545ns (56.737%)  route 1.178ns (43.263%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          0.201     0.342    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X13Y127        LUT6 (Prop_lut6_I1_O)        0.045     0.387 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.444     0.831    segment1/XLXI_49/p_0_out__25[3]
    SLICE_X4Y126         LUT4 (Prop_lut4_I0_O)        0.046     0.877 r  segment1/XLXI_49/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.533     1.410    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     2.723 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.723    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.425ns (50.813%)  route 1.380ns (49.187%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[0]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  segment1/XLXI_49/Q_reg[0]/Q
                         net (fo=19, routed)          0.201     0.342    segment1/XLXI_49/XLXN_109_0[0]
    SLICE_X13Y127        LUT6 (Prop_lut6_I1_O)        0.045     0.387 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.435     0.822    segment1/XLXI_49/p_0_out__25[3]
    SLICE_X4Y126         LUT4 (Prop_lut4_I0_O)        0.045     0.867 r  segment1/XLXI_49/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.744     1.611    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.805 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.805    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment1/XLXI_49/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.477ns (51.959%)  route 1.365ns (48.041%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE                         0.000     0.000 r  segment1/XLXI_49/Q_reg[2]/C
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.128     0.128 f  segment1/XLXI_49/Q_reg[2]/Q
                         net (fo=13, routed)          0.768     0.896    segment1/XLXI_49/XLXN_109_0[2]
    SLICE_X0Y103         LUT3 (Prop_lut3_I2_O)        0.098     0.994 r  segment1/XLXI_49/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.597     1.591    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     2.842 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.842    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dig3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.506ns  (logic 4.383ns (38.099%)  route 7.122ns (61.901%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.613     5.215    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  dig3_reg[2]/Q
                         net (fo=1, routed)           0.905     6.576    segment1/XLXI_49/dig3[2]
    SLICE_X15Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.700 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     7.522    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     7.646 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.450     9.096    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I1_O)        0.124     9.220 r  segment1/XLXI_49/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.945    13.165    seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.721 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.721    seg[1]
    R10                                                               r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.328ns  (logic 4.389ns (38.743%)  route 6.939ns (61.257%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.613     5.215    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  dig3_reg[2]/Q
                         net (fo=1, routed)           0.905     6.576    segment1/XLXI_49/dig3[2]
    SLICE_X15Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.700 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     7.522    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     7.646 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.256     8.902    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I1_O)        0.124     9.026 r  segment1/XLXI_49/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.956    12.982    seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    16.543 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.543    seg[5]
    T11                                                               r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.228ns  (logic 4.638ns (41.308%)  route 6.590ns (58.692%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.613     5.215    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  dig3_reg[2]/Q
                         net (fo=1, routed)           0.905     6.576    segment1/XLXI_49/dig3[2]
    SLICE_X15Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.700 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     7.522    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     7.646 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.256     8.902    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I1_O)        0.154     9.056 r  segment1/XLXI_49/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.607    12.663    seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    16.443 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.443    seg[0]
    T10                                                               r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.919ns  (logic 4.362ns (39.945%)  route 6.557ns (60.055%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.613     5.215    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  dig3_reg[2]/Q
                         net (fo=1, routed)           0.905     6.576    segment1/XLXI_49/dig3[2]
    SLICE_X15Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.700 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     7.522    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     7.646 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.251     8.897    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I2_O)        0.124     9.021 r  segment1/XLXI_49/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.580    12.601    seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    16.134 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.134    seg[4]
    P15                                                               r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.711ns  (logic 4.601ns (42.958%)  route 6.110ns (57.042%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.613     5.215    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  dig3_reg[2]/Q
                         net (fo=1, routed)           0.905     6.576    segment1/XLXI_49/dig3[2]
    SLICE_X15Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.700 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     7.522    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     7.646 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.453     9.099    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I2_O)        0.152     9.251 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.931    12.181    seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    15.927 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.927    seg[6]
    L18                                                               r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.152ns  (logic 4.321ns (42.563%)  route 5.831ns (57.437%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.613     5.215    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  dig3_reg[2]/Q
                         net (fo=1, routed)           0.905     6.576    segment1/XLXI_49/dig3[2]
    SLICE_X15Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.700 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     7.522    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     7.646 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.453     9.099    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I3_O)        0.124     9.223 r  segment1/XLXI_49/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.652    11.874    seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    15.368 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.368    seg[2]
    K16                                                               r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dig3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.886ns  (logic 4.608ns (46.614%)  route 5.278ns (53.386%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.613     5.215    CLK100MHZ_IBUF_BUFG
    SLICE_X15Y127        FDRE                                         r  dig3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y127        FDRE (Prop_fdre_C_Q)         0.456     5.671 r  dig3_reg[2]/Q
                         net (fo=1, routed)           0.905     6.576    segment1/XLXI_49/dig3[2]
    SLICE_X15Y128        LUT6 (Prop_lut6_I0_O)        0.124     6.700 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.822     7.522    segment1/XLXI_49/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I5_O)        0.124     7.646 r  segment1/XLXI_49/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.450     9.096    segment1/XLXI_49/p_0_out__25[2]
    SLICE_X4Y126         LUT4 (Prop_lut4_I1_O)        0.152     9.248 r  segment1/XLXI_49/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.101    11.349    seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    15.101 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.101    seg[3]
    K13                                                               r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 4.161ns (54.267%)  route 3.507ns (45.733%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  LED_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  LED_reg[15]/Q
                         net (fo=1, routed)           3.507     9.237    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.742    12.979 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.979    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.547ns  (logic 4.010ns (53.137%)  route 3.537ns (46.863%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  LED_reg[13]/Q
                         net (fo=1, routed)           3.537     9.304    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    12.858 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.858    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.495ns  (logic 4.161ns (55.525%)  route 3.333ns (44.475%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.709     5.311    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  LED_reg[14]/Q
                         net (fo=1, routed)           3.333     9.063    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.742    12.806 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.806    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.784ns  (logic 1.377ns (77.211%)  route 0.406ns (22.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.406     2.065    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.301 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.301    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.394ns (77.461%)  route 0.406ns (22.539%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.597     1.516    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y108         FDSE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.406     2.063    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.316 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.316    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.023ns  (logic 1.393ns (68.875%)  route 0.630ns (31.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  LED_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  LED_reg[4]/Q
                         net (fo=1, routed)           0.630     2.288    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.540 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.540    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.049ns  (logic 1.392ns (67.950%)  route 0.657ns (32.050%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.141     1.658 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.657     2.315    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.566 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.566    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.394ns (62.367%)  route 0.841ns (37.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  LED_reg[10]/Q
                         net (fo=1, routed)           0.841     2.500    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     3.753 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.753    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.261ns  (logic 1.436ns (63.515%)  route 0.825ns (36.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.128     1.645 r  LED_reg[9]/Q
                         net (fo=1, routed)           0.825     2.470    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.308     3.778 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.778    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.263ns  (logic 1.373ns (60.677%)  route 0.890ns (39.323%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.890     2.548    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.781 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.781    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.389ns (60.062%)  route 0.924ns (39.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y105         FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.924     2.582    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.831 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.831    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.393ns (59.586%)  route 0.945ns (40.414%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y106         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.945     2.604    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.856 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.856    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.349ns  (logic 1.438ns (61.207%)  route 0.911ns (38.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y106         FDSE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDSE (Prop_fdse_C_Q)         0.128     1.645 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.911     2.557    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.310     3.866 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.866    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Address_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.166ns  (logic 1.480ns (35.518%)  route 2.686ns (64.482%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.686     4.166    sw_IBUF[1]
    SLICE_X29Y124        FDRE                                         r  Address_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.488     4.910    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y124        FDRE                                         r  Address_in_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Address_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.607ns  (logic 1.478ns (40.961%)  route 2.130ns (59.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.130     3.607    sw_IBUF[0]
    SLICE_X29Y124        FDRE                                         r  Address_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         1.488     4.910    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y124        FDRE                                         r  Address_in_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Address_in_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.245ns (21.434%)  route 0.900ns (78.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.900     1.145    sw_IBUF[0]
    SLICE_X29Y124        FDRE                                         r  Address_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y124        FDRE                                         r  Address_in_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            Address_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.247ns (17.319%)  route 1.181ns (82.681%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.181     1.429    sw_IBUF[1]
    SLICE_X29Y124        FDRE                                         r  Address_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=122, routed)         0.820     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X29Y124        FDRE                                         r  Address_in_reg[3]/C





