[["Invited - Airtouch: a novel single layer 3D touch sensing system for human/mobile devices interactions.", ["Li Du", "Chun-Chen Liu", "Adrian Tang", "Yan Zhang", "Yilei Li", "Kye Cheung", "Mau-Chung Frank Chang"], "https://doi.org/10.1145/2897937.2901902", 0], ["Invited - A 2.2 GHz SRAM with high temperature variation immunity for deep learning application under 28nm.", ["Chun-Chen Liu", "Yen-Hsiang Wang", "Yilei Li", "Chien-Heng Wong", "Tien Pei Chou", "Young-Kai Chen", "M.-C. Frank Chang"], "https://doi.org/10.1145/2897937.2903982", 0], ["Invited - Wireless sensor nodes for environmental monitoring in internet of things.", ["Ting-Chou Lu", "Li-Ren Huang", "Yu Lee", "Kun-Ju Tsai", "Yu-Te Liao", "Nai-Chen Daniel Cheng", "Yuan-Hua Chu", "Yi-Hsing Tsai", "Fang-Chu Chen", "Tzi-cker Chiueh"], "https://doi.org/10.1145/2897937.2898602", 0], ["Accurate phase-level cross-platform power and performance estimation.", ["Xinnian Zheng", "Lizy K. John", "Andreas Gerstlauer"], "https://doi.org/10.1145/2897937.2897977", 0], ["Latency sensitivity-based cache partitioning for heterogeneous multi-core architecture.", ["Po-Han Wang", "Cheng-Hsuan Li", "Chia-Lin Yang"], "https://doi.org/10.1145/2897937.2898036", 0], ["Single-tier virtual queuing: an efficacious memory controller architecture for MPSoCs with multiple realtime cores.", ["Yang Song", "Kambiz Samadi", "Bill Lin"], "https://doi.org/10.1145/2897937.2898093", 0], ["Debugging and verifying SoC designs through effective cross-layer hardware-software co-simulation.", ["Keith A. Campbell", "Leon He", "Liwei Yang", "Swathi T. Gurumani", "Kyle Rupnow", "Deming Chen"], "https://doi.org/10.1145/2897937.2898002", 0], ["Efficient performance modeling via Dual-Prior Bayesian Model Fusion for analog and mixed-signal circuits.", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898014", 0], ["Correlated Bayesian Model Fusion: efficient performance modeling of large-scale tunable analog/RF integrated circuits.", ["Fa Wang", "Xin Li"], "https://doi.org/10.1145/2897937.2897999", 0], ["Efficient performance modeling of analog integrated circuits via kernel density based sparse regression.", ["Chenlei Fang", "Qicheng Huang", "Fan Yang", "Xuan Zeng", "Dian Zhou", "Xin Li"], "https://doi.org/10.1145/2897937.2898013", 0], ["Relevance vector and feature machine for statistical analog circuit characterization and built-in self-test optimization.", ["Honghuang Lin", "Peng Li"], "https://doi.org/10.1145/2897937.2898081", 0], ["Reliability-aware design to suppress aging.", ["Hussam Amrouch", "Behnam Khaleghi", "Andreas Gerstlauer", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898082", 0], ["Statistical fault injection for impact-evaluation of timing errors on application performance.", ["Jeremy Constantin", "Andreas Peter Burg", "Zheng Wang", "Anupam Chattopadhyay", "Georgios Karakonstantis"], "https://doi.org/10.1145/2897937.2898095", 0], ["Serial T0: approximate bus encoding for energy-efficient transmission of sensor signals.", ["Daniele Jahier Pagliari", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2897937.2898089", 0], ["Designing approximate circuits using clock overgating.", ["Younghoon Kim", "Swagath Venkataramani", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2897937.2898005", 0], ["Invited - Heterogeneous datacenters: options and opportunities.", ["Jason Cong", "Muhuan Huang", "Di Wu", "Cody Hao Yu"], "https://doi.org/10.1145/2897937.2905012", 0], ["Invited - The case for embedded scalable platforms.", ["Luca P. Carloni"], "https://doi.org/10.1145/2897937.2905018", 0], ["A new learning method for inference accuracy, core occupation, and performance co-optimization on TrueNorth chip.", ["Wei Wen", "Chunpeng Wu", "Yandan Wang", "Kent W. Nixon", "Qing Wu", "Mark Barnell", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897968", 0], ["Dot-product engine for neuromorphic computing: programming 1T1M crossbar to accelerate matrix-vector multiplication.", ["Miao Hu", "John Paul Strachan", "Zhiyong Li", "Emmanuelle M. Grafals", "Noraica Davila", "Catherine Graves", "Sity Lam", "Ning Ge", "Jianhua Joshua Yang", "R. Stanley Williams"], "https://doi.org/10.1145/2897937.2898010", 0], ["Perform-ML: performance optimized machine learning by platform and content aware customization.", ["Azalia Mirhoseini", "Bita Darvish Rouhani", "Ebrahim M. Songhori", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898060", 0], ["Low-power approximate convolution computing unit with domain-wall motion based \"spin-memristor\" for image processing applications.", ["Yong Shim", "Abhronil Sengupta", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2898042", 0], ["A framework for verification of SystemC TLM programs with model slicing: a case study.", ["Reza Hajisheykhi", "Mohammad Roohitavaf", "Ali Ebnenasir", "Sandeep S. Kulkarni"], "https://doi.org/10.1145/2897937.2897961", 0], ["Design partitioning for large-scale equivalence checking and functional correction.", ["Grace Wu", "Yi-Tin Sun", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2897937.2898004", 0], ["Probabilistic bug-masking analysis for post-silicon tests in microprocessor verification.", ["Doowon Lee", "Tom Kolan", "Arkadiy Morgenshtein", "Vitali Sokhin", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "https://doi.org/10.1145/2897937.2898072", 0], ["Fault injection acceleration by simultaneous injection of non-interacting faults.", ["Mojtaba Ebrahimi", "Mohammad Hadi Moshrefpour", "Mohammad Saber Golanbari", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2897937.2898023", 0], ["Privacy preserving localization for smart automotive systems.", ["Siam U. Hussain", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898071", 0], ["Integration of multi-sensor occupancy grids into automotive ECUs.", ["Tiana A. Rakotovao", "Julien Mottin", "Diego Puschini", "Christian Laugier"], "https://doi.org/10.1145/2897937.2898035", 0], ["Formal reliability analysis of switched ethernet automotive networks under transient transmission errors.", ["Fedor Smirnov", "Michael Glass", "Felix Reimann", "Jurgen Teich"], "https://doi.org/10.1145/2897937.2898026", 0], ["Random modulo: a new processor cache design for real-time critical systems.", ["Carles Hernandez", "Jaume Abella", "Andrea Gianarro", "Jan Andersson", "Francisco J. Cazorla"], "https://doi.org/10.1145/2897937.2898076", 0], ["Invited - Cross-layer modeling and optimization for electromigration induced reliability.", ["Taeyoung Kim", "Zeyu Sun", "Chase Cook", "Hengyang Zhao", "Ruiwen Li", "Daniel Wong", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2905010", 0], ["Invited - Optimizing device reliability effects at the intersection of physics, circuits, and architecture.", ["Deepashree Sengupta", "Vivek Mishra", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2905016", 0], ["Invited - Cross-layer approaches for soft error modeling and mitigation.", ["Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "https://doi.org/10.1145/2897937.2905007", 0], ["Invited - Energy harvesting and transient computing: a paradigm shift for embedded systems?", ["Geoff V. Merrett"], "https://doi.org/10.1145/2897937.2905011", 0], ["A low-cost conflict-free NoC for GPGPUs.", ["Xia Zhao", "Sheng Ma", "Yuxi Liu", "Lieven Eeckhout", "Zhiying Wang"], "https://doi.org/10.1145/2897937.2897963", 0], ["Notifying memories: a case-study on data-flow applications with NoC interfaces implementation.", ["Kevin J. M. Martin", "Mostafa Rizk", "Martha Johanna Sepulveda", "Jean-Philippe Diguet"], "https://doi.org/10.1145/2897937.2898051", 0], ["Quest for high-performance bufferless NoCs with single-cycle express paths and self-learning throttling.", ["Bhavya K. Daya", "Li-Shiuan Peh", "Anantha P. Chandrakasan"], "https://doi.org/10.1145/2897937.2898075", 0], ["DISCO: a low overhead in-network data compressor for energy-efficient chip multi-processors.", ["Ying Wang", "Yinhe Han", "Jun Zhou", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898007", 0], ["Achieving lightweight multicast in asynchronous networks-on-chip using local speculation.", ["Kshitij Bhardwaj", "Steven M. Nowick"], "https://doi.org/10.1145/2897937.2897978", 0], ["PICO: mitigating heterodyne crosstalk due to process variations and intermodulation effects in photonic NoCs.", ["Sai Vineel Reddy Chittamuru", "Ishan G. Thakkar", "Sudeep Pasricha"], "https://doi.org/10.1145/2897937.2898063", 0], ["Multiple patterning layout decomposition considering complex coloring rules.", ["Hua-Yu Chang", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/2897937.2898048", 0], ["Redundant via insertion for multiple-patterning directed-self-assembly lithography.", ["Seongbo Shim", "Woohyun Chung", "Youngsoo Shin"], "https://doi.org/10.1145/2897937.2898080", 0], ["Self-aligned double patterning-aware detailed routing with double via insertion and via manufacturability consideration.", ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2897937.2898088", 0], ["Predicting electromigration mortality under temperature and product lifetime specifications.", ["Vivek Mishra", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2898070", 0], ["A Monte Carlo simulation flow for SEU analysis of sequential circuits.", ["Meng Li", "Ye Wang", "Michael Orshansky"], "https://doi.org/10.1145/2897937.2897967", 0], ["Physics-based full-chip TDDB assessment for BEOL interconnects.", ["Xin Huang", "Valeriy Sukharev", "Zhongdong Qi", "Taeyoung Kim", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/2897937.2898062", 0], ["ageOpt-RMT: compiler-driven variation-aware aging optimization for redundant multithreading.", ["Florian Kriebel", "Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897980", 0], ["Improving mobile gaming performance through cooperative CPU-GPU thermal management.", ["Alok Prakash", "Hussam Amrouch", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898031", 0], ["nZDC: a compiler technique for near zero silent data corruption.", ["Moslem Didehban", "Aviral Shrivastava"], "https://doi.org/10.1145/2897937.2898054", 0], ["Automatic parallelization and accelerator offloading for embedded applications on heterogeneous MPSoCs.", ["Miguel Angel Aguilar", "Rainer Leupers", "Gerd Ascheid", "Luis Gabriel Murillo"], "https://doi.org/10.1145/2897937.2897991", 0], ["Similarity-based wakeup management for mobile systems in connected standby.", ["Chun-Hao Kao", "Sheng-Wei Cheng", "Pi-Cheng Hsiu"], "https://doi.org/10.1145/2897937.2898091", 0], ["Synergistic timing speculation for multi-threaded programs.", ["Atif Yasin", "Jeff Jun Zhang", "Hu Chen", "Siddharth Garg", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2897937.2898102", 0], ["Invited - Cooperation or competition?: coexistence of safety and security in next-generation ethernet-based automotive networks.", ["Chung-Wei Lin", "Huafeng Yu"], "https://doi.org/10.1145/2897937.2905006", 0], ["Invited - Towards fail-operational ethernet based in-vehicle networks.", ["Mischa Mostl", "Daniel Thiele", "Rolf Ernst"], "https://doi.org/10.1145/2897937.2905021", 0], ["Distributed on-chip regulation: theoretical stability foundation, over-design reduction and performance optimization.", ["Xin Zhan", "Peng Li", "Edgar Sanchez-Sinencio"], "https://doi.org/10.1145/2897937.2898008", 0], ["Accelerating soft-error-rate (SER) estimation in the presence of single event transients.", ["Ji Li", "Jeffrey Draper"], "https://doi.org/10.1145/2897937.2897976", 0], ["A fast simulator for the analysis of sub-threshold thermal noise transients.", ["Marco Donato", "R. Iris Bahar", "William R. Patterson", "Alexander Zaslavsky"], "https://doi.org/10.1145/2897937.2897960", 0], ["Spectral graph sparsification in nearly-linear time leveraging efficient spectral perturbation analysis.", ["Zhuo Feng"], "https://doi.org/10.1145/2897937.2898094", 0], ["Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale package.", ["Yu-Chieh Huang", "Bing-Yang Lin", "Cheng-Wen Wu", "Mincent Lee", "Hao Chen", "Hung-Chih Lin", "Ching-Nen Peng", "Min-Jer Wang"], "https://doi.org/10.1145/2897937.2898015", 0], ["Reducing control bit overhead for X-masking/X-canceling hybrid architecture via pattern partitioning.", ["Jin-Hyun Kang", "Nur A. Touba", "Joon-Sung Yang"], "https://doi.org/10.1145/2897937.2898078", 0], ["EffiTest: efficient delay test and statistical prediction for configuring post-silicon tunable buffers.", ["Grace Li Zhang", "Bing Li", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898017", 0], ["Comprehensive optimization of scan chain timing during late-stage IC implementation.", ["Kun Young Chung", "Andrew B. Kahng", "Jiajia Li"], "https://doi.org/10.1145/2897937.2897998", 0], ["Reducing serial I/O power in error-tolerant applications by efficient lossy encoding.", ["Phillip Stanley-Marbell", "Martin C. Rinard"], "https://doi.org/10.1145/2897937.2898079", 0], ["Improving performance and lifetime of NAND storage systems using relaxed program sequence.", ["Jisung Park", "Jaeyong Jeong", "Sungjin Lee", "Youngsun Song", "Jihong Kim"], "https://doi.org/10.1145/2897937.2898032", 0], ["Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays.", ["Chen Yang", "Leibo Liu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2897937.2898001", 0], ["TEMP: thread batch enabled memory partitioning for GPU.", ["Mengjie Mao", "Wujie Wen", "Xiaoxiao Liu", "Jingtong Hu", "Danghui Wang", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2897937.2898103", 0], ["Invited - Specification and modeling for systems-on-chip security verification.", ["Sharad Malik", "Pramod Subramanyan"], "https://doi.org/10.1145/2897937.2911991", 0], ["Invited - Context-aware energy-efficient communication for IoT sensor nodes.", ["Shreyas Sen"], "https://doi.org/10.1145/2897937.2905005", 0], ["Clear: c\u0332ross-l\u0332ayer e\u0332xploration for a\u0332rchitecting r\u0332esilience combining hardware and software techniques to tolerate soft errors in processor cores.", ["Eric Cheng", "Shahrzad Mirkhani", "Lukasz G. Szafaryn", "Chen-Yong Cher", "Hyungmin Cho", "Kevin Skadron", "Mircea R. Stan", "Klas Lilja", "Jacob A. Abraham", "Pradip Bose", "Subhasish Mitra"], "https://doi.org/10.1145/2897937.2897996", 0], ["Designing guardbands for instantaneous aging effects.", ["Victor M. van Santen", "Hussam Amrouch", "Javier Martin-Martinez", "Montserrat Nafria", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898006", 0], ["NVSim-VXs: an improved NVSim for variation aware STT-RAM simulation.", ["Enes Eken", "Linghao Song", "Ismail Bayram", "Cong Xu", "Wujie Wen", "Yuan Xie", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898053", 0], ["A novel cross-layer framework for early-stage power delivery and architecture co-exploration.", ["Cheng Zhuo", "Kassan Unda", "Yiyu Shi", "Wei-Kai Shih"], "https://doi.org/10.1145/2897937.2897969", 0], ["A high-resolution side-channel attack on last-level cache.", ["Mehmet Kayaalp", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev", "Aamer Jaleel"], "https://doi.org/10.1145/2897937.2897962", 0], ["GarbledCPU: a MIPS processor for secure computation in hardware.", ["Ebrahim M. Songhori", "Shaza Zeitouni", "Ghada Dessouky", "Thomas Schneider", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2897937.2898027", 0], ["SecDCP: secure dynamic cache partitioning for efficient timing channel protection.", ["Yao Wang", "Andrew Ferraiuolo", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1145/2897937.2898086", 0], ["Physical unclonable functions-based linear encryption against code reuse attacks.", ["Pengfei Qiu", "Yongqiang Lyu", "Jiliang Zhang", "Xingwei Wang", "Di Zhai", "Dongsheng Wang", "Gang Qu"], "https://doi.org/10.1145/2897937.2898061", 0], ["Near-threshold computing in FinFET technologies: opportunities for improved voltage scalability.", ["Nathaniel Ross Pinckney", "Lucian Shifren", "Brian Cline", "Saurabh Sinha", "Supreet Jeloka", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/2897937.2898049", 0], ["Match-making for monolithic 3D IC: finding the right technology node.", ["Kyungwook Chang", "Saurabh Sinha", "Brian Cline", "Greg Yeric", "Sung Kyu Lim"], "https://doi.org/10.1145/2897937.2898043", 0], ["Lower power by voltage stacking: a fine-grained system design approach.", ["Kristof Blutman", "Ajay Kapoor", "Jacinto Garcia Martinez", "Hamed Fatemi", "Jose Pineda de Gyvez"], "https://doi.org/10.1145/2897937.2898041", 0], ["Leveraging FDSOI through body bias domain partitioning and bias search.", ["Johannes Maximilian Kuhn", "Hideharu Amano", "Oliver Bringmann", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/2897937.2898039", 0], ["QB-trees: towards an optimal topological representation and its applications to analog layout designs.", ["I-Peng Wu", "Hung-Chih Ou", "Yao-Wen Chang"], "https://doi.org/10.1145/2897937.2898074", 0], ["Timing-driven cell placement optimization for early slack histogram compression.", ["Chau-Chin Huang", "Yen-Chun Liu", "Yu-Sheng Lu", "Yun-Chih Kuo", "Yao-Wen Chang", "Sy-Yen Kuo"], "https://doi.org/10.1145/2897937.2898105", 0], ["Flip-flop clustering by weighted K-means algorithm.", ["Gang Wu", "Yue Xu", "Dean Wu", "Manoj Ragupathy", "Yu-Yen Mo", "Chris C. N. Chu"], "https://doi.org/10.1145/2897937.2898025", 0], ["Legalization algorithm for multiple-row height standard cell design.", ["Wing-Kai Chow", "Chak-Wa Pui", "Evangeline F. Y. Young"], "https://doi.org/10.1145/2897937.2898038", 0], ["Minimum-implant-area-aware detailed placement with spacing constraints.", ["Kai-Han Tseng", "Yao-Wen Chang", "Charles C. C. Liu"], "https://doi.org/10.1145/2897937.2898045", 0], ["Incremental layer assignment for critical path timing.", ["Derong Liu", "Bei Yu", "Salim Chowdhury", "David Z. Pan"], "https://doi.org/10.1145/2897937.2898033", 0], ["Catching the flu: emerging threats from a third party power management unit.", ["Rajesh Jayashankara Shridevi", "Chidhambaranathan Rajamanikkam", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2897994", 0], ["Information dispersion for trojan defense through high-level synthesis.", ["S. T. Choden Konigsmark", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/2897937.2898034", 0], ["Hybrid STT-CMOS designs for reverse-engineering prevention.", ["Theodore Winograd", "Hassan Salmani", "Hamid Mahmoodi", "Kris Gaj", "Houman Homayoun"], "https://doi.org/10.1145/2897937.2898099", 0], ["AVFSM: a framework for identifying and mitigating vulnerabilities in FSMs.", ["Adib Nahiyan", "Kan Xiao", "Kun Yang", "Yier Jin", "Domenic Forte", "Mark Tehranipoor"], "https://doi.org/10.1145/2897937.2897992", 0], ["PLL to the rescue: a novel EM fault countermeasure.", ["Noriyuki Miura", "Zakaria Najm", "Wei He", "Shivam Bhasin", "Xuan Thuy Ngo", "Makoto Nagata", "Jean-Luc Danger"], "https://doi.org/10.1145/2897937.2898065", 0], ["Remote attestation for low-end embedded devices: the prover's perspective.", ["Franz Ferdinand Brasser", "Kasper Bonne Rasmussen", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2898083", 0], ["Enabling sub-blocks erase management to boost the performance of 3D NAND flash memory.", ["Tseng-Yi Chen", "Yuan-Hao Chang", "Chien-Chung Ho", "Shuo-Han Chen"], "https://doi.org/10.1145/2897937.2898018", 0], ["BLESS: a simple and efficient scheme for prolonging PCM lifetime.", ["Marjan Asadinia", "Majid Jalili", "Hamid Sarbazi-Azad"], "https://doi.org/10.1145/2897937.2897993", 0], ["A model-driven approach to warp/thread-block level GPU cache bypassing.", ["Hongwen Dai", "Chao Li", "Huiyang Zhou", "Saurabh Gupta", "Christos Kartsaklis", "Mike Mantor"], "https://doi.org/10.1145/2897937.2897966", 0], ["A real-time energy-efficient superpixel hardware accelerator for mobile computer vision applications.", ["Injoon Hong", "Jason Clemons", "Rangharajan Venkatesan", "Iuri Frosio", "Brucek Khailany", "Stephen W. Keckler"], "https://doi.org/10.1145/2897937.2897974", 0], ["An area-efficient consolidated configurable error correction for approximate hardware accelerators.", ["Sana Mazahir", "Osman Hasan", "Rehan Hafiz", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2897981", 0], ["Approximate bitcoin mining.", ["Matthew Vilim", "Henry Duwe", "Rakesh Kumar"], "https://doi.org/10.1145/2897937.2897988", 0], ["Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems.", ["Priyadarshini Panda", "Abhronil Sengupta", "Syed Shakib Sarwar", "Gopalakrishnan Srinivasan", "Swagath Venkataramani", "Anand Raghunathan", "Kaushik Roy"], "https://doi.org/10.1145/2897937.2905009", 0], ["Invited - Cross-layer approximate computing: from logic to architectures.", ["Muhammad Shafique", "Rehan Hafiz", "Semeen Rehman", "Walaa El-Harouni", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2906199", 0], ["Invited - Approximate computing with partially unreliable dynamic random access memory - approximate DRAM.", ["Matthias Jung", "Deepak M. Mathew", "Christian Weis", "Norbert Wehn"], "https://doi.org/10.1145/2897937.2905002", 0], ["Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing.", ["Tsun-Ming Tseng", "Bing Li", "Ching-Feng Yeh", "Hsiang-Chieh Jhan", "Zuo-Min Tsai", "Mark Po-Hung Lin", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2898052", 0], ["Procedural capacitor placement in differential charge-scaling converters by nonlinearity analysis.", ["Florin Burcea", "Husni M. Habal", "Helmut E. Graeb"], "https://doi.org/10.1145/2897937.2898073", 0], ["A novel time and voltage based SAR ADC design with self-learning technique.", ["Abhilash Karnatakam Nagabhushana", "Haibo Wang"], "https://doi.org/10.1145/2897937.2897970", 0], ["Extended statistical element selection: a calibration method for high resolution in analog/RF designs.", ["Renzhi Liu", "Jeffrey A. Weldon", "Larry T. Pileggi"], "https://doi.org/10.1145/2897937.2898022", 0], ["A low-power dynamic divider for approximate applications.", ["Soheil Hashemi", "R. Iris Bahar", "Sherief Reda"], "https://doi.org/10.1145/2897937.2897965", 0], ["Optimal design of JPEG hardware under the approximate computing paradigm.", ["Farhana Sharmin Snigdha", "Deepashree Sengupta", "Jiang Hu", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/2897937.2898057", 0], ["Minimizing the energy-delay product of SRAM arrays using a device-circuit-architecture co-optimization framework.", ["Alireza Shafaei", "Hassan Afzali-Kusha", "Massoud Pedram"], "https://doi.org/10.1145/2897937.2898044", 0], ["Energy efficient computation with asynchronous races.", ["Advait Madhavan", "Timothy Sherwood", "Dmitri B. Strukov"], "https://doi.org/10.1145/2897937.2898019", 0], ["A quantitative analysis on microarchitectures of modern CPU-FPGA platforms.", ["Young-kyu Choi", "Jason Cong", "Zhenman Fang", "Yuchen Hao", "Glenn Reinman", "Peng Wei"], "https://doi.org/10.1145/2897937.2897972", 0], ["DeepBurning: automatic generation of FPGA-based learning accelerators for the neural network family.", ["Ying Wang", "Jie Xu", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2898003", 0], ["Resource budgeting for reliability in reconfigurable architectures.", ["Hongyan Zhang", "Lars Bauer", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898084", 0], ["An MPSoC for energy-efficient database query processing.", ["Sebastian Haas", "Oliver Arnold", "Benedikt Nothen", "Stefan Scholze", "Georg Ellguth", "Andreas Dixius", "Sebastian Hoppner", "Stefan Schiefer", "Stephan Hartmann", "Stephan Henker", "Thomas Hocker", "Jorg Schreiter", "Holger Eisenreich", "Jens-Uwe Schlussler", "Dennis Walter", "Tobias Seifert", "Friedrich Pauls", "Mattis Hasler", "Yong Chen", "Hermann Hensel", "Sadia Moriam", "Emil Matus", "Christian Mayr", "Rene Schuffny", "Gerhard P. Fettweis"], "https://doi.org/10.1145/2897937.2897986", 0], ["Practical statistical static timing analysis with current source models.", ["Debjit Sinha", "Vladimir Zolotov", "Sheshashayee K. Raghunathan", "Michael H. Wood", "Kerim Kalafala"], "https://doi.org/10.1145/2897937.2898068", 0], ["Statistical path tracing in timing graphs.", ["Vasant Rao", "Debjit Sinha", "Nitin Srimal", "Prabhat K. Maurya"], "https://doi.org/10.1145/2897937.2898096", 0], ["Efficient transistor-level timing yield estimation via line sampling.", ["Hiromitsu Awano", "Takashi Sato"], "https://doi.org/10.1145/2897937.2898016", 0], ["A distributed timing analysis framework for large designs.", ["Tsung-Wei Huang", "Martin D. F. Wong", "Debjit Sinha", "Kerim Kalafala", "Natesan Venkateswaran"], "https://doi.org/10.1145/2897937.2897959", 0], ["An MIG-based compiler for programmable logic-in-memory architectures.", ["Mathias Soeken", "Saeideh Shirinzadeh", "Pierre-Emmanuel Gaillardon", "Luca Gaetano Amaru", "Rolf Drechsler", "Giovanni De Micheli"], "https://doi.org/10.1145/2897937.2897985", 0], ["Nonvolatile memory design based on ferroelectric FETs.", ["Sumitha George", "Kaisheng Ma", "Ahmedullah Aziz", "Xueqing Li", "Asif I. Khan", "Sayeef Salahuddin", "Meng-Fan Chang", "Suman Datta", "John Sampson", "Sumeet Kumar Gupta", "Vijaykrishnan Narayanan"], "https://doi.org/10.1145/2897937.2898050", 0], ["Architecting energy-efficient STT-RAM based register file on GPGPUs via delta compression.", ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Fang Liu"], "https://doi.org/10.1145/2897937.2897989", 0], ["PDS: pseudo-differential sensing scheme for STT-MRAM.", ["Wang Kang", "Tingting Pang", "Bi Wu", "Weifeng Lv", "Youguang Zhang", "Guangyu Sun", "Weisheng Zhao"], "https://doi.org/10.1145/2897937.2898058", 0], ["Invited - Things, trouble, trust: on building trust in IoT systems.", ["Tigist Abera", "N. Asokan", "Lucas Davi", "Farinaz Koushanfar", "Andrew Paverd", "Ahmad-Reza Sadeghi", "Gene Tsudik"], "https://doi.org/10.1145/2897937.2905020", 0], ["Invited - Can IoT be secured: emerging challenges in connecting the unconnected.", ["Nancy Cam-Winget", "Ahmad-Reza Sadeghi", "Yier Jin"], "https://doi.org/10.1145/2897937.2905004", 0], ["C-brain: a deep learning accelerator that tames the diversity of CNNs through adaptive data-level parallelization.", ["Lili Song", "Ying Wang", "Yinhe Han", "Xin Zhao", "Bosheng Liu", "Xiaowei Li"], "https://doi.org/10.1145/2897937.2897995", 0], ["Dynamic energy-accuracy trade-off using stochastic computing in deep neural networks.", ["Kyounghoon Kim", "Jungki Kim", "Joonsang Yu", "Jungwoo Seo", "Jongeun Lee", "Kiyoung Choi"], "https://doi.org/10.1145/2897937.2898011", 0], ["Switched by input: power efficient structure for RRAM-based convolutional neural network.", ["Lixue Xia", "Tianqi Tang", "Wenqin Huangfu", "Ming Cheng", "Xiling Yin", "Boxun Li", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898101", 0], ["Simplifying deep neural networks for neuromorphic architectures.", ["Jaeyong Chung", "Taehwan Shin"], "https://doi.org/10.1145/2897937.2898092", 0], ["A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision.", ["Vincent Camus", "Jeremy Schlachter", "Christian C. Enz"], "https://doi.org/10.1145/2897937.2897964", 0], ["An efficient method for multi-level approximate logic synthesis under error rate constraint.", ["Yi Wu", "Weikang Qian"], "https://doi.org/10.1145/2897937.2897982", 0], ["Precise error determination of approximated components in sequential circuits with model checking.", ["Arun Chandrasekharan", "Mathias Soeken", "Daniel Grosse", "Rolf Drechsler"], "https://doi.org/10.1145/2897937.2898069", 0], ["Area optimization of resilient designs guided by a mixed integer geometric program.", ["Hsin-Ho Huang", "Huimei Cheng", "Chris C. N. Chu", "Peter A. Beerel"], "https://doi.org/10.1145/2897937.2897990", 0], ["On harmonic fixed-priority scheduling of periodic real-time tasks with constrained deadlines.", ["Tianyi Wang", "Qiushi Han", "Shi Sha", "Wujie Wen", "Gang Quan", "Meikang Qiu"], "https://doi.org/10.1145/2897937.2898055", 0], ["A probabilistic scheduling framework for mixed-criticality systems.", ["Alejandro Masrur"], "https://doi.org/10.1145/2897937.2897971", 0], ["Distributed scheduling for many-cores using cooperative game theory.", ["Anuj Pathania", "Vanchinathan Venkataramani", "Muhammad Shafique", "Tulika Mitra", "Jorg Henkel"], "https://doi.org/10.1145/2897937.2898009", 0], ["Utilization bounds on allocating rate-monotonic scheduled multi-mode tasks on multiprocessor systems.", ["Wen-Hung Huang", "Jian-Jia Chen"], "https://doi.org/10.1145/2897937.2898108", 0], ["DAG-aware logic synthesis of datapaths.", ["Cunxi Yu", "Maciej J. Ciesielski", "Mihir Choudhury", "Andrew Sullivan"], "https://doi.org/10.1145/2897937.2898000", 0], ["Lin-analyzer: a high-level performance analysis tool for FPGA-based accelerators.", ["Guanwen Zhong", "Alok Prakash", "Yun Liang", "Tulika Mitra", "Smail Niar"], "https://doi.org/10.1145/2897937.2898040", 0], ["Improving high-level synthesis with decoupled data structure optimization.", ["Ritchie Zhao", "Gai Liu", "Shreesha Srinath", "Christopher Batten", "Zhiru Zhang"], "https://doi.org/10.1145/2897937.2898030", 0], ["StitchUp: automatic control flow protection for high level synthesis circuits.", ["Shane T. Fleming", "David B. Thomas"], "https://doi.org/10.1145/2897937.2898097", 0], ["Plug-n-learn: automatic learning of computational algorithms in human-centered internet-of-things applications.", ["Seyed Ali Rokni", "Hassan Ghasemzadeh"], "https://doi.org/10.1145/2897937.2898066", 0], ["A semantics-aware design for mounting remote sensors on mobile systems.", ["Yu-Wen Jong", "Pi-Cheng Hsiu", "Sheng-Wei Cheng", "Tei-Wei Kuo"], "https://doi.org/10.1145/2897937.2897975", 0], ["Re-target-able software power management framework using SoC data auto-generation.", ["Piyali Goswami", "Sushaanth Srirangapathi", "Chetan Matad", "Stanley Liu"], "https://doi.org/10.1145/2897937.2898085", 0], ["Efficient design space exploration via statistical sampling and AdaBoost learning.", ["Dandan Li", "Shuzhen Yao", "Yu-Hang Liu", "Senzhang Wang", "Xian-He Sun"], "https://doi.org/10.1145/2897937.2898012", 0], ["Invited - Ultra low power integrated transceivers for near-field IoT.", ["Mihai Sanduleanu", "Ibrahim Abe M. Elfadel"], "https://doi.org/10.1145/2897937.2907024", 0], ["Invited - Integrated millimeter-wave/terahertz sensor systems for near-field IoT.", ["Payam Heydari"], "https://doi.org/10.1145/2897937.2907985", 0], ["Invited - Who is the major threat to tomorrow's security?: you, the hardware designer.", ["Wayne Burleson", "Onur Mutlu", "Mohit Tiwari"], "https://doi.org/10.1145/2897937.2905022", 0], ["High-level synthesis for micro-electrode-dot-array digital microfluidic biochips.", ["Zipeng Li", "Kelvin Yi-Tse Lai", "Po-Hsien Yu", "Tsung-Yi Ho", "Krishnendu Chakrabarty", "Chen-Yi Lee"], "https://doi.org/10.1145/2897937.2898028", 0], ["Columba: co-layout synthesis for continuous-flow microfluidic biochips.", ["Tsun-Ming Tseng", "Mengchu Li", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2897937.2897997", 0], ["A quantum annealing approach for boolean satisfiability problem.", ["Juexiao Su", "Tianheng Tu", "Lei He"], "https://doi.org/10.1145/2897937.2897973", 0], ["Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis.", ["Mathias Soeken", "Anupam Chattopadhyay"], "https://doi.org/10.1145/2897937.2898107", 0], ["SwiftGPU: fostering energy efficiency in a near-threshold GPU through a tactical performance boost.", ["Prabal Basu", "Hu Chen", "Shamik Saha", "Koushik Chakraborty", "Sanghamitra Roy"], "https://doi.org/10.1145/2897937.2898100", 0], ["VR-scale: runtime dynamic phase scaling of processor voltage regulators for improving power efficiency.", ["Hadi Asghari Moghaddam", "Hamid Reza Ghasemi", "Abhishek Arvind Sinkar", "Indrani Paul", "Nam Sung Kim"], "https://doi.org/10.1145/2897937.2898109", 0], ["Exploration of associative power management with instruction governed operation for ultra-low power design.", ["Tianyu Jia", "Yuanbo Fan", "Russ Joseph", "Jie Gu"], "https://doi.org/10.1145/2897937.2898021", 0], ["MORPh: mobile OLED-friendly recording and playback system for low power video streaming.", ["Xiang Chen", "Jiachen Mao", "Jiafei Gao", "Kent W. Nixon", "Yiran Chen"], "https://doi.org/10.1145/2897937.2898047", 0], ["HW/SW co-design of nonvolatile IO system in energy harvesting sensor nodes for optimal data acquisition.", ["Zewei Li", "Yongpan Liu", "Daming Zhang", "Chun Jason Xue", "Zhangyuan Wang", "Xin Shi", "Wenyu Sun", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898029", 0], ["Shift sprinting: fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age.", ["Amin Rezaei", "Danella Zhao", "Masoud Daneshtalab", "Hongyi Wu"], "https://doi.org/10.1145/2897937.2898090", 0], ["Performance-aware task scheduling for energy harvesting nonvolatile processors considering power switching overhead.", ["Hehe Li", "Yongpan Liu", "Chenchen Fu", "Chun Jason Xue", "Donglai Xiang", "Jinshan Yue", "Jinyang Li", "Daming Zhang", "Jingtong Hu", "Huazhong Yang"], "https://doi.org/10.1145/2897937.2898059", 0], ["An FPGA-based infrastructure for fine-grained DVFS analysis in high-performance embedded systems.", ["Paolo Mantovani", "Emilio G. Cota", "Kevin Tien", "Christian Pilato", "Giuseppe Di Guglielmo", "Kenneth L. Shepard", "Luca P. Carloni"], "https://doi.org/10.1145/2897937.2897984", 0], ["MIRROR: symmetric timing analysis for real-time tasks on multicore platforms with shared resources.", ["Wen-Hung Huang", "Jian-Jia Chen", "Jan Reineke"], "https://doi.org/10.1145/2897937.2898046", 0], ["Real-time co-scheduling of multiple dataflow graphs on multi-processor systems.", ["Shin-Haeng Kang", "Duseok Kang", "Hoeseok Yang", "Soonhoi Ha"], "https://doi.org/10.1145/2897937.2898077", 0], ["Optimal and fast throughput evaluation of CSDF.", ["Bruno Bodin", "Alix Munier Kordon", "Benoit Dupont de Dinechin"], "https://doi.org/10.1145/2897937.2898056", 0], ["An expected hypervolume improvement algorithm for architectural exploration of embedded processors.", ["Hongwei Wang", "Jinglin Shi", "Ziyuan Zhu"], "https://doi.org/10.1145/2897937.2897983", 0], ["Standard lattices in hardware.", ["James Howe", "Ciara Moore", "Maire ONeill", "Francesco Regazzoni", "Tim Guneysu", "K. Beeden"], "https://doi.org/10.1145/2897937.2898037", 0], ["Strategy without tactics: policy-agnostic hardware-enhanced control-flow integrity.", ["Dean Sullivan", "Orlando Arias", "Lucas Davi", "Per Larsen", "Ahmad-Reza Sadeghi", "Yier Jin"], "https://doi.org/10.1145/2897937.2898098", 0], ["Practical public PUF enabled by solving max-flow problem on chip.", ["Meng Li", "Jin Miao", "Kai Zhong", "David Z. Pan"], "https://doi.org/10.1145/2897937.2898067", 0], ["The cat and mouse in split manufacturing.", ["Yujie Wang", "Pu Chen", "Jiang Hu", "Jeyavijayan Rajendran"], "https://doi.org/10.1145/2897937.2898104", 0], ["SECRET: smartly EnCRypted energy efficient non-volatile memories.", ["Shivam Swami", "Joydeep Rakshit", "Kartik Mohanram"], "https://doi.org/10.1145/2897937.2898087", 0], ["Exploiting design-for-debug for flexible SoC security architecture.", ["Abhishek Basak", "Swarup Bhunia", "Sandip Ray"], "https://doi.org/10.1145/2897937.2898020", 0], ["Fine-granularity tile-level parallelism in non-volatile memory architecture with two-dimensional bank subdivision.", ["Matthew Poremba", "Tao Zhang", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898024", 0], ["MTJ variation monitor-assisted adaptive MRAM write.", ["Shaodi Wang", "Hochul Lee", "Cecile Grezes", "Pedram Khalili", "Kang L. Wang", "Puneet Gupta"], "https://doi.org/10.1145/2897937.2897979", 0], ["AOS: adaptive overwrite scheme for energy-efficient MLC STT-RAM cache.", ["Xunchao Chen", "Navid Khoshavi", "Jian Zhou", "Dan Huang", "Ronald F. DeMara", "Jun Wang", "Wujie Wen", "Yiran Chen"], "https://doi.org/10.1145/2897937.2897987", 0], ["Two-step state transition minimization for lifetime and performance improvement on MLC STT-RAM.", ["Huizhang Luo", "Jingtong Hu", "Liang Shi", "Chun Jason Xue", "Qingfeng Zhuge"], "https://doi.org/10.1145/2897937.2898106", 0], ["Write-back aware shared last-level cache management for hybrid main memory.", ["Deshan Zhang", "Lei Ju", "Mengying Zhao", "Xiang Gao", "Zhiping Jia"], "https://doi.org/10.1145/2897937.2898110", 0], ["Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories.", ["Shuangchen Li", "Cong Xu", "Qiaosha Zou", "Jishen Zhao", "Yu Lu", "Yuan Xie"], "https://doi.org/10.1145/2897937.2898064", 0], ["Invited - A box of dots: using scan-based path delay test for timing verification.", ["Alfred L. Crouch", "John C. Potter"], "https://doi.org/10.1145/2897937.2905001", 0]]