-- generated by newgenasym Fri Feb  4 09:41:30 2022

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity issi512mbsdram_x16 is
    port (    
	A0:        IN     STD_LOGIC;    
	A1:        IN     STD_LOGIC;    
	A10:       IN     STD_LOGIC;    
	A11:       IN     STD_LOGIC;    
	A12:       IN     STD_LOGIC;    
	A2:        IN     STD_LOGIC;    
	A3:        IN     STD_LOGIC;    
	A4:        IN     STD_LOGIC;    
	A5:        IN     STD_LOGIC;    
	A6:        IN     STD_LOGIC;    
	A7:        IN     STD_LOGIC;    
	A8:        IN     STD_LOGIC;    
	A9:        IN     STD_LOGIC;    
	BA0:       IN     STD_LOGIC;    
	BA1:       IN     STD_LOGIC;    
	CAS:       IN     STD_LOGIC;    
	CKE:       IN     STD_LOGIC;    
	CLK:       IN     STD_LOGIC;    
	CS:        IN     STD_LOGIC;    
	DQ0:       INOUT  STD_LOGIC;    
	DQ1:       INOUT  STD_LOGIC;    
	DQ10:      INOUT  STD_LOGIC;    
	DQ11:      INOUT  STD_LOGIC;    
	DQ12:      INOUT  STD_LOGIC;    
	DQ13:      INOUT  STD_LOGIC;    
	DQ14:      INOUT  STD_LOGIC;    
	DQ15:      INOUT  STD_LOGIC;    
	DQ2:       INOUT  STD_LOGIC;    
	DQ3:       INOUT  STD_LOGIC;    
	DQ4:       INOUT  STD_LOGIC;    
	DQ5:       INOUT  STD_LOGIC;    
	DQ6:       INOUT  STD_LOGIC;    
	DQ7:       INOUT  STD_LOGIC;    
	DQ8:       INOUT  STD_LOGIC;    
	DQ9:       INOUT  STD_LOGIC;    
	DQMH:      INOUT  STD_LOGIC;    
	DQML:      INOUT  STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	RAS:       IN     STD_LOGIC;    
	VDD:       IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	VDDQ:      IN     STD_LOGIC_VECTOR (3 DOWNTO 0);    
	VSS:       IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	VSSQ:      IN     STD_LOGIC_VECTOR (3 DOWNTO 0);    
	WE:        IN     STD_LOGIC);
end issi512mbsdram_x16;
