Analysis & Synthesis report for QuadCopterMap
Mon Dec 11 10:44:53 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |QuadCopter|A2D_intf:iA2D|state
 11. State Machine - |QuadCopter|A2D_intf:iA2D|SPI_mstr16:iSPI|state
 12. State Machine - |QuadCopter|inert_intf:iNEMO|state
 13. State Machine - |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|state
 14. State Machine - |QuadCopter|inert_intf:iNEMO|SPI_mstr16:iSPI|state
 15. State Machine - |QuadCopter|cmd_cfg:iCMD|state
 16. State Machine - |QuadCopter|UART_wrapper:iUART_WRAP|state
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0|shift_taps_87n:auto_generated|altsyncram_q4b1:altsyncram2
 23. Parameter Settings for User Entity Instance: inert_intf:iNEMO|inertial_integrator:iINT
 24. Parameter Settings for User Entity Instance: flght_cntrl:ifly
 25. Parameter Settings for Inferred Entity Instance: flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0
 26. Parameter Settings for Inferred Entity Instance: inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult1
 28. altshift_taps Parameter Settings by Entity Instance
 29. lpm_mult Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "A2D_intf:iA2D|SPI_mstr16:iSPI"
 31. Port Connectivity Checks: "A2D_intf:iA2D"
 32. Port Connectivity Checks: "ESCs:iESC|ESC_interface:right_ESC"
 33. Port Connectivity Checks: "ESCs:iESC|ESC_interface:left_ESC"
 34. Port Connectivity Checks: "ESCs:iESC|ESC_interface:back_ESC"
 35. Port Connectivity Checks: "ESCs:iESC|ESC_interface:front_ESC"
 36. Port Connectivity Checks: "inert_intf:iNEMO|SPI_mstr16:iSPI"
 37. Port Connectivity Checks: "UART_wrapper:iUART_WRAP"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 11 10:44:52 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; QuadCopterMap                               ;
; Top-level Entity Name              ; QuadCopter                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,603                                       ;
;     Total combinational functions  ; 1,368                                       ;
;     Dedicated logic registers      ; 590                                         ;
; Total registers                    ; 590                                         ;
; Total pins                         ; 25                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 330                                         ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; QuadCopter         ; QuadCopterMap      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; inertial_integrator.sv           ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv                                                                               ;         ;
; ESC_interface.sv                 ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/ESC_interface.sv                                                                                     ;         ;
; UART_wrapper.sv                  ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/UART_wrapper.sv                                                                                      ;         ;
; rst_synch.sv                     ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/rst_synch.sv                                                                                         ;         ;
; flght_cntrl.sv                   ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv                                                                                       ;         ;
; cmd_cfg.sv                       ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/cmd_cfg.sv                                                                                           ;         ;
; A2D_intf.sv                      ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/A2D_intf.sv                                                                                          ;         ;
; UART_rcv.sv                      ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/UART_rcv.sv                                                                                          ;         ;
; SPI_mstr16.sv                    ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/SPI_mstr16.sv                                                                                        ;         ;
; inert_intf.sv                    ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/inert_intf.sv                                                                                        ;         ;
; ESCs.sv                          ; yes             ; User SystemVerilog HDL File  ; I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv                                                                                              ;         ;
; UART.v                           ; yes             ; User Verilog HDL File        ; I:/ECE551/Project Collateral (provided files)-20171127/UART.v                                                                                               ;         ;
; UART_tx.v                        ; yes             ; User Verilog HDL File        ; I:/ECE551/Project Collateral (provided files)-20171127/UART_tx.v                                                                                            ;         ;
; QuadCopter.v                     ; yes             ; User Verilog HDL File        ; I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v                                                                                         ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altshift_taps.tdf       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; db/shift_taps_87n.tdf            ; yes             ; Auto-Generated Megafunction  ; I:/ECE551/Project Collateral (provided files)-20171127/db/shift_taps_87n.tdf                                                                                ;         ;
; db/altsyncram_q4b1.tdf           ; yes             ; Auto-Generated Megafunction  ; I:/ECE551/Project Collateral (provided files)-20171127/db/altsyncram_q4b1.tdf                                                                               ;         ;
; db/cntr_nqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; I:/ECE551/Project Collateral (provided files)-20171127/db/cntr_nqf.tdf                                                                                      ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; I:/ECE551/Project Collateral (provided files)-20171127/db/cmpr_qgc.tdf                                                                                      ;         ;
; db/cntr_dah.tdf                  ; yes             ; Auto-Generated Megafunction  ; I:/ECE551/Project Collateral (provided files)-20171127/db/cntr_dah.tdf                                                                                      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/aglobal160.inc          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ekh.tdf               ; yes             ; Auto-Generated Megafunction  ; I:/ECE551/Project Collateral (provided files)-20171127/db/add_sub_ekh.tdf                                                                                   ;         ;
; db/add_sub_k9h.tdf               ; yes             ; Auto-Generated Megafunction  ; I:/ECE551/Project Collateral (provided files)-20171127/db/add_sub_k9h.tdf                                                                                   ;         ;
; db/add_sub_ikh.tdf               ; yes             ; Auto-Generated Megafunction  ; I:/ECE551/Project Collateral (provided files)-20171127/db/add_sub_ikh.tdf                                                                                   ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/mult_m9t.tdf                  ; yes             ; Auto-Generated Megafunction  ; I:/ECE551/Project Collateral (provided files)-20171127/db/mult_m9t.tdf                                                                                      ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,603     ;
;                                             ;           ;
; Total combinational functions               ; 1368      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 304       ;
;     -- 3 input functions                    ; 787       ;
;     -- <=2 input functions                  ; 277       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 626       ;
;     -- arithmetic mode                      ; 742       ;
;                                             ;           ;
; Total registers                             ; 590       ;
;     -- Dedicated logic registers            ; 590       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 25        ;
; Total memory bits                           ; 330       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 2         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 620       ;
; Total fan-out                               ; 6563      ;
; Average fan-out                             ; 3.22      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                          ; Entity Name         ; Library Name ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |QuadCopter                                          ; 1368 (1)          ; 590 (0)      ; 330         ; 2            ; 0       ; 1         ; 25   ; 0            ; |QuadCopter                                                                                                                                                                  ; QuadCopter          ; work         ;
;    |A2D_intf:iA2D|                                   ; 50 (7)            ; 38 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|A2D_intf:iA2D                                                                                                                                                    ; A2D_intf            ; work         ;
;       |SPI_mstr16:iSPI|                              ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|A2D_intf:iA2D|SPI_mstr16:iSPI                                                                                                                                    ; SPI_mstr16          ; work         ;
;    |ESCs:iESC|                                       ; 212 (56)          ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|ESCs:iESC                                                                                                                                                        ; ESCs                ; work         ;
;       |ESC_interface:back_ESC|                       ; 51 (51)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|ESCs:iESC|ESC_interface:back_ESC                                                                                                                                 ; ESC_interface       ; work         ;
;       |ESC_interface:front_ESC|                      ; 39 (39)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|ESCs:iESC|ESC_interface:front_ESC                                                                                                                                ; ESC_interface       ; work         ;
;       |ESC_interface:left_ESC|                       ; 33 (33)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|ESCs:iESC|ESC_interface:left_ESC                                                                                                                                 ; ESC_interface       ; work         ;
;       |ESC_interface:right_ESC|                      ; 33 (33)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|ESCs:iESC|ESC_interface:right_ESC                                                                                                                                ; ESC_interface       ; work         ;
;    |UART_wrapper:iUART_WRAP|                         ; 106 (6)           ; 75 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|UART_wrapper:iUART_WRAP                                                                                                                                          ; UART_wrapper        ; work         ;
;       |UART:iUART|                                   ; 100 (0)           ; 55 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART                                                                                                                               ; UART                ; work         ;
;          |UART_rcv:iRX|                              ; 47 (47)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX                                                                                                                  ; UART_rcv            ; work         ;
;          |UART_tx:iTX|                               ; 53 (53)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX                                                                                                                   ; UART_tx             ; work         ;
;    |cmd_cfg:iCMD|                                    ; 53 (53)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|cmd_cfg:iCMD                                                                                                                                                     ; cmd_cfg             ; work         ;
;    |flght_cntrl:ifly|                                ; 423 (407)         ; 39 (30)      ; 330         ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|flght_cntrl:ifly                                                                                                                                                 ; flght_cntrl         ; work         ;
;       |altshift_taps:prev_ptch_err_rtl_0|            ; 16 (0)            ; 9 (0)        ; 330         ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0                                                                                                               ; altshift_taps       ; work         ;
;          |shift_taps_87n:auto_generated|             ; 16 (0)            ; 9 (1)        ; 330         ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0|shift_taps_87n:auto_generated                                                                                 ; shift_taps_87n      ; work         ;
;             |altsyncram_q4b1:altsyncram2|            ; 0 (0)             ; 0 (0)        ; 330         ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0|shift_taps_87n:auto_generated|altsyncram_q4b1:altsyncram2                                                     ; altsyncram_q4b1     ; work         ;
;             |cntr_dah:cntr3|                         ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0|shift_taps_87n:auto_generated|cntr_dah:cntr3                                                                  ; cntr_dah            ; work         ;
;             |cntr_nqf:cntr1|                         ; 10 (9)            ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0|shift_taps_87n:auto_generated|cntr_nqf:cntr1                                                                  ; cntr_nqf            ; work         ;
;                |cmpr_qgc:cmpr6|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0|shift_taps_87n:auto_generated|cntr_nqf:cntr1|cmpr_qgc:cmpr6                                                   ; cmpr_qgc            ; work         ;
;    |inert_intf:iNEMO|                                ; 523 (46)          ; 357 (113)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO                                                                                                                                                 ; inert_intf          ; work         ;
;       |SPI_mstr16:iSPI|                              ; 54 (54)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|SPI_mstr16:iSPI                                                                                                                                 ; SPI_mstr16          ; work         ;
;       |inertial_integrator:iINT|                     ; 423 (335)         ; 211 (211)    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT                                                                                                                        ; inertial_integrator ; work         ;
;          |lpm_mult:Mult0|                            ; 88 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;             |multcore:mult_core|                     ; 88 (44)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;                |mpar_add:padder|                     ; 44 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                      |add_sub_k9h:auto_generated|    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_k9h:auto_generated                      ; add_sub_k9h         ; work         ;
;                   |lpm_add_sub:adder[1]|             ; 13 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                 ; lpm_add_sub         ; work         ;
;                      |add_sub_ekh:auto_generated|    ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_ekh:auto_generated                      ; add_sub_ekh         ; work         ;
;                   |mpar_add:sub_par_add|             ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                         |add_sub_ikh:auto_generated| ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ikh:auto_generated ; add_sub_ikh         ; work         ;
;          |lpm_mult:Mult1|                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult1                                                                                                         ; lpm_mult            ; work         ;
;             |mult_m9t:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult1|mult_m9t:auto_generated                                                                                 ; mult_m9t            ; work         ;
;    |rst_synch:iRST|                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |QuadCopter|rst_synch:iRST                                                                                                                                                   ; rst_synch           ; work         ;
+------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0|shift_taps_87n:auto_generated|altsyncram_q4b1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 11           ; 30           ; 11           ; 30           ; 330  ; None ;
+-------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |QuadCopter|A2D_intf:iA2D|state                               ;
+-----------------+-----------------+------------+-----------------+------------+
; Name            ; state.CONV_MISO ; state.WAIT ; state.CONV_MOSI ; state.IDLE ;
+-----------------+-----------------+------------+-----------------+------------+
; state.IDLE      ; 0               ; 0          ; 0               ; 0          ;
; state.CONV_MOSI ; 0               ; 0          ; 1               ; 1          ;
; state.WAIT      ; 0               ; 1          ; 0               ; 1          ;
; state.CONV_MISO ; 1               ; 0          ; 0               ; 1          ;
+-----------------+-----------------+------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |QuadCopter|A2D_intf:iA2D|SPI_mstr16:iSPI|state ;
+-------------+-----------+-------------+------------+------------+
; Name        ; state.BCK ; state.TRANS ; state.FRNT ; state.IDLE ;
+-------------+-----------+-------------+------------+------------+
; state.IDLE  ; 0         ; 0           ; 0          ; 0          ;
; state.FRNT  ; 0         ; 0           ; 1          ; 1          ;
; state.TRANS ; 0         ; 1           ; 0          ; 1          ;
; state.BCK   ; 1         ; 0           ; 0          ; 1          ;
+-------------+-----------+-------------+------------+------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |QuadCopter|inert_intf:iNEMO|state                                                                                                                                                                                       ;
+----------------+-----------+-----------+-----------+-----------+------------+------------+-------------+-------------+--------------+--------------+----------------+------------+-------------+-------------+-------------+-------------+
; Name           ; state.AYH ; state.AYL ; state.AXH ; state.AXL ; state.YAWH ; state.YAWL ; state.ROLLH ; state.ROLLL ; state.PITCHH ; state.PITCHL ; state.DATA_RDY ; state.WAIT ; state.INIT4 ; state.INIT3 ; state.INIT2 ; state.INIT1 ;
+----------------+-----------+-----------+-----------+-----------+------------+------------+-------------+-------------+--------------+--------------+----------------+------------+-------------+-------------+-------------+-------------+
; state.INIT1    ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0              ; 0          ; 0           ; 0           ; 0           ; 0           ;
; state.INIT2    ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0              ; 0          ; 0           ; 0           ; 1           ; 1           ;
; state.INIT3    ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0              ; 0          ; 0           ; 1           ; 0           ; 1           ;
; state.INIT4    ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0              ; 0          ; 1           ; 0           ; 0           ; 1           ;
; state.WAIT     ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0              ; 1          ; 0           ; 0           ; 0           ; 1           ;
; state.DATA_RDY ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 1              ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.PITCHL   ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0           ; 0           ; 0            ; 1            ; 0              ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.PITCHH   ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0           ; 0           ; 1            ; 0            ; 0              ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.ROLLL    ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0           ; 1           ; 0            ; 0            ; 0              ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.ROLLH    ; 0         ; 0         ; 0         ; 0         ; 0          ; 0          ; 1           ; 0           ; 0            ; 0            ; 0              ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.YAWL     ; 0         ; 0         ; 0         ; 0         ; 0          ; 1          ; 0           ; 0           ; 0            ; 0            ; 0              ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.YAWH     ; 0         ; 0         ; 0         ; 0         ; 1          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0              ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.AXL      ; 0         ; 0         ; 0         ; 1         ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0              ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.AXH      ; 0         ; 0         ; 1         ; 0         ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0              ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.AYL      ; 0         ; 1         ; 0         ; 0         ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0              ; 0          ; 0           ; 0           ; 0           ; 1           ;
; state.AYH      ; 1         ; 0         ; 0         ; 0         ; 0          ; 0          ; 0           ; 0           ; 0            ; 0            ; 0              ; 0          ; 0           ; 0           ; 0           ; 1           ;
+----------------+-----------+-----------+-----------+-----------+------------+------------+-------------+-------------+--------------+--------------+----------------+------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|state ;
+-------------------+------------+---------------+----------------------------+
; Name              ; state.IDLE ; state.RUNNING ; state.CALIBRATING          ;
+-------------------+------------+---------------+----------------------------+
; state.IDLE        ; 0          ; 0             ; 0                          ;
; state.CALIBRATING ; 1          ; 0             ; 1                          ;
; state.RUNNING     ; 1          ; 1             ; 0                          ;
+-------------------+------------+---------------+----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |QuadCopter|inert_intf:iNEMO|SPI_mstr16:iSPI|state ;
+-------------+-----------+-------------+------------+---------------+
; Name        ; state.BCK ; state.TRANS ; state.FRNT ; state.IDLE    ;
+-------------+-----------+-------------+------------+---------------+
; state.IDLE  ; 0         ; 0           ; 0          ; 0             ;
; state.FRNT  ; 0         ; 0           ; 1          ; 1             ;
; state.TRANS ; 0         ; 1           ; 0          ; 1             ;
; state.BCK   ; 1         ; 0           ; 0          ; 1             ;
+-------------+-----------+-------------+------------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |QuadCopter|cmd_cfg:iCMD|state                                      ;
+----------------+------------+------------+----------------+------------+------------+
; Name           ; state.CAL1 ; state.BATT ; state.SEND_ACK ; state.IDLE ; state.CAL2 ;
+----------------+------------+------------+----------------+------------+------------+
; state.IDLE     ; 0          ; 0          ; 0              ; 0          ; 0          ;
; state.SEND_ACK ; 0          ; 0          ; 1              ; 1          ; 0          ;
; state.BATT     ; 0          ; 1          ; 0              ; 1          ; 0          ;
; state.CAL1     ; 1          ; 0          ; 0              ; 1          ; 0          ;
; state.CAL2     ; 0          ; 0          ; 0              ; 1          ; 1          ;
+----------------+------------+------------+----------------+------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |QuadCopter|UART_wrapper:iUART_WRAP|state ;
+------------+------------+-----------+---------------------+
; Name       ; state.HIGH ; state.LOW ; state.MID           ;
+------------+------------+-----------+---------------------+
; state.HIGH ; 0          ; 0         ; 0                   ;
; state.MID  ; 1          ; 0         ; 1                   ;
; state.LOW  ; 1          ; 1         ; 0                   ;
+------------+------------+-----------+---------------------+


+--------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                               ;
+-------------------------------------------+------------------------------------------------------+
; Register name                             ; Reason for Removal                                   ;
+-------------------------------------------+------------------------------------------------------+
; ESCs:iESC|ESC_interface:front_ESC|cnt[16] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[16] ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[16]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[16] ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[16] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[16] ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[15] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[15] ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[15]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[15] ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[15] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[15] ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[14] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[14] ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[14]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[14] ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[14] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[14] ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[13] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[13] ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[13]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[13] ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[13] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[13] ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[12] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[12] ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[12]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[12] ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[12] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[12] ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[11] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[11] ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[11]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[11] ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[11] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[11] ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[10] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[10] ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[10]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[10] ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[10] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[10] ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[9]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[9]  ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[9]   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[9]  ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[9]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[9]  ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[8]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[8]  ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[8]   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[8]  ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[8]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[8]  ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[7]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[7]  ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[7]   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[7]  ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[7]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[7]  ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[6]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[6]  ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[6]   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[6]  ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[6]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[6]  ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[5]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[5]  ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[5]   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[5]  ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[5]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[5]  ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[4]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[4]  ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[4]   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[4]  ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[4]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[4]  ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[3]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[3]  ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[3]   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[3]  ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[3]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[3]  ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[2]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[2]  ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[2]   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[2]  ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[2]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[2]  ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[1]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[1]  ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[1]   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[1]  ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[1]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[1]  ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[0]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[0]  ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[0]   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[0]  ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[0]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[0]  ;
; ESCs:iESC|ESC_interface:front_ESC|cnt[17] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[17] ;
; ESCs:iESC|ESC_interface:left_ESC|cnt[17]  ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[17] ;
; ESCs:iESC|ESC_interface:right_ESC|cnt[17] ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[17] ;
; inert_intf:iNEMO|tmr[0]                   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[0]  ;
; inert_intf:iNEMO|tmr[1]                   ; Merged with ESCs:iESC|ESC_interface:back_ESC|cnt[1]  ;
; A2D_intf:iA2D|state~4                     ; Lost fanout                                          ;
; A2D_intf:iA2D|state~5                     ; Lost fanout                                          ;
; A2D_intf:iA2D|SPI_mstr16:iSPI|state~4     ; Lost fanout                                          ;
; A2D_intf:iA2D|SPI_mstr16:iSPI|state~5     ; Lost fanout                                          ;
; inert_intf:iNEMO|state~4                  ; Lost fanout                                          ;
; inert_intf:iNEMO|state~5                  ; Lost fanout                                          ;
; inert_intf:iNEMO|state~6                  ; Lost fanout                                          ;
; inert_intf:iNEMO|state~7                  ; Lost fanout                                          ;
; inert_intf:iNEMO|SPI_mstr16:iSPI|state~4  ; Lost fanout                                          ;
; inert_intf:iNEMO|SPI_mstr16:iSPI|state~5  ; Lost fanout                                          ;
; cmd_cfg:iCMD|state~4                      ; Lost fanout                                          ;
; cmd_cfg:iCMD|state~5                      ; Lost fanout                                          ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[2]   ; Merged with inert_intf:iNEMO|tmr[2]                  ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[3]   ; Merged with inert_intf:iNEMO|tmr[3]                  ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[4]   ; Merged with inert_intf:iNEMO|tmr[4]                  ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[5]   ; Merged with inert_intf:iNEMO|tmr[5]                  ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[6]   ; Merged with inert_intf:iNEMO|tmr[6]                  ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[7]   ; Merged with inert_intf:iNEMO|tmr[7]                  ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[8]   ; Merged with inert_intf:iNEMO|tmr[8]                  ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[9]   ; Merged with inert_intf:iNEMO|tmr[9]                  ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[10]  ; Merged with inert_intf:iNEMO|tmr[10]                 ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[11]  ; Merged with inert_intf:iNEMO|tmr[11]                 ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[12]  ; Merged with inert_intf:iNEMO|tmr[12]                 ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[13]  ; Merged with inert_intf:iNEMO|tmr[13]                 ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[14]  ; Merged with inert_intf:iNEMO|tmr[14]                 ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[15]  ; Merged with inert_intf:iNEMO|tmr[15]                 ;
; ESCs:iESC|ESC_interface:back_ESC|cnt[16]  ; Merged with inert_intf:iNEMO|tmr[16]                 ;
; Total Number of Removed Registers = 83    ;                                                      ;
+-------------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 590   ;
; Number of registers using Synchronous Clear  ; 118   ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 397   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 486   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                     ;
+----------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------+---------+
; inert_intf:iNEMO|SPI_mstr16:iSPI|SS_n                                                  ; 1       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[0]                            ; 2       ;
; A2D_intf:iA2D|SPI_mstr16:iSPI|SS_n                                                     ; 1       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|baud_cnt[11]                            ; 3       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|baud_cnt[9]                             ; 3       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|baud_cnt[5]                             ; 3       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|baud_cnt[3]                             ; 3       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|baud_cnt[2]                             ; 3       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[1]                            ; 1       ;
; cmd_cfg:iCMD|motors_off                                                                ; 29      ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[2]                            ; 1       ;
; flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0|shift_taps_87n:auto_generated|dffe4 ; 30      ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[3]                            ; 1       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX|baud_cnt[10]                           ; 2       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX|baud_cnt[8]                            ; 2       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX|baud_cnt[4]                            ; 2       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX|baud_cnt[2]                            ; 3       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX|baud_cnt[1]                            ; 2       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[4]                            ; 1       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX|rx_ff2                                 ; 12      ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[5]                            ; 1       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX|rx_ff1                                 ; 1       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[6]                            ; 1       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[7]                            ; 1       ;
; UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[8]                            ; 2       ;
; Total number of inverted registers = 25                                                ;         ;
+----------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                    ;
+---------------------------------------------+--------------------------------------+------------+
; Register Name                               ; Megafunction                         ; Type       ;
+---------------------------------------------+--------------------------------------+------------+
; flght_cntrl:ifly|prev_ptch_err[0..12][0..9] ; flght_cntrl:ifly|prev_ptch_err_rtl_0 ; SHIFT_TAPS ;
; flght_cntrl:ifly|prev_yaw_err[0..12][0..9]  ; flght_cntrl:ifly|prev_ptch_err_rtl_0 ; SHIFT_TAPS ;
; flght_cntrl:ifly|prev_roll_err[0..12][0..9] ; flght_cntrl:ifly|prev_ptch_err_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------+--------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 81 bits   ; 162 LEs       ; 81 LEs               ; 81 LEs                 ; Yes        ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|yaw_int[20]       ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|ay_accum[7]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|ayH[1]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|SPI_mstr16:iSPI|shft_reg[0]                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|SPI_mstr16:iSPI|shft_reg[1]                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|baud_cnt[4]  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |QuadCopter|A2D_intf:iA2D|SPI_mstr16:iSPI|shft_reg[12]                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |QuadCopter|A2D_intf:iA2D|SPI_mstr16:iSPI|bit_cnt[2]                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|inertial_integrator:iINT|smpl_cntr[2]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|SPI_mstr16:iSPI|bit_cnt[0]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |QuadCopter|cmd_cfg:iCMD|d_ptch[6]                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |QuadCopter|cmd_cfg:iCMD|thrst[4]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |QuadCopter|cmd_cfg:iCMD|d_yaw[0]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |QuadCopter|cmd_cfg:iCMD|d_roll[3]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|ptchH[5]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|ptchL[7]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|yawH[0]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|yawL[2]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|rollH[2]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|rollL[1]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|ayL[7]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|axH[3]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |QuadCopter|inert_intf:iNEMO|axL[5]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|bit_cnt[1]   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX|bit_cnt[1]  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX|baud_cnt[6] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|baud_cnt[11] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX|baud_cnt[1] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |QuadCopter|UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX|shift_reg[2] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |QuadCopter|flght_cntrl:ifly|ptch_err_sat[4]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |QuadCopter|flght_cntrl:ifly|ptch_D_diff_sat[5]                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |QuadCopter|flght_cntrl:ifly|yaw_err_sat[2]                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |QuadCopter|flght_cntrl:ifly|yaw_D_diff_sat[5]                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |QuadCopter|flght_cntrl:ifly|roll_err_sat[0]                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |QuadCopter|flght_cntrl:ifly|roll_D_diff_sat[5]                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |QuadCopter|cmd_cfg:iCMD|mtrs_off                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |QuadCopter|ESCs:iESC|frnt_speed[5]                                     ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |QuadCopter|ESCs:iESC|bck_speed[2]                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |QuadCopter|ESCs:iESC|lft_speed[4]                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |QuadCopter|ESCs:iESC|rght_speed[0]                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0|shift_taps_87n:auto_generated|altsyncram_q4b1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inert_intf:iNEMO|inertial_integrator:iINT ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; SMPL_CNT_WIDTH ; 3     ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flght_cntrl:ifly ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; D_QUEUE_DEPTH  ; 14    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                              ;
+----------------+----------------+-------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                           ;
; TAP_DISTANCE   ; 13             ; Untyped                                                           ;
; WIDTH          ; 30             ; Untyped                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                           ;
; CBXI_PARAMETER ; shift_taps_87n ; Untyped                                                           ;
+----------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                      ;
+------------------------------------------------+--------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                   ;
; LPM_WIDTHB                                     ; 10           ; Untyped                                   ;
; LPM_WIDTHP                                     ; 27           ; Untyped                                   ;
; LPM_WIDTHR                                     ; 27           ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                   ;
; LATENCY                                        ; 0            ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                   ;
; USE_EAB                                        ; OFF          ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_m9t     ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                   ;
+------------------------------------------------+--------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                             ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 1                                                  ;
; Entity Instance            ; flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                  ;
;     -- TAP_DISTANCE        ; 13                                                 ;
;     -- WIDTH               ; 30                                                 ;
+----------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                   ;
+---------------------------------------+----------------------------------------------------------+
; Name                                  ; Value                                                    ;
+---------------------------------------+----------------------------------------------------------+
; Number of entity instances            ; 2                                                        ;
; Entity Instance                       ; inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                       ;
;     -- LPM_WIDTHB                     ; 10                                                       ;
;     -- LPM_WIDTHP                     ; 26                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                      ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
; Entity Instance                       ; inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                                                       ;
;     -- LPM_WIDTHB                     ; 10                                                       ;
;     -- LPM_WIDTHP                     ; 27                                                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                       ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                      ;
;     -- USE_EAB                        ; OFF                                                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                       ;
+---------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "A2D_intf:iA2D|SPI_mstr16:iSPI"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cmd[15..14]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd[10..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_data[15..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "A2D_intf:iA2D"                                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; chnnl     ; Input  ; Info     ; Stuck at GND                                                                        ;
; res[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ESCs:iESC|ESC_interface:right_ESC" ;
+-----------+-------+----------+--------------------------------+
; Port      ; Type  ; Severity ; Details                        ;
+-----------+-------+----------+--------------------------------+
; OFF[8..6] ; Input ; Info     ; Stuck at GND                   ;
; OFF[4..0] ; Input ; Info     ; Stuck at GND                   ;
+-----------+-------+----------+--------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ESCs:iESC|ESC_interface:left_ESC" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; OFF[8..6] ; Input ; Info     ; Stuck at GND                  ;
; OFF[4..0] ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ESCs:iESC|ESC_interface:back_ESC" ;
+-----------+-------+----------+-------------------------------+
; Port      ; Type  ; Severity ; Details                       ;
+-----------+-------+----------+-------------------------------+
; OFF[8..6] ; Input ; Info     ; Stuck at GND                  ;
; OFF[4..0] ; Input ; Info     ; Stuck at GND                  ;
+-----------+-------+----------+-------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "ESCs:iESC|ESC_interface:front_ESC" ;
+-----------+-------+----------+--------------------------------+
; Port      ; Type  ; Severity ; Details                        ;
+-----------+-------+----------+--------------------------------+
; OFF[8..6] ; Input ; Info     ; Stuck at GND                   ;
; OFF[4..0] ; Input ; Info     ; Stuck at GND                   ;
+-----------+-------+----------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "inert_intf:iNEMO|SPI_mstr16:iSPI"                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; cmd[4..2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd[14]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd[7]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; cmd[0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_data[15..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UART_wrapper:iUART_WRAP"                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; resp_sent ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 25                          ;
; cycloneiii_ff         ; 590                         ;
;     CLR               ; 83                          ;
;     CLR SCLR          ; 9                           ;
;     ENA               ; 171                         ;
;     ENA CLR           ; 206                         ;
;     ENA CLR SCLR      ; 99                          ;
;     ENA SCLR          ; 10                          ;
;     SLD               ; 10                          ;
;     plain             ; 2                           ;
; cycloneiii_lcell_comb ; 1371                        ;
;     arith             ; 742                         ;
;         2 data inputs ; 153                         ;
;         3 data inputs ; 589                         ;
;     normal            ; 629                         ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 87                          ;
;         3 data inputs ; 198                         ;
;         4 data inputs ; 304                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 30                          ;
;                       ;                             ;
; Max LUT depth         ; 21.80                       ;
; Average LUT depth     ; 11.34                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Dec 11 10:43:45 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off QuadCopterMap -c QuadCopterMap
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at inertial_integrator.sv(213): truncated literal to match 30 bits File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 213
Warning (10229): Verilog HDL Expression warning at inertial_integrator.sv(215): truncated literal to match 30 bits File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 215
Info (12021): Found 1 design units, including 1 entities, in source file inertial_integrator.sv
    Info (12023): Found entity 1: inertial_integrator File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file esc_interface.sv
    Info (12023): Found entity 1: ESC_interface File: I:/ECE551/Project Collateral (provided files)-20171127/ESC_interface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_wrapper.sv
    Info (12023): Found entity 1: UART_wrapper File: I:/ECE551/Project Collateral (provided files)-20171127/UART_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rst_synch.sv
    Info (12023): Found entity 1: rst_synch File: I:/ECE551/Project Collateral (provided files)-20171127/rst_synch.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file flght_cntrl.sv
    Info (12023): Found entity 1: flght_cntrl File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cmd_cfg.sv
    Info (12023): Found entity 1: cmd_cfg File: I:/ECE551/Project Collateral (provided files)-20171127/cmd_cfg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file a2d_intf.sv
    Info (12023): Found entity 1: A2D_intf File: I:/ECE551/Project Collateral (provided files)-20171127/A2D_intf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_rcv.sv
    Info (12023): Found entity 1: UART_rcv File: I:/ECE551/Project Collateral (provided files)-20171127/UART_rcv.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_mstr16.sv
    Info (12023): Found entity 1: SPI_mstr16 File: I:/ECE551/Project Collateral (provided files)-20171127/SPI_mstr16.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file inert_intf.sv
    Info (12023): Found entity 1: inert_intf File: I:/ECE551/Project Collateral (provided files)-20171127/inert_intf.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file escs.sv
    Info (12023): Found entity 1: ESCs File: I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file commmaster.sv
    Info (12023): Found entity 1: CommMaster File: I:/ECE551/Project Collateral (provided files)-20171127/CommMaster.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spi_adc128s.sv
    Info (12023): Found entity 1: SPI_ADC128S File: I:/ECE551/Project Collateral (provided files)-20171127/SPI_ADC128S.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file quadcopter_tb.sv
    Info (12023): Found entity 1: QuadCopter_tb File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cmd_cfg_tb.sv
    Info (12023): Found entity 1: cmd_cfg_tb File: I:/ECE551/Project Collateral (provided files)-20171127/cmd_cfg_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cycloneiv.sv
    Info (12023): Found entity 1: CycloneIV File: I:/ECE551/Project Collateral (provided files)-20171127/CycloneIV.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adc128s.sv
    Info (12023): Found entity 1: ADC128S File: I:/ECE551/Project Collateral (provided files)-20171127/ADC128S.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart.v
    Info (12023): Found entity 1: UART File: I:/ECE551/Project Collateral (provided files)-20171127/UART.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart_tx.v
    Info (12023): Found entity 1: UART_tx File: I:/ECE551/Project Collateral (provided files)-20171127/UART_tx.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file quadcopter.v
    Info (12023): Found entity 1: QuadCopter File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(54): created implicit net for "ptch_err_very_pos" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 54
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(55): created implicit net for "ptch_err_very_neg" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 55
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(68): created implicit net for "roll_err_very_pos" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 68
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(69): created implicit net for "roll_err_very_neg" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 69
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(82): created implicit net for "yaw_err_very_pos" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 82
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(83): created implicit net for "yaw_err_very_neg" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 83
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(131): created implicit net for "ptch_D_diff_very_pos" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 131
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(132): created implicit net for "ptch_D_diff_very_neg" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 132
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(137): created implicit net for "roll_D_diff_very_pos" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 137
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(138): created implicit net for "roll_D_diff_very_neg" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 138
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(143): created implicit net for "yaw_D_diff_very_pos" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 143
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(144): created implicit net for "yaw_D_diff_very_neg" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 144
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(201): created implicit net for "frnt_calc_very_large" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 201
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(203): created implicit net for "bck_calc_very_large" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 203
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(205): created implicit net for "lft_calc_very_large" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 205
Warning (10236): Verilog HDL Implicit Net warning at flght_cntrl.sv(207): created implicit net for "rght_calc_very_large" File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 207
Warning (10236): Verilog HDL Implicit Net warning at CommMaster.sv(33): created implicit net for "tx_done" File: I:/ECE551/Project Collateral (provided files)-20171127/CommMaster.sv Line: 33
Warning (10236): Verilog HDL Implicit Net warning at cmd_cfg_tb.sv(37): created implicit net for "send_resp" File: I:/ECE551/Project Collateral (provided files)-20171127/cmd_cfg_tb.sv Line: 37
Warning (10236): Verilog HDL Implicit Net warning at cmd_cfg_tb.sv(38): created implicit net for "resp_sent" File: I:/ECE551/Project Collateral (provided files)-20171127/cmd_cfg_tb.sv Line: 38
Warning (10236): Verilog HDL Implicit Net warning at ADC128S.sv(41): created implicit net for "rdy" File: I:/ECE551/Project Collateral (provided files)-20171127/ADC128S.sv Line: 41
Info (12127): Elaborating entity "QuadCopter" for the top level hierarchy
Warning (10034): Output port "LED" at QuadCopter.v(16) has no driver File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 16
Info (12128): Elaborating entity "UART_wrapper" for hierarchy "UART_wrapper:iUART_WRAP" File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 61
Info (12128): Elaborating entity "UART" for hierarchy "UART_wrapper:iUART_WRAP|UART:iUART" File: I:/ECE551/Project Collateral (provided files)-20171127/UART_wrapper.sv Line: 30
Info (12128): Elaborating entity "UART_tx" for hierarchy "UART_wrapper:iUART_WRAP|UART:iUART|UART_tx:iTX" File: I:/ECE551/Project Collateral (provided files)-20171127/UART.v Line: 15
Warning (10230): Verilog HDL assignment warning at UART_tx.v(40): truncated value with size 32 to match size of target (4) File: I:/ECE551/Project Collateral (provided files)-20171127/UART_tx.v Line: 40
Warning (10230): Verilog HDL assignment warning at UART_tx.v(51): truncated value with size 32 to match size of target (12) File: I:/ECE551/Project Collateral (provided files)-20171127/UART_tx.v Line: 51
Info (12128): Elaborating entity "UART_rcv" for hierarchy "UART_wrapper:iUART_WRAP|UART:iUART|UART_rcv:iRX" File: I:/ECE551/Project Collateral (provided files)-20171127/UART.v Line: 22
Warning (10230): Verilog HDL assignment warning at UART_rcv.sv(41): truncated value with size 32 to match size of target (4) File: I:/ECE551/Project Collateral (provided files)-20171127/UART_rcv.sv Line: 41
Warning (10230): Verilog HDL assignment warning at UART_rcv.sv(55): truncated value with size 32 to match size of target (12) File: I:/ECE551/Project Collateral (provided files)-20171127/UART_rcv.sv Line: 55
Info (12128): Elaborating entity "cmd_cfg" for hierarchy "cmd_cfg:iCMD" File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 73
Warning (10230): Verilog HDL assignment warning at cmd_cfg.sv(104): truncated value with size 32 to match size of target (9) File: I:/ECE551/Project Collateral (provided files)-20171127/cmd_cfg.sv Line: 104
Warning (10270): Verilog HDL Case Statement warning at cmd_cfg.sv(158): incomplete case statement has no default case item File: I:/ECE551/Project Collateral (provided files)-20171127/cmd_cfg.sv Line: 158
Info (12128): Elaborating entity "inert_intf" for hierarchy "inert_intf:iNEMO" File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 82
Warning (10230): Verilog HDL assignment warning at inert_intf.sv(72): truncated value with size 32 to match size of target (17) File: I:/ECE551/Project Collateral (provided files)-20171127/inert_intf.sv Line: 72
Info (12128): Elaborating entity "SPI_mstr16" for hierarchy "inert_intf:iNEMO|SPI_mstr16:iSPI" File: I:/ECE551/Project Collateral (provided files)-20171127/inert_intf.sv Line: 48
Warning (10230): Verilog HDL assignment warning at SPI_mstr16.sv(33): truncated value with size 32 to match size of target (5) File: I:/ECE551/Project Collateral (provided files)-20171127/SPI_mstr16.sv Line: 33
Warning (10230): Verilog HDL assignment warning at SPI_mstr16.sv(43): truncated value with size 32 to match size of target (5) File: I:/ECE551/Project Collateral (provided files)-20171127/SPI_mstr16.sv Line: 43
Info (12128): Elaborating entity "inertial_integrator" for hierarchy "inert_intf:iNEMO|inertial_integrator:iINT" File: I:/ECE551/Project Collateral (provided files)-20171127/inert_intf.sv Line: 51
Info (10264): Verilog HDL Case Statement information at inertial_integrator.sv(66): all case item expressions in this case statement are onehot File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 66
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(115): truncated value with size 32 to match size of target (3) File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 115
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(172): truncated value with size 32 to match size of target (4) File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 172
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(201): truncated value with size 32 to match size of target (25) File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 201
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(203): truncated value with size 32 to match size of target (25) File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 203
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(212): truncated value with size 30 to match size of target (27) File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 212
Warning (10230): Verilog HDL assignment warning at inertial_integrator.sv(214): truncated value with size 30 to match size of target (27) File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 214
Info (12128): Elaborating entity "flght_cntrl" for hierarchy "flght_cntrl:ifly" File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 90
Warning (10230): Verilog HDL assignment warning at flght_cntrl.sv(215): truncated value with size 12 to match size of target (11) File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 215
Warning (10230): Verilog HDL assignment warning at flght_cntrl.sv(216): truncated value with size 12 to match size of target (11) File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 216
Warning (10230): Verilog HDL assignment warning at flght_cntrl.sv(217): truncated value with size 12 to match size of target (11) File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 217
Warning (10230): Verilog HDL assignment warning at flght_cntrl.sv(218): truncated value with size 12 to match size of target (11) File: I:/ECE551/Project Collateral (provided files)-20171127/flght_cntrl.sv Line: 218
Info (12128): Elaborating entity "ESCs" for hierarchy "ESCs:iESC" File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 96
Warning (10230): Verilog HDL assignment warning at ESCs.sv(22): truncated value with size 32 to match size of target (11) File: I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv Line: 22
Warning (10230): Verilog HDL assignment warning at ESCs.sv(23): truncated value with size 32 to match size of target (11) File: I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv Line: 23
Warning (10230): Verilog HDL assignment warning at ESCs.sv(24): truncated value with size 32 to match size of target (11) File: I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv Line: 24
Warning (10230): Verilog HDL assignment warning at ESCs.sv(25): truncated value with size 32 to match size of target (11) File: I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv Line: 25
Warning (10230): Verilog HDL assignment warning at ESCs.sv(27): truncated value with size 32 to match size of target (10) File: I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv Line: 27
Warning (10230): Verilog HDL assignment warning at ESCs.sv(28): truncated value with size 32 to match size of target (10) File: I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv Line: 28
Warning (10230): Verilog HDL assignment warning at ESCs.sv(29): truncated value with size 32 to match size of target (10) File: I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv Line: 29
Warning (10230): Verilog HDL assignment warning at ESCs.sv(30): truncated value with size 32 to match size of target (10) File: I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv Line: 30
Info (12128): Elaborating entity "ESC_interface" for hierarchy "ESCs:iESC|ESC_interface:front_ESC" File: I:/ECE551/Project Collateral (provided files)-20171127/ESCs.sv Line: 17
Warning (10230): Verilog HDL assignment warning at ESC_interface.sv(28): truncated value with size 32 to match size of target (18) File: I:/ECE551/Project Collateral (provided files)-20171127/ESC_interface.sv Line: 28
Info (12128): Elaborating entity "A2D_intf" for hierarchy "A2D_intf:iA2D" File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 106
Info (12128): Elaborating entity "rst_synch" for hierarchy "rst_synch:iRST" File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 112
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "flght_cntrl:ifly|prev_ptch_err_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 13
        Info (286033): Parameter WIDTH set to 30
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "inert_intf:iNEMO|inertial_integrator:iINT|Mult0" File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 201
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "inert_intf:iNEMO|inertial_integrator:iINT|Mult1" File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 203
Info (12130): Elaborated megafunction instantiation "flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0"
Info (12133): Instantiated megafunction "flght_cntrl:ifly|altshift_taps:prev_ptch_err_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "13"
    Info (12134): Parameter "WIDTH" = "30"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_87n.tdf
    Info (12023): Found entity 1: shift_taps_87n File: I:/ECE551/Project Collateral (provided files)-20171127/db/shift_taps_87n.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q4b1.tdf
    Info (12023): Found entity 1: altsyncram_q4b1 File: I:/ECE551/Project Collateral (provided files)-20171127/db/altsyncram_q4b1.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_nqf.tdf
    Info (12023): Found entity 1: cntr_nqf File: I:/ECE551/Project Collateral (provided files)-20171127/db/cntr_nqf.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: I:/ECE551/Project Collateral (provided files)-20171127/db/cmpr_qgc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_dah.tdf
    Info (12023): Found entity 1: cntr_dah File: I:/ECE551/Project Collateral (provided files)-20171127/db/cntr_dah.tdf Line: 26
Info (12130): Elaborated megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0" File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 201
Info (12133): Instantiated megafunction "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0" with the following parameter: File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 201
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ekh.tdf
    Info (12023): Found entity 1: add_sub_ekh File: I:/ECE551/Project Collateral (provided files)-20171127/db/add_sub_ekh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf
    Info (12023): Found entity 1: add_sub_k9h File: I:/ECE551/Project Collateral (provided files)-20171127/db/add_sub_k9h.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf
    Info (12023): Found entity 1: add_sub_ikh File: I:/ECE551/Project Collateral (provided files)-20171127/db/add_sub_ikh.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult0" File: c:/programdata/app-v/cfe345e7-b20f-4013-ab10-0350f684dc77/c3446511-ec8f-4614-85f4-05df449d03f2/root/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult1" File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 203
Info (12133): Instantiated megafunction "inert_intf:iNEMO|inertial_integrator:iINT|lpm_mult:Mult1" with the following parameter: File: I:/ECE551/Project Collateral (provided files)-20171127/inertial_integrator.sv Line: 203
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m9t.tdf
    Info (12023): Found entity 1: mult_m9t File: I:/ECE551/Project Collateral (provided files)-20171127/db/mult_m9t.tdf Line: 29
Info (13000): Registers with preset signals will power-up high File: I:/ECE551/Project Collateral (provided files)-20171127/SPI_mstr16.sv Line: 10
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 16
    Warning (13410): Pin "LED[1]" is stuck at GND File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 16
    Warning (13410): Pin "LED[2]" is stuck at GND File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 16
    Warning (13410): Pin "LED[3]" is stuck at GND File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 16
    Warning (13410): Pin "LED[4]" is stuck at GND File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 16
    Warning (13410): Pin "LED[5]" is stuck at GND File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 16
    Warning (13410): Pin "LED[6]" is stuck at GND File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 16
    Warning (13410): Pin "LED[7]" is stuck at GND File: I:/ECE551/Project Collateral (provided files)-20171127/QuadCopter.v Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file I:/ECE551/Project Collateral (provided files)-20171127/QuadCopterMap.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1717 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 1660 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 894 megabytes
    Info: Processing ended: Mon Dec 11 10:44:53 2017
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in I:/ECE551/Project Collateral (provided files)-20171127/QuadCopterMap.map.smsg.


