#
#Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
#
set_param power.enableLutRouteBelPower 1
set_param power.enableCarry8RouteBelPower 1
set_param power.enableUnconnectedCarry8PinPower 1
set_param project.singleFileAddWarning.threshold 0
set_param chipscope.flow 0
set part xczu9eg-ffvb1156-2-e
set tool_flow Vivado
set ip_vlnv xilinx.com:ip:ila:6.2
set ip_module_name u_ila_0_CV
set params {{{PARAM_VALUE.ALL_PROBE_SAME_MU} {true} {PARAM_VALUE.ALL_PROBE_SAME_MU_CNT} {1} {PARAM_VALUE.C_ADV_TRIGGER} {false} {PARAM_VALUE.C_DATA_DEPTH} {4096} {PARAM_VALUE.C_EN_STRG_QUAL} {false} {PARAM_VALUE.C_INPUT_PIPE_STAGES} {0} {PARAM_VALUE.C_NUM_OF_PROBES} {66} {PARAM_VALUE.C_PROBE0_TYPE} {0} {PARAM_VALUE.C_PROBE0_WIDTH} {2} {PARAM_VALUE.C_PROBE10_TYPE} {0} {PARAM_VALUE.C_PROBE10_WIDTH} {2} {PARAM_VALUE.C_PROBE11_TYPE} {0} {PARAM_VALUE.C_PROBE11_WIDTH} {4} {PARAM_VALUE.C_PROBE12_TYPE} {0} {PARAM_VALUE.C_PROBE12_WIDTH} {16} {PARAM_VALUE.C_PROBE13_TYPE} {0} {PARAM_VALUE.C_PROBE13_WIDTH} {2} {PARAM_VALUE.C_PROBE14_TYPE} {0} {PARAM_VALUE.C_PROBE14_WIDTH} {16} {PARAM_VALUE.C_PROBE15_TYPE} {0} {PARAM_VALUE.C_PROBE15_WIDTH} {128} {PARAM_VALUE.C_PROBE16_TYPE} {0} {PARAM_VALUE.C_PROBE16_WIDTH} {3} {PARAM_VALUE.C_PROBE17_TYPE} {0} {PARAM_VALUE.C_PROBE17_WIDTH} {16} {PARAM_VALUE.C_PROBE18_TYPE} {0} {PARAM_VALUE.C_PROBE18_WIDTH} {12} {PARAM_VALUE.C_PROBE19_TYPE} {0} {PARAM_VALUE.C_PROBE19_WIDTH} {4} {PARAM_VALUE.C_PROBE1_TYPE} {0} {PARAM_VALUE.C_PROBE1_WIDTH} {2} {PARAM_VALUE.C_PROBE20_TYPE} {0} {PARAM_VALUE.C_PROBE20_WIDTH} {26} {PARAM_VALUE.C_PROBE21_TYPE} {0} {PARAM_VALUE.C_PROBE21_WIDTH} {3} {PARAM_VALUE.C_PROBE22_TYPE} {0} {PARAM_VALUE.C_PROBE22_WIDTH} {8} {PARAM_VALUE.C_PROBE23_TYPE} {0} {PARAM_VALUE.C_PROBE23_WIDTH} {3} {PARAM_VALUE.C_PROBE24_TYPE} {0} {PARAM_VALUE.C_PROBE24_WIDTH} {4} {PARAM_VALUE.C_PROBE25_TYPE} {0} {PARAM_VALUE.C_PROBE25_WIDTH} {26} {PARAM_VALUE.C_PROBE26_TYPE} {0} {PARAM_VALUE.C_PROBE26_WIDTH} {4} {PARAM_VALUE.C_PROBE27_TYPE} {0} {PARAM_VALUE.C_PROBE27_WIDTH} {2} {PARAM_VALUE.C_PROBE28_TYPE} {0} {PARAM_VALUE.C_PROBE28_WIDTH} {3} {PARAM_VALUE.C_PROBE29_TYPE} {0} {PARAM_VALUE.C_PROBE29_WIDTH} {16} {PARAM_VALUE.C_PROBE2_TYPE} {0} {PARAM_VALUE.C_PROBE2_WIDTH} {40} {PARAM_VALUE.C_PROBE30_TYPE} {0} {PARAM_VALUE.C_PROBE30_WIDTH} {12} {PARAM_VALUE.C_PROBE31_TYPE} {0} {PARAM_VALUE.C_PROBE31_WIDTH} {16} {PARAM_VALUE.C_PROBE32_TYPE} {0} {PARAM_VALUE.C_PROBE32_WIDTH} {128} {PARAM_VALUE.C_PROBE33_TYPE} {0} {PARAM_VALUE.C_PROBE33_WIDTH} {8} {PARAM_VALUE.C_PROBE34_TYPE} {0} {PARAM_VALUE.C_PROBE34_WIDTH} {3} {PARAM_VALUE.C_PROBE35_TYPE} {0} {PARAM_VALUE.C_PROBE35_WIDTH} {4} {PARAM_VALUE.C_PROBE36_TYPE} {0} {PARAM_VALUE.C_PROBE36_WIDTH} {2} {PARAM_VALUE.C_PROBE37_TYPE} {0} {PARAM_VALUE.C_PROBE37_WIDTH} {1} {PARAM_VALUE.C_PROBE38_TYPE} {0} {PARAM_VALUE.C_PROBE38_WIDTH} {1} {PARAM_VALUE.C_PROBE39_TYPE} {0} {PARAM_VALUE.C_PROBE39_WIDTH} {1} {PARAM_VALUE.C_PROBE3_TYPE} {0} {PARAM_VALUE.C_PROBE3_WIDTH} {2} {PARAM_VALUE.C_PROBE40_TYPE} {0} {PARAM_VALUE.C_PROBE40_WIDTH} {1} {PARAM_VALUE.C_PROBE41_TYPE} {0} {PARAM_VALUE.C_PROBE41_WIDTH} {1} {PARAM_VALUE.C_PROBE42_TYPE} {0} {PARAM_VALUE.C_PROBE42_WIDTH} {1} {PARAM_VALUE.C_PROBE43_TYPE} {0} {PARAM_VALUE.C_PROBE43_WIDTH} {1} {PARAM_VALUE.C_PROBE44_TYPE} {0} {PARAM_VALUE.C_PROBE44_WIDTH} {1} {PARAM_VALUE.C_PROBE45_TYPE} {0} {PARAM_VALUE.C_PROBE45_WIDTH} {1} {PARAM_VALUE.C_PROBE46_TYPE} {0} {PARAM_VALUE.C_PROBE46_WIDTH} {1} {PARAM_VALUE.C_PROBE47_TYPE} {0} {PARAM_VALUE.C_PROBE47_WIDTH} {1} {PARAM_VALUE.C_PROBE48_TYPE} {0} {PARAM_VALUE.C_PROBE48_WIDTH} {1} {PARAM_VALUE.C_PROBE49_TYPE} {0} {PARAM_VALUE.C_PROBE49_WIDTH} {1} {PARAM_VALUE.C_PROBE4_TYPE} {0} {PARAM_VALUE.C_PROBE4_WIDTH} {8} {PARAM_VALUE.C_PROBE50_TYPE} {0} {PARAM_VALUE.C_PROBE50_WIDTH} {1} {PARAM_VALUE.C_PROBE51_TYPE} {0} {PARAM_VALUE.C_PROBE51_WIDTH} {1} {PARAM_VALUE.C_PROBE52_TYPE} {0} {PARAM_VALUE.C_PROBE52_WIDTH} {1} {PARAM_VALUE.C_PROBE53_TYPE} {0} {PARAM_VALUE.C_PROBE53_WIDTH} {1} {PARAM_VALUE.C_PROBE54_TYPE} {0} {PARAM_VALUE.C_PROBE54_WIDTH} {1} {PARAM_VALUE.C_PROBE55_TYPE} {0} {PARAM_VALUE.C_PROBE55_WIDTH} {1} {PARAM_VALUE.C_PROBE56_TYPE} {0} {PARAM_VALUE.C_PROBE56_WIDTH} {1} {PARAM_VALUE.C_PROBE57_TYPE} {0} {PARAM_VALUE.C_PROBE57_WIDTH} {1} {PARAM_VALUE.C_PROBE58_TYPE} {0} {PARAM_VALUE.C_PROBE58_WIDTH} {1} {PARAM_VALUE.C_PROBE59_TYPE} {0} {PARAM_VALUE.C_PROBE59_WIDTH} {1} {PARAM_VALUE.C_PROBE5_TYPE} {0} {PARAM_VALUE.C_PROBE5_WIDTH} {3} {PARAM_VALUE.C_PROBE60_TYPE} {0} {PARAM_VALUE.C_PROBE60_WIDTH} {1} {PARAM_VALUE.C_PROBE61_TYPE} {0} {PARAM_VALUE.C_PROBE61_WIDTH} {1} {PARAM_VALUE.C_PROBE62_TYPE} {0} {PARAM_VALUE.C_PROBE62_WIDTH} {1} {PARAM_VALUE.C_PROBE63_TYPE} {0} {PARAM_VALUE.C_PROBE63_WIDTH} {1} {PARAM_VALUE.C_PROBE64_TYPE} {0} {PARAM_VALUE.C_PROBE64_WIDTH} {1} {PARAM_VALUE.C_PROBE65_TYPE} {0} {PARAM_VALUE.C_PROBE65_WIDTH} {1} {PARAM_VALUE.C_PROBE6_TYPE} {0} {PARAM_VALUE.C_PROBE6_WIDTH} {16} {PARAM_VALUE.C_PROBE7_TYPE} {0} {PARAM_VALUE.C_PROBE7_WIDTH} {16} {PARAM_VALUE.C_PROBE8_TYPE} {0} {PARAM_VALUE.C_PROBE8_WIDTH} {4} {PARAM_VALUE.C_PROBE9_TYPE} {0} {PARAM_VALUE.C_PROBE9_WIDTH} {128} {PARAM_VALUE.C_TRIGIN_EN} {0} {PARAM_VALUE.C_TRIGOUT_EN} {0}}}
set output_xci /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/.Xil/Vivado-9456-CELSIUS/u_ila_0_CV.0/out/result.xci
set output_dcp /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/.Xil/Vivado-9456-CELSIUS/u_ila_0_CV.0/out/result.dcp
set output_dir /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.runs/impl_1/.Xil/Vivado-9456-CELSIUS/u_ila_0_CV.0/out
set ip_repo_paths {
  /home/duck/Github/MemorEDF/rtl/ip_repo
  /home/duck/ip_repo/ConfigurationPort_1.0
}
set ip_output_repo /home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.cache/ip
set ip_cache_permissions {read write}

set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]

set synth_opts {}
set xdc_files {}
source {/opt/Xilinx/Vivado/2017.4/scripts/ip/ipxchipscope.tcl}

set failed [catch {ipx::chipscope::gen_and_synth_ip $part $tool_flow $ip_vlnv $ip_module_name $params $output_xci $output_dcp $output_dir $ip_repo_paths $ip_output_repo $ip_cache_permissions $oopbus_ip_repo_paths $synth_opts $xdc_files} errMessage]

if { $failed } {
send_msg_id {IP_Flow-19-3805} ERROR "Failed to generate and synthesize debug IP $ip_vlnv. \n $errMessage"
  exit 1
}
