Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: KeyboardReader_Wrapper.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "KeyboardReader_Wrapper.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "KeyboardReader_Wrapper"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : KeyboardReader_Wrapper
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "D:/LIC/Project/FA.vhd" in Library work.
Architecture behavioral of Entity fa is up to date.
Compiling vhdl file "D:/LIC/Project/ADDER4BIT.vhd" in Library work.
Architecture stuctural of Entity adder4bit is up to date.
Compiling vhdl file "D:/LIC/Project/MUX2_1.vhd" in Library work.
Architecture behavioral of Entity mux2_1 is up to date.
Compiling vhdl file "D:/LIC/Project/REGISTER_D_R.vhd" in Library work.
Architecture behavioral of Entity register_d_r is up to date.
Compiling vhdl file "D:/LIC/Project/Count.vhd" in Library work.
Architecture stuctural of Entity counter is up to date.
Compiling vhdl file "D:/LIC/Project/Decoder2_3.vhd" in Library work.
Architecture behavioral of Entity decoder2_3 is up to date.
Compiling vhdl file "D:/LIC/Project/MUX4_2.vhd" in Library work.
Architecture behavioral of Entity mux4_2 is up to date.
Compiling vhdl file "D:/LIC/Project/KeyBufferControl.vhd" in Library work.
Architecture behavioral of Entity keybuffercontrol is up to date.
Compiling vhdl file "D:/LIC/Project/KeyScan.vhd" in Library work.
Architecture structural of Entity keyscan is up to date.
Compiling vhdl file "D:/LIC/Project/KeyControl.vhd" in Library work.
Architecture behavioral of Entity keycontrol is up to date.
Compiling vhdl file "D:/LIC/Project/KeyDecoder.vhd" in Library work.
Architecture stuctural of Entity keydecoder is up to date.
Compiling vhdl file "D:/LIC/Project/KeyBuffer.vhd" in Library work.
Architecture structural of Entity keybuffer is up to date.
Compiling vhdl file "D:/LIC/Project/KeyboardReader.vhd" in Library work.
Architecture structural of Entity keyboardreader is up to date.
Compiling vhdl file "D:/LIC/Project/KeyboardReader_Wrapper.vhd" in Library work.
Architecture structural of Entity keyboardreader_wrapper is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <KeyboardReader_Wrapper> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <KeyboardReader> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <KeyDecoder> in library <work> (architecture <stuctural>).

Analyzing hierarchy for entity <KeyBuffer> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <KeyScan> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <KeyControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REGISTER_D_R> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <KeyBufferControl> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Counter> in library <work> (architecture <stuctural>).

Analyzing hierarchy for entity <Decoder2_3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <MUX4_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ADDER4BIT> in library <work> (architecture <stuctural>).

Analyzing hierarchy for entity <MUX2_1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <REGISTER_D_R> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FA> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <KeyboardReader_Wrapper> in library <work> (Architecture <structural>).
Entity <KeyboardReader_Wrapper> analyzed. Unit <KeyboardReader_Wrapper> generated.

Analyzing Entity <KeyboardReader> in library <work> (Architecture <structural>).
Entity <KeyboardReader> analyzed. Unit <KeyboardReader> generated.

Analyzing Entity <KeyDecoder> in library <work> (Architecture <stuctural>).
Entity <KeyDecoder> analyzed. Unit <KeyDecoder> generated.

Analyzing Entity <KeyScan> in library <work> (Architecture <structural>).
Entity <KeyScan> analyzed. Unit <KeyScan> generated.

Analyzing Entity <Counter> in library <work> (Architecture <stuctural>).
WARNING:Xst:753 - "D:/LIC/Project/Count.vhd" line 68: Unconnected output port 'Cout' of component 'ADDER4BIT'.
Entity <Counter> analyzed. Unit <Counter> generated.

Analyzing Entity <ADDER4BIT> in library <work> (Architecture <stuctural>).
Entity <ADDER4BIT> analyzed. Unit <ADDER4BIT> generated.

Analyzing Entity <FA> in library <work> (Architecture <behavioral>).
Entity <FA> analyzed. Unit <FA> generated.

Analyzing Entity <MUX2_1> in library <work> (Architecture <behavioral>).
Entity <MUX2_1> analyzed. Unit <MUX2_1> generated.

Analyzing Entity <REGISTER_D_R> in library <work> (Architecture <behavioral>).
Entity <REGISTER_D_R> analyzed. Unit <REGISTER_D_R> generated.

Analyzing Entity <Decoder2_3> in library <work> (Architecture <behavioral>).
Entity <Decoder2_3> analyzed. Unit <Decoder2_3> generated.

Analyzing Entity <MUX4_2> in library <work> (Architecture <behavioral>).
Entity <MUX4_2> analyzed. Unit <MUX4_2> generated.

Analyzing Entity <KeyControl> in library <work> (Architecture <behavioral>).
Entity <KeyControl> analyzed. Unit <KeyControl> generated.

Analyzing Entity <KeyBuffer> in library <work> (Architecture <structural>).
Entity <KeyBuffer> analyzed. Unit <KeyBuffer> generated.

Analyzing Entity <KeyBufferControl> in library <work> (Architecture <behavioral>).
Entity <KeyBufferControl> analyzed. Unit <KeyBufferControl> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <KeyControl>.
    Related source file is "D:/LIC/Project/KeyControl.vhd".
    Found finite state machine <FSM_0> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state0                                         |
    | Power Up State     | state0                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <KeyControl> synthesized.


Synthesizing Unit <Decoder2_3>.
    Related source file is "D:/LIC/Project/Decoder2_3.vhd".
    Found 4x3-bit ROM for signal <DEC>.
    Summary:
	inferred   1 ROM(s).
Unit <Decoder2_3> synthesized.


Synthesizing Unit <MUX4_2>.
    Related source file is "D:/LIC/Project/MUX4_2.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <Y>.
Unit <MUX4_2> synthesized.


Synthesizing Unit <MUX2_1>.
    Related source file is "D:/LIC/Project/MUX2_1.vhd".
Unit <MUX2_1> synthesized.


Synthesizing Unit <REGISTER_D_R>.
    Related source file is "D:/LIC/Project/REGISTER_D_R.vhd".
    Found 4-bit register for signal <Q>.
Unit <REGISTER_D_R> synthesized.


Synthesizing Unit <FA>.
    Related source file is "D:/LIC/Project/FA.vhd".
    Found 1-bit xor2 for signal <S>.
    Found 1-bit xor2 for signal <xor_ab>.
    Summary:
	inferred   2 Xor(s).
Unit <FA> synthesized.


Synthesizing Unit <KeyBufferControl>.
    Related source file is "D:/LIC/Project/KeyBufferControl.vhd".
    Found finite state machine <FSM_1> for signal <CS>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 9                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | state0                                         |
    | Power Up State     | state0                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <KeyBufferControl> synthesized.


Synthesizing Unit <KeyBuffer>.
    Related source file is "D:/LIC/Project/KeyBuffer.vhd".
Unit <KeyBuffer> synthesized.


Synthesizing Unit <ADDER4BIT>.
    Related source file is "D:/LIC/Project/ADDER4BIT.vhd".
Unit <ADDER4BIT> synthesized.


Synthesizing Unit <Counter>.
    Related source file is "D:/LIC/Project/Count.vhd".
Unit <Counter> synthesized.


Synthesizing Unit <KeyScan>.
    Related source file is "D:/LIC/Project/KeyScan.vhd".
WARNING:Xst:1780 - Signal <cableCnt2Mux> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cableCnt2Dec> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <KeyScan> synthesized.


Synthesizing Unit <KeyDecoder>.
    Related source file is "D:/LIC/Project/KeyDecoder.vhd".
Unit <KeyDecoder> synthesized.


Synthesizing Unit <KeyboardReader>.
    Related source file is "D:/LIC/Project/KeyboardReader.vhd".
Unit <KeyboardReader> synthesized.


Synthesizing Unit <KeyboardReader_Wrapper>.
    Related source file is "D:/LIC/Project/KeyboardReader_Wrapper.vhd".
Unit <KeyboardReader_Wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x3-bit ROM                                           : 1
# Registers                                            : 2
 4-bit register                                        : 2
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <U0/U1/U1/CS/FSM> on signal <CS[1:3]> with gray encoding.
--------------------
 State  | Encoding
--------------------
 state0 | 000
 state1 | 001
 state2 | 011
 state3 | 010
 state4 | 110
--------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U0/U0/U1/CS/FSM> on signal <CS[1:2]> with johnson encoding.
--------------------
 State  | Encoding
--------------------
 state0 | 00
 state1 | 01
 state2 | 11
--------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 4x3-bit ROM                                           : 1
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <KeyboardReader_Wrapper> ...

Optimizing unit <MUX2_1> ...

Optimizing unit <KeyControl> ...
  implementation constraint: INIT=r	 : CS_FSM_FFd1
  implementation constraint: INIT=r	 : CS_FSM_FFd2

Optimizing unit <Decoder2_3> ...

Optimizing unit <MUX4_2> ...

Optimizing unit <FA> ...

Optimizing unit <KeyBufferControl> ...
  implementation constraint: INIT=r	 : CS_FSM_FFd1
  implementation constraint: INIT=r	 : CS_FSM_FFd2
  implementation constraint: INIT=r	 : CS_FSM_FFd3

Optimizing unit <REGISTER_D_R> ...

Optimizing unit <ADDER4BIT> ...

Optimizing unit <KeyBuffer> ...

Optimizing unit <Counter> ...

Optimizing unit <KeyScan> ...

Optimizing unit <KeyDecoder> ...

Optimizing unit <KeyboardReader> ...

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : KeyboardReader_Wrapper.ngr
Top Level Output File Name         : KeyboardReader_Wrapper
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 67
#      AND2                        : 27
#      AND4                        : 1
#      INV                         : 20
#      OR2                         : 15
#      XOR2                        : 4
# FlipFlops/Latches                : 13
#      FDC                         : 13
# IO Buffers                       : 15
#      IBUF                        : 7
#      OBUF                        : 8
=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.18 secs
 
--> 

Total memory usage is 4518696 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

