vhdl work "usb_fifos.vhd"
vhdl work "usb_top.vhd"
verilog work "toplevel.v"
