#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Apr 24 19:24:54 2022
# Process ID: 23380
# Current directory: C:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.runs/design_1_microblaze_1_1_synth_1
# Command line: vivado.exe -log design_1_microblaze_1_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_1_1.tcl
# Log file: C:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.runs/design_1_microblaze_1_1_synth_1/design_1_microblaze_1_1.vds
# Journal file: C:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.runs/design_1_microblaze_1_1_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_microblaze_1_1.tcl -notrace
Command: synth_design -top design_1_microblaze_1_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10592 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 399.562 ; gain = 101.527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_1_1' [c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_1/synth/design_1_microblaze_1_1.vhd:190]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: design_1_microblaze_1_1 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 1 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 2 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001000011010000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001000011010000001111111111111111 
	Parameter C_USE_ICACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000001000011010000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000001000011010000001111111111111111 
	Parameter C_USE_DCACHE bound to: 1 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at 'c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ipshared/2ed1/hdl/microblaze_v11_0_vh_rfs.vhd:162656' bound to instance 'U0' of component 'MicroBlaze' [c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_1/synth/design_1_microblaze_1_1.vhd:959]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_1_1' (67#1) [c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_1/synth/design_1_microblaze_1_1.vhd:190]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_DVM_Message_Type[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_DVM_Message_Type[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_DVM_Message_Type[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_Exclusive
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_Non_Secure
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_Privileged
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_Addr[30]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Read_Req_Addr[31]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Snoop_Cmd[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Snoop_Cmd[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Snoop_Cmd[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Non_Secure
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Privileged
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_Byte
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Req_HalfWord
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Data_Cnt[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Write_Data_Cnt[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[3]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[4]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[5]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[6]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Req_TLB_PID[7]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_Cache_Done
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_TLB_Done
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port Snoop_BTC_Done
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACVALID
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[31]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[30]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[29]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[28]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[27]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[26]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[25]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[24]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[23]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[22]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[21]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[20]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[19]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[18]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[17]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[16]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[15]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[14]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[13]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[12]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[11]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[10]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[9]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[8]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[7]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[6]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[5]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[4]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[3]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACADDR[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACSNOOP[3]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACSNOOP[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACSNOOP[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACSNOOP[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACPROT[2]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACPROT[1]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_ACPROT[0]
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_CRREADY
WARNING: [Synth 8-3331] design Cache_Interface__parameterized1 has unconnected port M_AXI_CDREADY
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[0]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[1]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[2]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[3]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[4]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[5]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[6]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[7]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[8]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[9]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[10]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[11]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[12]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[13]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[14]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[15]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[16]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[17]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[18]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[19]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[20]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[21]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[22]
WARNING: [Synth 8-3331] design cache_valid_bit_detect__parameterized1 has unconnected port Check_Addr[23]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 637.832 ; gain = 339.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 637.832 ; gain = 339.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 637.832 ; gain = 339.797
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 542 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_1/design_1_microblaze_1_1_ooc_debug.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_1/design_1_microblaze_1_1_ooc_debug.xdc] for cell 'U0'
Parsing XDC File [c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_1/design_1_microblaze_1_1_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_1/design_1_microblaze_1_1_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_1/design_1_microblaze_1_1.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_1/design_1_microblaze_1_1.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.srcs/sources_1/bd/design_1/ip/design_1_microblaze_1_1/design_1_microblaze_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_microblaze_1_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_microblaze_1_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 871.762 ; gain = 0.000
Parsing XDC File [C:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.runs/design_1_microblaze_1_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.runs/design_1_microblaze_1_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 872.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 435 instances were transformed.
  FD => FDRE: 32 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 10 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 129 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 129 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 872.227 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 873.355 ; gain = 1.129
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 873.355 ; gain = 575.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 873.355 ; gain = 575.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.runs/design_1_microblaze_1_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 873.355 ; gain = 575.320
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "long_ALU_Op_I" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sign_Extend" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "byte_res[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "byte_res[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cache_state_reg' in module 'Icache'
INFO: [Synth 8-5544] ROM "req_cmd_done_occurred" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cache_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "which_pc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "read_idle_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Read_Data_Idle" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_data_last_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "last_outstanding_write_cmb2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_almost_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "aw_w_fifo_full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
     stream_wait_on_idle |                              001 |                             0001
        read_from_stream |                              010 |                             0010
     victim_wait_on_idle |                              011 |                             0011
       handle_victim_hit |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cache_state_reg' using encoding 'sequential' in module 'Icache'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:55 . Memory (MB): peak = 873.355 ; gain = 575.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 85    
+---Registers : 
	             4096 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 23    
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 255   
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 9     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 17    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 326   
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mb_sync_bit 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module PreFetch_Buffer 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module Decode 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 91    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 47    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module Operand_Select_Bit__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select_Bit__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Operand_Select_Bit__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Operand_Select_Bit__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module Operand_Select 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module count_leading_zeros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module carry_equal 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
Module Shift_Logic_Module 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mul_unit 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Result_Mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module MSR_Reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module barrel_shift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
Module Byte_Doublet_Handle 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
Module DAXI_interface 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module cache_valid_bit_detect 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module comparator 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
Module Icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 7     
Module mb_sync_bit__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mb_sync_bit__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Debug 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 61    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
	   3 Input      1 Bit        Muxes := 1     
Module cache_valid_bit_detect__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      1 Bit        Muxes := 1     
Module Cache_Interface__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 24    
	   3 Input      1 Bit        Muxes := 1     
Module DCache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module MicroBlaze_Area 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MicroBlaze_Core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MicroBlaze 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "byte_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "long_ALU_Op_I" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "mtsmsr_write_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Data_Read_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Config_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "reset_mode_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reset_mode_dbg_halt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Status_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Instr_Insert_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Control_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Command_Reg_En" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_data_last_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Using_New_CacheInterface_for_AXI.Cache_Interface_I1/w_fifo_almost_empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_Barrel_Shifter.Arith_Shift_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_Barrel_Shifter.Arith_Shift_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[14]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[1]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[13]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[2]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[12]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[3]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[11]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[4]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[10]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[5]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[9]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[6]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[8]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[7]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[0]' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/void_bit16_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Double_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_1_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[31]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_mask1_reg[31] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[30]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[29]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[28]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[27]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[26]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[25]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_Barrel_Shifter.barrel_shift_I/Using_BitField.mem_Rd_reg[24]' (FD) to 'U0/MicroBlaze_Core_I/Area.Core/trace_data_write_value_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Logic_Oper_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Shift_Oper_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[7]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[11]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[12]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[13]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[14]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[15] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Result_Sel_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Result_Sel_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Cond_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/FPU_Op_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[10]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[9]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[8]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stack_violation_occurence/Single_Synchronize.use_async_reset.sync_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/second_request_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/Write_FPU_result_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Write_DIV_result_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/write_Addr_I_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/instr_EX_i_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.read_exclusive_fail_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.write_exclusive_fail_i_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.take_Intr_2nd_Phase_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_CLK_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sample_synced_1_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.watchpoint_brk_hold_reg' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/take_intr_Done_reg'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_pause_reg' (FDR) to 'U0/MicroBlaze_Core_I/Area.Core/Decode_I/of_Pause_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/victim_hit_hold_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/stream_hit_hold_reg )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBAR_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARSNOOP_reg[3] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARUSER_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARPROT_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[1]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARCACHE_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARBURST_reg[0] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[2]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[3]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[4]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[5]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[6]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARLEN_reg[7] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[0]' (FDRE) to 'U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.M_AXI_ARID_I_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_exception_kind_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\MicroBlaze_Core_I/Area.Core/trace_msr_reg_i_reg[4] )
INFO: [Synth 8-3886] merging instance 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[21]' (FDCE) to 'U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[26]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4095] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4094] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4093] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4092] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4091] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4090] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4089] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4088] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4087] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4086] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4085] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4084] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4083] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4082] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4081] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4080] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4079] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4078] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4077] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4076] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4075] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4074] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4073] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4072] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4071] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4070] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4069] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4068] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4067] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4066] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4065] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4064] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4063] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4062] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4061] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4060] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4059] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4058] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4057] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4056] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4055] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4054] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4053] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4052] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4051] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4050] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4049] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4048] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4047] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4046] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4045] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4044] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4043] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4042] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4041] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4040] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4039] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4038] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4037] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4036] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4035] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4034] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4033] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4032] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4031] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4030] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4029] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4028] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\LOCKSTEP_Out_reg[4027] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_unmask_EA_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.ALU_long_ALU_Op_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Reg_Test_Long_FDRE/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 873.355 ; gain = 575.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 903.551 ; gain = 605.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 987.641 ; gain = 689.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:45 ; elapsed = 00:01:50 . Memory (MB): peak = 991.035 ; gain = 693.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 991.035 ; gain = 693.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 991.035 ; gain = 693.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 991.035 ; gain = 693.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 991.035 ; gain = 693.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 991.035 ; gain = 693.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 991.035 ; gain = 693.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__1     | Using_AXI.Use_AXI_Write.aw_w_fifo_mem_reg[15] | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__2     | Using_AXI.r_fifo_mem_reg[15]                  | 10     | 10         | 10     | 0       | 0      | 0      | 0      | 
|dsrl__3     | Using_AXI.Use_AXI_Write.aw_fifo_mem_reg[15]   | 37     | 37         | 37     | 0       | 0      | 0      | 0      | 
|dsrl__4     | Using_AXI.Use_AXI_Write.w_fifo_mem_reg[15]    | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+-----------------------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     3|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |DSP48E1_2 |     1|
|5     |LUT1      |    16|
|6     |LUT2      |    85|
|7     |LUT3      |   184|
|8     |LUT4      |   339|
|9     |LUT5      |   180|
|10    |LUT6      |   424|
|11    |LUT6_2    |   129|
|12    |MULT_AND  |     2|
|13    |MUXCY_L   |   127|
|14    |MUXF7     |    34|
|15    |RAM32X1D  |    64|
|16    |RAMB36E1  |     4|
|17    |SRL16E    |   155|
|18    |SRLC16E   |     8|
|19    |XORCY     |    67|
|20    |FD        |    32|
|21    |FDCE      |   142|
|22    |FDE       |    64|
|23    |FDR       |     1|
|24    |FDRE      |  1491|
|25    |FDS       |     3|
|26    |FDSE      |    90|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------+----------------------------------------+------+
|      |Instance                                                                                           |Module                                  |Cells |
+------+---------------------------------------------------------------------------------------------------+----------------------------------------+------+
|1     |top                                                                                                |                                        |  3647|
|2     |  U0                                                                                               |MicroBlaze                              |  3647|
|3     |    MicroBlaze_Core_I                                                                              |MicroBlaze_Core                         |  3136|
|4     |      \Area.Core                                                                                   |MicroBlaze_Area                         |  3128|
|5     |        Byte_Doublet_Handle_I                                                                      |Byte_Doublet_Handle                     |    20|
|6     |          \Not_Using_Long.BYTE_0_1_I                                                               |MB_LUT6_2__parameterized10              |     1|
|7     |          \Not_Using_Long.BYTE_2_3_I                                                               |MB_LUT6_2__parameterized12              |     1|
|8     |          \Not_Using_Long.LOW_ADDR_OUT_LUT6                                                        |MB_LUT6_2__parameterized14              |     1|
|9     |          \Not_Using_Long.byte_selects_i_INST                                                      |MB_LUT6_2__parameterized8               |     1|
|10    |          \Not_Using_Long.low_addr_i_INST                                                          |MB_LUT6_2__parameterized6               |     1|
|11    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.EXT_DATA_WRITE_MUX_MSB_I     |mux4_8                                  |     8|
|12    |            \GEN4_LOOP[0].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized4_1032          |     1|
|13    |            \GEN4_LOOP[1].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized4_1033          |     1|
|14    |            \GEN4_LOOP[2].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized4_1034          |     1|
|15    |            \GEN4_LOOP[3].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized4_1035          |     1|
|16    |            \GEN4_LOOP[4].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized4_1036          |     1|
|17    |            \GEN4_LOOP[5].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized4_1037          |     1|
|18    |            \GEN4_LOOP[6].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized4_1038          |     1|
|19    |            \GEN4_LOOP[7].BYTESTEER_LUT6                                                           |MB_LUT6_2__parameterized4_1039          |     1|
|20    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[0].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1028          |     1|
|21    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[1].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1029          |     1|
|22    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[2].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1030          |     1|
|23    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.GEN4_LOOP[3].BYTESTEER_LUT6  |MB_LUT6_2__parameterized4_1031          |     1|
|24    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_LEFT_I              |MB_LUT3__parameterized9                 |     1|
|25    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.READ_SEL_RIGHT_I             |MB_LUT2__parameterized2                 |     1|
|26    |          \Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr_No_Long.WRITE_MSB_SEL_I              |MB_LUT6_2__parameterized16              |     1|
|27    |        Data_Flow_I                                                                                |Data_Flow                               |  1223|
|28    |          ALU_I                                                                                    |ALU                                     |   105|
|29    |            \No_Carry_Decoding.CarryIn_MUXCY                                                       |MB_MUXCY_933                            |     1|
|30    |            \No_Carry_Decoding.alu_carry_select_LUT                                                |MB_LUT3__parameterized7                 |     1|
|31    |            \Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                     |ALU_Bit__parameterized2                 |     6|
|32    |              \Last_Bit.I_ALU_LUT_2                                                                |MB_LUT4__parameterized13                |     1|
|33    |              \Last_Bit.I_ALU_LUT_V5                                                               |MB_LUT6                                 |     1|
|34    |              \Last_Bit.MULT_AND_I                                                                 |MB_MULT_AND_1025                        |     1|
|35    |              \Last_Bit.MUXCY_XOR_I                                                                |MB_MUXCY_XORCY_1026                     |     2|
|36    |              \Last_Bit.Pre_MUXCY_I                                                                |MB_MUXCY_1027                           |     1|
|37    |            \Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                    |ALU_Bit                                 |     3|
|38    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1023          |     1|
|39    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1024                     |     2|
|40    |            \Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                    |ALU_Bit_934                             |     4|
|41    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1021          |     1|
|42    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1022                     |     3|
|43    |            \Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                    |ALU_Bit_935                             |     3|
|44    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1019          |     1|
|45    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1020                     |     2|
|46    |            \Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                    |ALU_Bit_936                             |     3|
|47    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1017          |     1|
|48    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1018                     |     2|
|49    |            \Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                    |ALU_Bit_937                             |     3|
|50    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1015          |     1|
|51    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1016                     |     2|
|52    |            \Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                    |ALU_Bit_938                             |     4|
|53    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1013          |     1|
|54    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1014                     |     3|
|55    |            \Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                    |ALU_Bit_939                             |     3|
|56    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1011          |     1|
|57    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1012                     |     2|
|58    |            \Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                    |ALU_Bit_940                             |     3|
|59    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1009          |     1|
|60    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1010                     |     2|
|61    |            \Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                    |ALU_Bit_941                             |     3|
|62    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1007          |     1|
|63    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1008                     |     2|
|64    |            \Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                    |ALU_Bit_942                             |     3|
|65    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1005          |     1|
|66    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1006                     |     2|
|67    |            \Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                     |ALU_Bit_943                             |     3|
|68    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1003          |     1|
|69    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1004                     |     2|
|70    |            \Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                    |ALU_Bit_944                             |     3|
|71    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_1001          |     1|
|72    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1002                     |     2|
|73    |            \Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                    |ALU_Bit_945                             |     3|
|74    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_999           |     1|
|75    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_1000                     |     2|
|76    |            \Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                    |ALU_Bit_946                             |     3|
|77    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_997           |     1|
|78    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_998                      |     2|
|79    |            \Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                    |ALU_Bit_947                             |     3|
|80    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_995           |     1|
|81    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_996                      |     2|
|82    |            \Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                    |ALU_Bit_948                             |     3|
|83    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_993           |     1|
|84    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_994                      |     2|
|85    |            \Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                    |ALU_Bit_949                             |     3|
|86    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_991           |     1|
|87    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_992                      |     2|
|88    |            \Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                    |ALU_Bit_950                             |     3|
|89    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_989           |     1|
|90    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_990                      |     2|
|91    |            \Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                    |ALU_Bit_951                             |     3|
|92    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_987           |     1|
|93    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_988                      |     2|
|94    |            \Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                    |ALU_Bit_952                             |     3|
|95    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_985           |     1|
|96    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_986                      |     2|
|97    |            \Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                    |ALU_Bit_953                             |     3|
|98    |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_983           |     1|
|99    |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_984                      |     2|
|100   |            \Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                     |ALU_Bit_954                             |     3|
|101   |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_981           |     1|
|102   |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_982                      |     2|
|103   |            \Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                    |ALU_Bit_955                             |     3|
|104   |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_979           |     1|
|105   |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_980                      |     2|
|106   |            \Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                    |ALU_Bit_956                             |     3|
|107   |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_977           |     1|
|108   |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_978                      |     2|
|109   |            \Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                     |ALU_Bit_957                             |     3|
|110   |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_975           |     1|
|111   |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_976                      |     2|
|112   |            \Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                     |ALU_Bit_958                             |     3|
|113   |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_973           |     1|
|114   |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_974                      |     2|
|115   |            \Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                     |ALU_Bit_959                             |     3|
|116   |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_971           |     1|
|117   |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_972                      |     2|
|118   |            \Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                     |ALU_Bit_960                             |     3|
|119   |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_969           |     1|
|120   |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_970                      |     2|
|121   |            \Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                     |ALU_Bit_961                             |     3|
|122   |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_967           |     1|
|123   |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_968                      |     2|
|124   |            \Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                     |ALU_Bit_962                             |     3|
|125   |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2_965           |     1|
|126   |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_966                      |     2|
|127   |            \Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                     |ALU_Bit_963                             |     5|
|128   |              \Not_Last_Bit.I_ALU_LUT_V5                                                           |MB_LUT6_2__parameterized2               |     1|
|129   |              \Not_Last_Bit.MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_964                      |     4|
|130   |          MSR_Reg_I                                                                                |MSR_Reg                                 |    11|
|131   |            \MSR_Bits[24].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit                             |     2|
|132   |              MSR_I                                                                                |MB_FDRSE_932                            |     2|
|133   |            \MSR_Bits[26].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit_924                         |     2|
|134   |              MSR_I                                                                                |MB_FDRSE_931                            |     2|
|135   |            \MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit_925                         |     2|
|136   |              MSR_I                                                                                |MB_FDRSE_930                            |     2|
|137   |            \MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit_926                         |     3|
|138   |              MSR_I                                                                                |MB_FDRSE_929                            |     3|
|139   |            \MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                          |MSR_Reg_Bit_927                         |     2|
|140   |              MSR_I                                                                                |MB_FDRSE_928                            |     2|
|141   |          Operand_Select_I                                                                         |Operand_Select                          |   261|
|142   |            \OpSelect_Bits[0].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized12     |    11|
|143   |              \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_920                           |     1|
|144   |              Op1_DFF                                                                              |MB_FDRE_921                             |     6|
|145   |              Op1_Reg_DFF                                                                          |MB_FDRE_922                             |     1|
|146   |              Op2_DFF                                                                              |MB_FDE_923                              |     3|
|147   |            \OpSelect_Bits[10].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10     |     5|
|148   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_916                           |     1|
|149   |              Op1_DFF                                                                              |MB_FDRE_917                             |     1|
|150   |              Op1_Reg_DFF                                                                          |MB_FDRE_918                             |     1|
|151   |              Op2_DFF                                                                              |MB_FDE_919                              |     2|
|152   |            \OpSelect_Bits[11].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_772 |     5|
|153   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_912                           |     1|
|154   |              Op1_DFF                                                                              |MB_FDRE_913                             |     2|
|155   |              Op1_Reg_DFF                                                                          |MB_FDRE_914                             |     1|
|156   |              Op2_DFF                                                                              |MB_FDE_915                              |     1|
|157   |            \OpSelect_Bits[12].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_773 |     4|
|158   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_908                           |     1|
|159   |              Op1_DFF                                                                              |MB_FDRE_909                             |     1|
|160   |              Op1_Reg_DFF                                                                          |MB_FDRE_910                             |     1|
|161   |              Op2_DFF                                                                              |MB_FDE_911                              |     1|
|162   |            \OpSelect_Bits[13].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_774 |     5|
|163   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_904                           |     1|
|164   |              Op1_DFF                                                                              |MB_FDRE_905                             |     2|
|165   |              Op1_Reg_DFF                                                                          |MB_FDRE_906                             |     1|
|166   |              Op2_DFF                                                                              |MB_FDE_907                              |     1|
|167   |            \OpSelect_Bits[14].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_775 |     5|
|168   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_900                           |     1|
|169   |              Op1_DFF                                                                              |MB_FDRE_901                             |     1|
|170   |              Op1_Reg_DFF                                                                          |MB_FDRE_902                             |     1|
|171   |              Op2_DFF                                                                              |MB_FDE_903                              |     2|
|172   |            \OpSelect_Bits[15].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized10_776 |     4|
|173   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_896                           |     1|
|174   |              Op1_DFF                                                                              |MB_FDRE_897                             |     1|
|175   |              Op1_Reg_DFF                                                                          |MB_FDRE_898                             |     1|
|176   |              Op2_DFF                                                                              |MB_FDE_899                              |     1|
|177   |            \OpSelect_Bits[16].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8      |     5|
|178   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_892                           |     1|
|179   |              Op1_DFF                                                                              |MB_FDRE_893                             |     2|
|180   |              Op1_Reg_DFF                                                                          |MB_FDRE_894                             |     1|
|181   |              Op2_DFF                                                                              |MB_FDE_895                              |     1|
|182   |            \OpSelect_Bits[17].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_777  |     6|
|183   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_888                           |     1|
|184   |              Op1_DFF                                                                              |MB_FDRE_889                             |     3|
|185   |              Op1_Reg_DFF                                                                          |MB_FDRE_890                             |     1|
|186   |              Op2_DFF                                                                              |MB_FDE_891                              |     1|
|187   |            \OpSelect_Bits[18].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_778  |     6|
|188   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_884                           |     1|
|189   |              Op1_DFF                                                                              |MB_FDRE_885                             |     3|
|190   |              Op1_Reg_DFF                                                                          |MB_FDRE_886                             |     1|
|191   |              Op2_DFF                                                                              |MB_FDE_887                              |     1|
|192   |            \OpSelect_Bits[19].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_779  |     5|
|193   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_880                           |     1|
|194   |              Op1_DFF                                                                              |MB_FDRE_881                             |     2|
|195   |              Op1_Reg_DFF                                                                          |MB_FDRE_882                             |     1|
|196   |              Op2_DFF                                                                              |MB_FDE_883                              |     1|
|197   |            \OpSelect_Bits[1].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_780 |     5|
|198   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_876                           |     1|
|199   |              Op1_DFF                                                                              |MB_FDRE_877                             |     2|
|200   |              Op1_Reg_DFF                                                                          |MB_FDRE_878                             |     1|
|201   |              Op2_DFF                                                                              |MB_FDE_879                              |     1|
|202   |            \OpSelect_Bits[20].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_781  |     4|
|203   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_872                           |     1|
|204   |              Op1_DFF                                                                              |MB_FDRE_873                             |     1|
|205   |              Op1_Reg_DFF                                                                          |MB_FDRE_874                             |     1|
|206   |              Op2_DFF                                                                              |MB_FDE_875                              |     1|
|207   |            \OpSelect_Bits[21].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_782  |    34|
|208   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_868                           |     1|
|209   |              Op1_DFF                                                                              |MB_FDRE_869                             |     1|
|210   |              Op1_Reg_DFF                                                                          |MB_FDRE_870                             |     1|
|211   |              Op2_DFF                                                                              |MB_FDE_871                              |    31|
|212   |            \OpSelect_Bits[22].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_783  |    15|
|213   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_864                           |     1|
|214   |              Op1_DFF                                                                              |MB_FDRE_865                             |     4|
|215   |              Op1_Reg_DFF                                                                          |MB_FDRE_866                             |     1|
|216   |              Op2_DFF                                                                              |MB_FDE_867                              |     9|
|217   |            \OpSelect_Bits[23].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized8_784  |     9|
|218   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_860                           |     1|
|219   |              Op1_DFF                                                                              |MB_FDRE_861                             |     1|
|220   |              Op1_Reg_DFF                                                                          |MB_FDRE_862                             |     1|
|221   |              Op2_DFF                                                                              |MB_FDE_863                              |     6|
|222   |            \OpSelect_Bits[24].Operand_Select_Bit_I                                                |Operand_Select_Bit                      |    10|
|223   |              \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_856                           |     1|
|224   |              Op1_DFF                                                                              |MB_FDRE_857                             |     2|
|225   |              Op1_Reg_DFF                                                                          |MB_FDRE_858                             |     1|
|226   |              Op2_DFF                                                                              |MB_FDE_859                              |     6|
|227   |            \OpSelect_Bits[25].Operand_Select_Bit_I                                                |Operand_Select_Bit_785                  |     8|
|228   |              \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_852                           |     1|
|229   |              Op1_DFF                                                                              |MB_FDRE_853                             |     1|
|230   |              Op1_Reg_DFF                                                                          |MB_FDRE_854                             |     1|
|231   |              Op2_DFF                                                                              |MB_FDE_855                              |     5|
|232   |            \OpSelect_Bits[26].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized6      |     6|
|233   |              \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_848                           |     1|
|234   |              Op1_DFF                                                                              |MB_FDRE_849                             |     2|
|235   |              Op1_Reg_DFF                                                                          |MB_FDRE_850                             |     1|
|236   |              Op2_DFF                                                                              |MB_FDE_851                              |     2|
|237   |            \OpSelect_Bits[27].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized4      |    18|
|238   |              \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_844                           |     1|
|239   |              Op1_DFF                                                                              |MB_FDRE_845                             |     2|
|240   |              Op1_Reg_DFF                                                                          |MB_FDRE_846                             |     1|
|241   |              Op2_DFF                                                                              |MB_FDE_847                              |    14|
|242   |            \OpSelect_Bits[28].Operand_Select_Bit_I                                                |Operand_Select_Bit__parameterized2      |    11|
|243   |              \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_840                           |     1|
|244   |              Op1_DFF                                                                              |MB_FDRE_841                             |     2|
|245   |              Op1_Reg_DFF                                                                          |MB_FDRE_842                             |     1|
|246   |              Op2_DFF                                                                              |MB_FDE_843                              |     7|
|247   |            \OpSelect_Bits[29].Operand_Select_Bit_I                                                |Operand_Select_Bit_786                  |     8|
|248   |              \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_836                           |     1|
|249   |              Op1_DFF                                                                              |MB_FDRE_837                             |     1|
|250   |              Op1_Reg_DFF                                                                          |MB_FDRE_838                             |     1|
|251   |              Op2_DFF                                                                              |MB_FDE_839                              |     5|
|252   |            \OpSelect_Bits[2].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_787 |     5|
|253   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_832                           |     1|
|254   |              Op1_DFF                                                                              |MB_FDRE_833                             |     1|
|255   |              Op1_Reg_DFF                                                                          |MB_FDRE_834                             |     1|
|256   |              Op2_DFF                                                                              |MB_FDE_835                              |     2|
|257   |            \OpSelect_Bits[30].Operand_Select_Bit_I                                                |Operand_Select_Bit_788                  |     9|
|258   |              \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_828                           |     1|
|259   |              Op1_DFF                                                                              |MB_FDRE_829                             |     2|
|260   |              Op1_Reg_DFF                                                                          |MB_FDRE_830                             |     2|
|261   |              Op2_DFF                                                                              |MB_FDE_831                              |     4|
|262   |            \OpSelect_Bits[31].Operand_Select_Bit_I                                                |Operand_Select_Bit_789                  |     8|
|263   |              \Both_PC_and_MSR.Op1_LUT6                                                            |MB_LUT6_2_824                           |     1|
|264   |              Op1_DFF                                                                              |MB_FDRE_825                             |     1|
|265   |              Op1_Reg_DFF                                                                          |MB_FDRE_826                             |     1|
|266   |              Op2_DFF                                                                              |MB_FDE_827                              |     5|
|267   |            \OpSelect_Bits[3].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_790 |     4|
|268   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_820                           |     1|
|269   |              Op1_DFF                                                                              |MB_FDRE_821                             |     1|
|270   |              Op1_Reg_DFF                                                                          |MB_FDRE_822                             |     1|
|271   |              Op2_DFF                                                                              |MB_FDE_823                              |     1|
|272   |            \OpSelect_Bits[4].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_791 |     5|
|273   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_816                           |     1|
|274   |              Op1_DFF                                                                              |MB_FDRE_817                             |     2|
|275   |              Op1_Reg_DFF                                                                          |MB_FDRE_818                             |     1|
|276   |              Op2_DFF                                                                              |MB_FDE_819                              |     1|
|277   |            \OpSelect_Bits[5].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_792 |     4|
|278   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_812                           |     1|
|279   |              Op1_DFF                                                                              |MB_FDRE_813                             |     1|
|280   |              Op1_Reg_DFF                                                                          |MB_FDRE_814                             |     1|
|281   |              Op2_DFF                                                                              |MB_FDE_815                              |     1|
|282   |            \OpSelect_Bits[6].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_793 |     5|
|283   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_808                           |     1|
|284   |              Op1_DFF                                                                              |MB_FDRE_809                             |     1|
|285   |              Op1_Reg_DFF                                                                          |MB_FDRE_810                             |     1|
|286   |              Op2_DFF                                                                              |MB_FDE_811                              |     2|
|287   |            \OpSelect_Bits[7].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_794 |     4|
|288   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_804                           |     1|
|289   |              Op1_DFF                                                                              |MB_FDRE_805                             |     1|
|290   |              Op1_Reg_DFF                                                                          |MB_FDRE_806                             |     1|
|291   |              Op2_DFF                                                                              |MB_FDE_807                              |     1|
|292   |            \OpSelect_Bits[8].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_795 |     6|
|293   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2_800                           |     1|
|294   |              Op1_DFF                                                                              |MB_FDRE_801                             |     3|
|295   |              Op1_Reg_DFF                                                                          |MB_FDRE_802                             |     1|
|296   |              Op2_DFF                                                                              |MB_FDE_803                              |     1|
|297   |            \OpSelect_Bits[9].Operand_Select_Bit_I                                                 |Operand_Select_Bit__parameterized10_796 |     6|
|298   |              \Only_PC.Op1_LUT6                                                                    |MB_LUT6_2                               |     1|
|299   |              Op1_DFF                                                                              |MB_FDRE_797                             |     3|
|300   |              Op1_Reg_DFF                                                                          |MB_FDRE_798                             |     1|
|301   |              Op2_DFF                                                                              |MB_FDE_799                              |     1|
|302   |          PC_Module_I                                                                              |PC_Module                               |   260|
|303   |            \All_Bits.Using_FPGA.PC_GEN[0].PC_Bit_I                                                |PC_Bit__parameterized2                  |     7|
|304   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_766                      |     1|
|305   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_767            |     2|
|306   |              PC_EX_DFF                                                                            |MB_FDE_768                              |     1|
|307   |              PC_OF_Buffer                                                                         |MB_SRL16E_769                           |     1|
|308   |              SUM_I                                                                                |MB_LUT4__parameterized31_770            |     1|
|309   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_771                             |     1|
|310   |            \All_Bits.Using_FPGA.PC_GEN[10].PC_Bit_I                                               |PC_Bit__parameterized2_553              |     9|
|311   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_760                      |     2|
|312   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_761            |     3|
|313   |              PC_EX_DFF                                                                            |MB_FDE_762                              |     1|
|314   |              PC_OF_Buffer                                                                         |MB_SRL16E_763                           |     1|
|315   |              SUM_I                                                                                |MB_LUT4__parameterized31_764            |     1|
|316   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_765                             |     1|
|317   |            \All_Bits.Using_FPGA.PC_GEN[11].PC_Bit_I                                               |PC_Bit__parameterized2_554              |     8|
|318   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_754                      |     2|
|319   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_755            |     2|
|320   |              PC_EX_DFF                                                                            |MB_FDE_756                              |     1|
|321   |              PC_OF_Buffer                                                                         |MB_SRL16E_757                           |     1|
|322   |              SUM_I                                                                                |MB_LUT4__parameterized31_758            |     1|
|323   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_759                             |     1|
|324   |            \All_Bits.Using_FPGA.PC_GEN[12].PC_Bit_I                                               |PC_Bit__parameterized2_555              |     8|
|325   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_748                      |     2|
|326   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_749            |     2|
|327   |              PC_EX_DFF                                                                            |MB_FDE_750                              |     1|
|328   |              PC_OF_Buffer                                                                         |MB_SRL16E_751                           |     1|
|329   |              SUM_I                                                                                |MB_LUT4__parameterized31_752            |     1|
|330   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_753                             |     1|
|331   |            \All_Bits.Using_FPGA.PC_GEN[13].PC_Bit_I                                               |PC_Bit__parameterized2_556              |     9|
|332   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_742                      |     2|
|333   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_743            |     3|
|334   |              PC_EX_DFF                                                                            |MB_FDE_744                              |     1|
|335   |              PC_OF_Buffer                                                                         |MB_SRL16E_745                           |     1|
|336   |              SUM_I                                                                                |MB_LUT4__parameterized31_746            |     1|
|337   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_747                             |     1|
|338   |            \All_Bits.Using_FPGA.PC_GEN[14].PC_Bit_I                                               |PC_Bit__parameterized2_557              |     8|
|339   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_736                      |     2|
|340   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_737            |     2|
|341   |              PC_EX_DFF                                                                            |MB_FDE_738                              |     1|
|342   |              PC_OF_Buffer                                                                         |MB_SRL16E_739                           |     1|
|343   |              SUM_I                                                                                |MB_LUT4__parameterized31_740            |     1|
|344   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_741                             |     1|
|345   |            \All_Bits.Using_FPGA.PC_GEN[15].PC_Bit_I                                               |PC_Bit__parameterized2_558              |     8|
|346   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_730                      |     2|
|347   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_731            |     2|
|348   |              PC_EX_DFF                                                                            |MB_FDE_732                              |     1|
|349   |              PC_OF_Buffer                                                                         |MB_SRL16E_733                           |     1|
|350   |              SUM_I                                                                                |MB_LUT4__parameterized31_734            |     1|
|351   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_735                             |     1|
|352   |            \All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I                                               |PC_Bit__parameterized2_559              |     8|
|353   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_724                      |     2|
|354   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_725            |     2|
|355   |              PC_EX_DFF                                                                            |MB_FDE_726                              |     1|
|356   |              PC_OF_Buffer                                                                         |MB_SRL16E_727                           |     1|
|357   |              SUM_I                                                                                |MB_LUT4__parameterized31_728            |     1|
|358   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_729                             |     1|
|359   |            \All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I                                               |PC_Bit__parameterized2_560              |     8|
|360   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_718                      |     2|
|361   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_719            |     2|
|362   |              PC_EX_DFF                                                                            |MB_FDE_720                              |     1|
|363   |              PC_OF_Buffer                                                                         |MB_SRL16E_721                           |     1|
|364   |              SUM_I                                                                                |MB_LUT4__parameterized31_722            |     1|
|365   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_723                             |     1|
|366   |            \All_Bits.Using_FPGA.PC_GEN[18].PC_Bit_I                                               |PC_Bit__parameterized2_561              |     8|
|367   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_712                      |     2|
|368   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_713            |     2|
|369   |              PC_EX_DFF                                                                            |MB_FDE_714                              |     1|
|370   |              PC_OF_Buffer                                                                         |MB_SRL16E_715                           |     1|
|371   |              SUM_I                                                                                |MB_LUT4__parameterized31_716            |     1|
|372   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_717                             |     1|
|373   |            \All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I                                               |PC_Bit__parameterized2_562              |     8|
|374   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_706                      |     2|
|375   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_707            |     2|
|376   |              PC_EX_DFF                                                                            |MB_FDE_708                              |     1|
|377   |              PC_OF_Buffer                                                                         |MB_SRL16E_709                           |     1|
|378   |              SUM_I                                                                                |MB_LUT4__parameterized31_710            |     1|
|379   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_711                             |     1|
|380   |            \All_Bits.Using_FPGA.PC_GEN[1].PC_Bit_I                                                |PC_Bit__parameterized2_563              |     8|
|381   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_700                      |     2|
|382   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_701            |     2|
|383   |              PC_EX_DFF                                                                            |MB_FDE_702                              |     1|
|384   |              PC_OF_Buffer                                                                         |MB_SRL16E_703                           |     1|
|385   |              SUM_I                                                                                |MB_LUT4__parameterized31_704            |     1|
|386   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_705                             |     1|
|387   |            \All_Bits.Using_FPGA.PC_GEN[20].PC_Bit_I                                               |PC_Bit__parameterized2_564              |     8|
|388   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_694                      |     2|
|389   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_695            |     2|
|390   |              PC_EX_DFF                                                                            |MB_FDE_696                              |     1|
|391   |              PC_OF_Buffer                                                                         |MB_SRL16E_697                           |     1|
|392   |              SUM_I                                                                                |MB_LUT4__parameterized31_698            |     1|
|393   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_699                             |     1|
|394   |            \All_Bits.Using_FPGA.PC_GEN[21].PC_Bit_I                                               |PC_Bit__parameterized2_565              |     8|
|395   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_688                      |     2|
|396   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_689            |     2|
|397   |              PC_EX_DFF                                                                            |MB_FDE_690                              |     1|
|398   |              PC_OF_Buffer                                                                         |MB_SRL16E_691                           |     1|
|399   |              SUM_I                                                                                |MB_LUT4__parameterized31_692            |     1|
|400   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_693                             |     1|
|401   |            \All_Bits.Using_FPGA.PC_GEN[22].PC_Bit_I                                               |PC_Bit__parameterized2_566              |     8|
|402   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_682                      |     2|
|403   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_683            |     2|
|404   |              PC_EX_DFF                                                                            |MB_FDE_684                              |     1|
|405   |              PC_OF_Buffer                                                                         |MB_SRL16E_685                           |     1|
|406   |              SUM_I                                                                                |MB_LUT4__parameterized31_686            |     1|
|407   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_687                             |     1|
|408   |            \All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I                                               |PC_Bit__parameterized2_567              |     8|
|409   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_676                      |     2|
|410   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_677            |     2|
|411   |              PC_EX_DFF                                                                            |MB_FDE_678                              |     1|
|412   |              PC_OF_Buffer                                                                         |MB_SRL16E_679                           |     1|
|413   |              SUM_I                                                                                |MB_LUT4__parameterized31_680            |     1|
|414   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_681                             |     1|
|415   |            \All_Bits.Using_FPGA.PC_GEN[24].PC_Bit_I                                               |PC_Bit__parameterized2_568              |     8|
|416   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_670                      |     2|
|417   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_671            |     2|
|418   |              PC_EX_DFF                                                                            |MB_FDE_672                              |     1|
|419   |              PC_OF_Buffer                                                                         |MB_SRL16E_673                           |     1|
|420   |              SUM_I                                                                                |MB_LUT4__parameterized31_674            |     1|
|421   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_675                             |     1|
|422   |            \All_Bits.Using_FPGA.PC_GEN[25].PC_Bit_I                                               |PC_Bit__parameterized2_569              |     9|
|423   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_664                      |     2|
|424   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_665            |     2|
|425   |              PC_EX_DFF                                                                            |MB_FDE_666                              |     1|
|426   |              PC_OF_Buffer                                                                         |MB_SRL16E_667                           |     2|
|427   |              SUM_I                                                                                |MB_LUT4__parameterized31_668            |     1|
|428   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_669                             |     1|
|429   |            \All_Bits.Using_FPGA.PC_GEN[26].PC_Bit_I                                               |PC_Bit__parameterized2_570              |     8|
|430   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_658                      |     2|
|431   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_659            |     2|
|432   |              PC_EX_DFF                                                                            |MB_FDE_660                              |     1|
|433   |              PC_OF_Buffer                                                                         |MB_SRL16E_661                           |     1|
|434   |              SUM_I                                                                                |MB_LUT4__parameterized31_662            |     1|
|435   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_663                             |     1|
|436   |            \All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I                                               |PC_Bit__parameterized2_571              |     9|
|437   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_652                      |     2|
|438   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_653            |     2|
|439   |              PC_EX_DFF                                                                            |MB_FDE_654                              |     1|
|440   |              PC_OF_Buffer                                                                         |MB_SRL16E_655                           |     2|
|441   |              SUM_I                                                                                |MB_LUT4__parameterized31_656            |     1|
|442   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_657                             |     1|
|443   |            \All_Bits.Using_FPGA.PC_GEN[28].PC_Bit_I                                               |PC_Bit__parameterized2_572              |     8|
|444   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_646                      |     2|
|445   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_647            |     2|
|446   |              PC_EX_DFF                                                                            |MB_FDE_648                              |     1|
|447   |              PC_OF_Buffer                                                                         |MB_SRL16E_649                           |     1|
|448   |              SUM_I                                                                                |MB_LUT4__parameterized31_650            |     1|
|449   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_651                             |     1|
|450   |            \All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I                                               |PC_Bit__parameterized2_573              |     8|
|451   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_640                      |     2|
|452   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_641            |     2|
|453   |              PC_EX_DFF                                                                            |MB_FDE_642                              |     1|
|454   |              PC_OF_Buffer                                                                         |MB_SRL16E_643                           |     1|
|455   |              SUM_I                                                                                |MB_LUT4__parameterized31_644            |     1|
|456   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_645                             |     1|
|457   |            \All_Bits.Using_FPGA.PC_GEN[2].PC_Bit_I                                                |PC_Bit__parameterized2_574              |     8|
|458   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_634                      |     2|
|459   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_635            |     2|
|460   |              PC_EX_DFF                                                                            |MB_FDE_636                              |     1|
|461   |              PC_OF_Buffer                                                                         |MB_SRL16E_637                           |     1|
|462   |              SUM_I                                                                                |MB_LUT4__parameterized31_638            |     1|
|463   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_639                             |     1|
|464   |            \All_Bits.Using_FPGA.PC_GEN[30].PC_Bit_I                                               |PC_Bit                                  |     7|
|465   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_628                      |     2|
|466   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_629            |     1|
|467   |              PC_EX_DFF                                                                            |MB_FDE_630                              |     1|
|468   |              PC_OF_Buffer                                                                         |MB_SRL16E_631                           |     1|
|469   |              \Reset_DFF.PC_IF_DFF                                                                 |MB_FDRE_632                             |     1|
|470   |              SUM_I                                                                                |MB_LUT4__parameterized31_633            |     1|
|471   |            \All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I                                               |PC_Bit_575                              |     8|
|472   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_622                      |     2|
|473   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_623            |     1|
|474   |              PC_EX_DFF                                                                            |MB_FDE_624                              |     1|
|475   |              PC_OF_Buffer                                                                         |MB_SRL16E_625                           |     2|
|476   |              \Reset_DFF.PC_IF_DFF                                                                 |MB_FDRE_626                             |     1|
|477   |              SUM_I                                                                                |MB_LUT4__parameterized31_627            |     1|
|478   |            \All_Bits.Using_FPGA.PC_GEN[3].PC_Bit_I                                                |PC_Bit__parameterized2_576              |     8|
|479   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_616                      |     2|
|480   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_617            |     2|
|481   |              PC_EX_DFF                                                                            |MB_FDE_618                              |     1|
|482   |              PC_OF_Buffer                                                                         |MB_SRL16E_619                           |     1|
|483   |              SUM_I                                                                                |MB_LUT4__parameterized31_620            |     1|
|484   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_621                             |     1|
|485   |            \All_Bits.Using_FPGA.PC_GEN[4].PC_Bit_I                                                |PC_Bit__parameterized2_577              |     8|
|486   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_610                      |     2|
|487   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_611            |     2|
|488   |              PC_EX_DFF                                                                            |MB_FDE_612                              |     1|
|489   |              PC_OF_Buffer                                                                         |MB_SRL16E_613                           |     1|
|490   |              SUM_I                                                                                |MB_LUT4__parameterized31_614            |     1|
|491   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_615                             |     1|
|492   |            \All_Bits.Using_FPGA.PC_GEN[5].PC_Bit_I                                                |PC_Bit__parameterized2_578              |    10|
|493   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_604                      |     2|
|494   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_605            |     4|
|495   |              PC_EX_DFF                                                                            |MB_FDE_606                              |     1|
|496   |              PC_OF_Buffer                                                                         |MB_SRL16E_607                           |     1|
|497   |              SUM_I                                                                                |MB_LUT4__parameterized31_608            |     1|
|498   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_609                             |     1|
|499   |            \All_Bits.Using_FPGA.PC_GEN[6].PC_Bit_I                                                |PC_Bit__parameterized2_579              |     8|
|500   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_598                      |     2|
|501   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_599            |     2|
|502   |              PC_EX_DFF                                                                            |MB_FDE_600                              |     1|
|503   |              PC_OF_Buffer                                                                         |MB_SRL16E_601                           |     1|
|504   |              SUM_I                                                                                |MB_LUT4__parameterized31_602            |     1|
|505   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_603                             |     1|
|506   |            \All_Bits.Using_FPGA.PC_GEN[7].PC_Bit_I                                                |PC_Bit__parameterized2_580              |     8|
|507   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_592                      |     2|
|508   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_593            |     2|
|509   |              PC_EX_DFF                                                                            |MB_FDE_594                              |     1|
|510   |              PC_OF_Buffer                                                                         |MB_SRL16E_595                           |     1|
|511   |              SUM_I                                                                                |MB_LUT4__parameterized31_596            |     1|
|512   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_597                             |     1|
|513   |            \All_Bits.Using_FPGA.PC_GEN[8].PC_Bit_I                                                |PC_Bit__parameterized2_581              |     8|
|514   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_586                      |     2|
|515   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33_587            |     2|
|516   |              PC_EX_DFF                                                                            |MB_FDE_588                              |     1|
|517   |              PC_OF_Buffer                                                                         |MB_SRL16E_589                           |     1|
|518   |              SUM_I                                                                                |MB_LUT4__parameterized31_590            |     1|
|519   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_591                             |     1|
|520   |            \All_Bits.Using_FPGA.PC_GEN[9].PC_Bit_I                                                |PC_Bit__parameterized2_582              |     8|
|521   |              MUXCY_XOR_I                                                                          |MB_MUXCY_XORCY_583                      |     2|
|522   |              NewPC_Mux                                                                            |MB_LUT4__parameterized33                |     2|
|523   |              PC_EX_DFF                                                                            |MB_FDE                                  |     1|
|524   |              PC_OF_Buffer                                                                         |MB_SRL16E_584                           |     1|
|525   |              SUM_I                                                                                |MB_LUT4__parameterized31                |     1|
|526   |              \Set_DFF.PC_IF_DFF                                                                   |MB_FDSE_585                             |     1|
|527   |          Register_File_I                                                                          |Register_File                           |    64|
|528   |            \Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                         |Register_File_Bit                       |     2|
|529   |              RegFile_X1                                                                           |MB_RAM32X1D_551                         |     1|
|530   |              RegFile_X2                                                                           |MB_RAM32X1D_552                         |     1|
|531   |            \Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                                        |Register_File_Bit_459                   |     2|
|532   |              RegFile_X1                                                                           |MB_RAM32X1D_549                         |     1|
|533   |              RegFile_X2                                                                           |MB_RAM32X1D_550                         |     1|
|534   |            \Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                                        |Register_File_Bit_460                   |     2|
|535   |              RegFile_X1                                                                           |MB_RAM32X1D_547                         |     1|
|536   |              RegFile_X2                                                                           |MB_RAM32X1D_548                         |     1|
|537   |            \Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                                        |Register_File_Bit_461                   |     2|
|538   |              RegFile_X1                                                                           |MB_RAM32X1D_545                         |     1|
|539   |              RegFile_X2                                                                           |MB_RAM32X1D_546                         |     1|
|540   |            \Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                                        |Register_File_Bit_462                   |     2|
|541   |              RegFile_X1                                                                           |MB_RAM32X1D_543                         |     1|
|542   |              RegFile_X2                                                                           |MB_RAM32X1D_544                         |     1|
|543   |            \Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                                        |Register_File_Bit_463                   |     2|
|544   |              RegFile_X1                                                                           |MB_RAM32X1D_541                         |     1|
|545   |              RegFile_X2                                                                           |MB_RAM32X1D_542                         |     1|
|546   |            \Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                                        |Register_File_Bit_464                   |     2|
|547   |              RegFile_X1                                                                           |MB_RAM32X1D_539                         |     1|
|548   |              RegFile_X2                                                                           |MB_RAM32X1D_540                         |     1|
|549   |            \Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                                        |Register_File_Bit_465                   |     2|
|550   |              RegFile_X1                                                                           |MB_RAM32X1D_537                         |     1|
|551   |              RegFile_X2                                                                           |MB_RAM32X1D_538                         |     1|
|552   |            \Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                                        |Register_File_Bit_466                   |     2|
|553   |              RegFile_X1                                                                           |MB_RAM32X1D_535                         |     1|
|554   |              RegFile_X2                                                                           |MB_RAM32X1D_536                         |     1|
|555   |            \Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                                        |Register_File_Bit_467                   |     2|
|556   |              RegFile_X1                                                                           |MB_RAM32X1D_533                         |     1|
|557   |              RegFile_X2                                                                           |MB_RAM32X1D_534                         |     1|
|558   |            \Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                                        |Register_File_Bit_468                   |     2|
|559   |              RegFile_X1                                                                           |MB_RAM32X1D_531                         |     1|
|560   |              RegFile_X2                                                                           |MB_RAM32X1D_532                         |     1|
|561   |            \Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                         |Register_File_Bit_469                   |     2|
|562   |              RegFile_X1                                                                           |MB_RAM32X1D_529                         |     1|
|563   |              RegFile_X2                                                                           |MB_RAM32X1D_530                         |     1|
|564   |            \Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                                        |Register_File_Bit_470                   |     2|
|565   |              RegFile_X1                                                                           |MB_RAM32X1D_527                         |     1|
|566   |              RegFile_X2                                                                           |MB_RAM32X1D_528                         |     1|
|567   |            \Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                                        |Register_File_Bit_471                   |     2|
|568   |              RegFile_X1                                                                           |MB_RAM32X1D_525                         |     1|
|569   |              RegFile_X2                                                                           |MB_RAM32X1D_526                         |     1|
|570   |            \Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                                        |Register_File_Bit_472                   |     2|
|571   |              RegFile_X1                                                                           |MB_RAM32X1D_523                         |     1|
|572   |              RegFile_X2                                                                           |MB_RAM32X1D_524                         |     1|
|573   |            \Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                                        |Register_File_Bit_473                   |     2|
|574   |              RegFile_X1                                                                           |MB_RAM32X1D_521                         |     1|
|575   |              RegFile_X2                                                                           |MB_RAM32X1D_522                         |     1|
|576   |            \Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                                        |Register_File_Bit_474                   |     2|
|577   |              RegFile_X1                                                                           |MB_RAM32X1D_519                         |     1|
|578   |              RegFile_X2                                                                           |MB_RAM32X1D_520                         |     1|
|579   |            \Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                                        |Register_File_Bit_475                   |     2|
|580   |              RegFile_X1                                                                           |MB_RAM32X1D_517                         |     1|
|581   |              RegFile_X2                                                                           |MB_RAM32X1D_518                         |     1|
|582   |            \Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                                        |Register_File_Bit_476                   |     2|
|583   |              RegFile_X1                                                                           |MB_RAM32X1D_515                         |     1|
|584   |              RegFile_X2                                                                           |MB_RAM32X1D_516                         |     1|
|585   |            \Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                                        |Register_File_Bit_477                   |     2|
|586   |              RegFile_X1                                                                           |MB_RAM32X1D_513                         |     1|
|587   |              RegFile_X2                                                                           |MB_RAM32X1D_514                         |     1|
|588   |            \Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                                        |Register_File_Bit_478                   |     2|
|589   |              RegFile_X1                                                                           |MB_RAM32X1D_511                         |     1|
|590   |              RegFile_X2                                                                           |MB_RAM32X1D_512                         |     1|
|591   |            \Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                                        |Register_File_Bit_479                   |     2|
|592   |              RegFile_X1                                                                           |MB_RAM32X1D_509                         |     1|
|593   |              RegFile_X2                                                                           |MB_RAM32X1D_510                         |     1|
|594   |            \Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                         |Register_File_Bit_480                   |     2|
|595   |              RegFile_X1                                                                           |MB_RAM32X1D_507                         |     1|
|596   |              RegFile_X2                                                                           |MB_RAM32X1D_508                         |     1|
|597   |            \Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                                        |Register_File_Bit_481                   |     2|
|598   |              RegFile_X1                                                                           |MB_RAM32X1D_505                         |     1|
|599   |              RegFile_X2                                                                           |MB_RAM32X1D_506                         |     1|
|600   |            \Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                                        |Register_File_Bit_482                   |     2|
|601   |              RegFile_X1                                                                           |MB_RAM32X1D_503                         |     1|
|602   |              RegFile_X2                                                                           |MB_RAM32X1D_504                         |     1|
|603   |            \Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                         |Register_File_Bit_483                   |     2|
|604   |              RegFile_X1                                                                           |MB_RAM32X1D_501                         |     1|
|605   |              RegFile_X2                                                                           |MB_RAM32X1D_502                         |     1|
|606   |            \Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                         |Register_File_Bit_484                   |     2|
|607   |              RegFile_X1                                                                           |MB_RAM32X1D_499                         |     1|
|608   |              RegFile_X2                                                                           |MB_RAM32X1D_500                         |     1|
|609   |            \Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                         |Register_File_Bit_485                   |     2|
|610   |              RegFile_X1                                                                           |MB_RAM32X1D_497                         |     1|
|611   |              RegFile_X2                                                                           |MB_RAM32X1D_498                         |     1|
|612   |            \Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                         |Register_File_Bit_486                   |     2|
|613   |              RegFile_X1                                                                           |MB_RAM32X1D_495                         |     1|
|614   |              RegFile_X2                                                                           |MB_RAM32X1D_496                         |     1|
|615   |            \Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                         |Register_File_Bit_487                   |     2|
|616   |              RegFile_X1                                                                           |MB_RAM32X1D_493                         |     1|
|617   |              RegFile_X2                                                                           |MB_RAM32X1D_494                         |     1|
|618   |            \Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                         |Register_File_Bit_488                   |     2|
|619   |              RegFile_X1                                                                           |MB_RAM32X1D_491                         |     1|
|620   |              RegFile_X2                                                                           |MB_RAM32X1D_492                         |     1|
|621   |            \Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                         |Register_File_Bit_489                   |     2|
|622   |              RegFile_X1                                                                           |MB_RAM32X1D                             |     1|
|623   |              RegFile_X2                                                                           |MB_RAM32X1D_490                         |     1|
|624   |          Result_Mux_I                                                                             |Result_Mux                              |   101|
|625   |            \Result_Mux_Bits[0].Result_Mux_Bit_I                                                   |Result_Mux_Bit                          |     3|
|626   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_456             |     1|
|627   |              EX_Result_DFF                                                                        |MB_FD_457                               |     1|
|628   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_458            |     1|
|629   |            \Result_Mux_Bits[10].Result_Mux_Bit_I                                                  |Result_Mux_Bit_335                      |     3|
|630   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_453             |     1|
|631   |              EX_Result_DFF                                                                        |MB_FD_454                               |     1|
|632   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_455            |     1|
|633   |            \Result_Mux_Bits[11].Result_Mux_Bit_I                                                  |Result_Mux_Bit_336                      |     3|
|634   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_450             |     1|
|635   |              EX_Result_DFF                                                                        |MB_FD_451                               |     1|
|636   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_452            |     1|
|637   |            \Result_Mux_Bits[12].Result_Mux_Bit_I                                                  |Result_Mux_Bit_337                      |     3|
|638   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_447             |     1|
|639   |              EX_Result_DFF                                                                        |MB_FD_448                               |     1|
|640   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_449            |     1|
|641   |            \Result_Mux_Bits[13].Result_Mux_Bit_I                                                  |Result_Mux_Bit_338                      |     3|
|642   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_444             |     1|
|643   |              EX_Result_DFF                                                                        |MB_FD_445                               |     1|
|644   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_446            |     1|
|645   |            \Result_Mux_Bits[14].Result_Mux_Bit_I                                                  |Result_Mux_Bit_339                      |     3|
|646   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_441             |     1|
|647   |              EX_Result_DFF                                                                        |MB_FD_442                               |     1|
|648   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_443            |     1|
|649   |            \Result_Mux_Bits[15].Result_Mux_Bit_I                                                  |Result_Mux_Bit_340                      |     3|
|650   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_438             |     1|
|651   |              EX_Result_DFF                                                                        |MB_FD_439                               |     1|
|652   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_440            |     1|
|653   |            \Result_Mux_Bits[16].Result_Mux_Bit_I                                                  |Result_Mux_Bit_341                      |     3|
|654   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_435             |     1|
|655   |              EX_Result_DFF                                                                        |MB_FD_436                               |     1|
|656   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_437            |     1|
|657   |            \Result_Mux_Bits[17].Result_Mux_Bit_I                                                  |Result_Mux_Bit_342                      |     3|
|658   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_432             |     1|
|659   |              EX_Result_DFF                                                                        |MB_FD_433                               |     1|
|660   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_434            |     1|
|661   |            \Result_Mux_Bits[18].Result_Mux_Bit_I                                                  |Result_Mux_Bit_343                      |     3|
|662   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_429             |     1|
|663   |              EX_Result_DFF                                                                        |MB_FD_430                               |     1|
|664   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_431            |     1|
|665   |            \Result_Mux_Bits[19].Result_Mux_Bit_I                                                  |Result_Mux_Bit_344                      |     3|
|666   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_426             |     1|
|667   |              EX_Result_DFF                                                                        |MB_FD_427                               |     1|
|668   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_428            |     1|
|669   |            \Result_Mux_Bits[1].Result_Mux_Bit_I                                                   |Result_Mux_Bit_345                      |     3|
|670   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_423             |     1|
|671   |              EX_Result_DFF                                                                        |MB_FD_424                               |     1|
|672   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_425            |     1|
|673   |            \Result_Mux_Bits[20].Result_Mux_Bit_I                                                  |Result_Mux_Bit_346                      |     3|
|674   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_420             |     1|
|675   |              EX_Result_DFF                                                                        |MB_FD_421                               |     1|
|676   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_422            |     1|
|677   |            \Result_Mux_Bits[21].Result_Mux_Bit_I                                                  |Result_Mux_Bit_347                      |     3|
|678   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_417             |     1|
|679   |              EX_Result_DFF                                                                        |MB_FD_418                               |     1|
|680   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_419            |     1|
|681   |            \Result_Mux_Bits[22].Result_Mux_Bit_I                                                  |Result_Mux_Bit_348                      |     3|
|682   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_414             |     1|
|683   |              EX_Result_DFF                                                                        |MB_FD_415                               |     1|
|684   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_416            |     1|
|685   |            \Result_Mux_Bits[23].Result_Mux_Bit_I                                                  |Result_Mux_Bit_349                      |     3|
|686   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_411             |     1|
|687   |              EX_Result_DFF                                                                        |MB_FD_412                               |     1|
|688   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_413            |     1|
|689   |            \Result_Mux_Bits[24].Result_Mux_Bit_I                                                  |Result_Mux_Bit_350                      |     4|
|690   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_408             |     1|
|691   |              EX_Result_DFF                                                                        |MB_FD_409                               |     2|
|692   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_410            |     1|
|693   |            \Result_Mux_Bits[25].Result_Mux_Bit_I                                                  |Result_Mux_Bit_351                      |     3|
|694   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_405             |     1|
|695   |              EX_Result_DFF                                                                        |MB_FD_406                               |     1|
|696   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_407            |     1|
|697   |            \Result_Mux_Bits[26].Result_Mux_Bit_I                                                  |Result_Mux_Bit_352                      |     4|
|698   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_402             |     1|
|699   |              EX_Result_DFF                                                                        |MB_FD_403                               |     2|
|700   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_404            |     1|
|701   |            \Result_Mux_Bits[27].Result_Mux_Bit_I                                                  |Result_Mux_Bit_353                      |     3|
|702   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_399             |     1|
|703   |              EX_Result_DFF                                                                        |MB_FD_400                               |     1|
|704   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_401            |     1|
|705   |            \Result_Mux_Bits[28].Result_Mux_Bit_I                                                  |Result_Mux_Bit_354                      |     4|
|706   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_396             |     1|
|707   |              EX_Result_DFF                                                                        |MB_FD_397                               |     2|
|708   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_398            |     1|
|709   |            \Result_Mux_Bits[29].Result_Mux_Bit_I                                                  |Result_Mux_Bit_355                      |     4|
|710   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_393             |     1|
|711   |              EX_Result_DFF                                                                        |MB_FD_394                               |     2|
|712   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_395            |     1|
|713   |            \Result_Mux_Bits[2].Result_Mux_Bit_I                                                   |Result_Mux_Bit_356                      |     3|
|714   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_390             |     1|
|715   |              EX_Result_DFF                                                                        |MB_FD_391                               |     1|
|716   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_392            |     1|
|717   |            \Result_Mux_Bits[30].Result_Mux_Bit_I                                                  |Result_Mux_Bit_357                      |     4|
|718   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_387             |     1|
|719   |              EX_Result_DFF                                                                        |MB_FD_388                               |     2|
|720   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_389            |     1|
|721   |            \Result_Mux_Bits[31].Result_Mux_Bit_I                                                  |Result_Mux_Bit_358                      |     3|
|722   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_384             |     1|
|723   |              EX_Result_DFF                                                                        |MB_FD_385                               |     1|
|724   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_386            |     1|
|725   |            \Result_Mux_Bits[3].Result_Mux_Bit_I                                                   |Result_Mux_Bit_359                      |     3|
|726   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_381             |     1|
|727   |              EX_Result_DFF                                                                        |MB_FD_382                               |     1|
|728   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_383            |     1|
|729   |            \Result_Mux_Bits[4].Result_Mux_Bit_I                                                   |Result_Mux_Bit_360                      |     3|
|730   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_378             |     1|
|731   |              EX_Result_DFF                                                                        |MB_FD_379                               |     1|
|732   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_380            |     1|
|733   |            \Result_Mux_Bits[5].Result_Mux_Bit_I                                                   |Result_Mux_Bit_361                      |     3|
|734   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_375             |     1|
|735   |              EX_Result_DFF                                                                        |MB_FD_376                               |     1|
|736   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_377            |     1|
|737   |            \Result_Mux_Bits[6].Result_Mux_Bit_I                                                   |Result_Mux_Bit_362                      |     3|
|738   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_372             |     1|
|739   |              EX_Result_DFF                                                                        |MB_FD_373                               |     1|
|740   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_374            |     1|
|741   |            \Result_Mux_Bits[7].Result_Mux_Bit_I                                                   |Result_Mux_Bit_363                      |     3|
|742   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_369             |     1|
|743   |              EX_Result_DFF                                                                        |MB_FD_370                               |     1|
|744   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_371            |     1|
|745   |            \Result_Mux_Bits[8].Result_Mux_Bit_I                                                   |Result_Mux_Bit_364                      |     3|
|746   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1_366             |     1|
|747   |              EX_Result_DFF                                                                        |MB_FD_367                               |     1|
|748   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29_368            |     1|
|749   |            \Result_Mux_Bits[9].Result_Mux_Bit_I                                                   |Result_Mux_Bit_365                      |     3|
|750   |              Data_Shift_Mux                                                                       |MB_LUT6__parameterized1                 |     1|
|751   |              EX_Result_DFF                                                                        |MB_FD                                   |     1|
|752   |              Mul_ALU_Mux                                                                          |MB_LUT4__parameterized29                |     1|
|753   |          Shift_Logic_Module_I                                                                     |Shift_Logic_Module                      |   132|
|754   |            \Shift_Logic_Bits[0].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit                         |     3|
|755   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_332            |     1|
|756   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_333            |     1|
|757   |              Shift_Logic_Mux                                                                      |MB_MUXF7_334                            |     1|
|758   |            \Shift_Logic_Bits[10].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_185                     |     3|
|759   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_329            |     1|
|760   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_330            |     1|
|761   |              Shift_Logic_Mux                                                                      |MB_MUXF7_331                            |     1|
|762   |            \Shift_Logic_Bits[11].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_186                     |     3|
|763   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_326            |     1|
|764   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_327            |     1|
|765   |              Shift_Logic_Mux                                                                      |MB_MUXF7_328                            |     1|
|766   |            \Shift_Logic_Bits[12].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_187                     |     3|
|767   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_323            |     1|
|768   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_324            |     1|
|769   |              Shift_Logic_Mux                                                                      |MB_MUXF7_325                            |     1|
|770   |            \Shift_Logic_Bits[13].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_188                     |     3|
|771   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_320            |     1|
|772   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_321            |     1|
|773   |              Shift_Logic_Mux                                                                      |MB_MUXF7_322                            |     1|
|774   |            \Shift_Logic_Bits[14].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_189                     |     3|
|775   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_317            |     1|
|776   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_318            |     1|
|777   |              Shift_Logic_Mux                                                                      |MB_MUXF7_319                            |     1|
|778   |            \Shift_Logic_Bits[15].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_190                     |     3|
|779   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_314            |     1|
|780   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_315            |     1|
|781   |              Shift_Logic_Mux                                                                      |MB_MUXF7_316                            |     1|
|782   |            \Shift_Logic_Bits[16].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_191                     |     3|
|783   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_311            |     1|
|784   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_312            |     1|
|785   |              Shift_Logic_Mux                                                                      |MB_MUXF7_313                            |     1|
|786   |            \Shift_Logic_Bits[17].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_192                     |     3|
|787   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_308            |     1|
|788   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_309            |     1|
|789   |              Shift_Logic_Mux                                                                      |MB_MUXF7_310                            |     1|
|790   |            \Shift_Logic_Bits[18].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_193                     |     3|
|791   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_305            |     1|
|792   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_306            |     1|
|793   |              Shift_Logic_Mux                                                                      |MB_MUXF7_307                            |     1|
|794   |            \Shift_Logic_Bits[19].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_194                     |     3|
|795   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_302            |     1|
|796   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_303            |     1|
|797   |              Shift_Logic_Mux                                                                      |MB_MUXF7_304                            |     1|
|798   |            \Shift_Logic_Bits[1].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_195                     |     3|
|799   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_299            |     1|
|800   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_300            |     1|
|801   |              Shift_Logic_Mux                                                                      |MB_MUXF7_301                            |     1|
|802   |            \Shift_Logic_Bits[20].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_196                     |     3|
|803   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_296            |     1|
|804   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_297            |     1|
|805   |              Shift_Logic_Mux                                                                      |MB_MUXF7_298                            |     1|
|806   |            \Shift_Logic_Bits[21].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_197                     |     3|
|807   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_293            |     1|
|808   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_294            |     1|
|809   |              Shift_Logic_Mux                                                                      |MB_MUXF7_295                            |     1|
|810   |            \Shift_Logic_Bits[22].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_198                     |     3|
|811   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_290            |     1|
|812   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_291            |     1|
|813   |              Shift_Logic_Mux                                                                      |MB_MUXF7_292                            |     1|
|814   |            \Shift_Logic_Bits[23].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_199                     |     3|
|815   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_287            |     1|
|816   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_288            |     1|
|817   |              Shift_Logic_Mux                                                                      |MB_MUXF7_289                            |     1|
|818   |            \Shift_Logic_Bits[24].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_200                     |     3|
|819   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_284            |     1|
|820   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_285            |     1|
|821   |              Shift_Logic_Mux                                                                      |MB_MUXF7_286                            |     1|
|822   |            \Shift_Logic_Bits[25].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_201                     |     3|
|823   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_281            |     1|
|824   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_282            |     1|
|825   |              Shift_Logic_Mux                                                                      |MB_MUXF7_283                            |     1|
|826   |            \Shift_Logic_Bits[26].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_202                     |     4|
|827   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_278            |     1|
|828   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_279            |     1|
|829   |              Shift_Logic_Mux                                                                      |MB_MUXF7_280                            |     2|
|830   |            \Shift_Logic_Bits[27].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_203                     |     4|
|831   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_275            |     1|
|832   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_276            |     1|
|833   |              Shift_Logic_Mux                                                                      |MB_MUXF7_277                            |     2|
|834   |            \Shift_Logic_Bits[28].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_204                     |     4|
|835   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_272            |     1|
|836   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_273            |     1|
|837   |              Shift_Logic_Mux                                                                      |MB_MUXF7_274                            |     2|
|838   |            \Shift_Logic_Bits[29].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_205                     |     3|
|839   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_269            |     1|
|840   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_270            |     1|
|841   |              Shift_Logic_Mux                                                                      |MB_MUXF7_271                            |     1|
|842   |            \Shift_Logic_Bits[2].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_206                     |     3|
|843   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_266            |     1|
|844   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_267            |     1|
|845   |              Shift_Logic_Mux                                                                      |MB_MUXF7_268                            |     1|
|846   |            \Shift_Logic_Bits[30].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_207                     |     3|
|847   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_263            |     1|
|848   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_264            |     1|
|849   |              Shift_Logic_Mux                                                                      |MB_MUXF7_265                            |     1|
|850   |            \Shift_Logic_Bits[31].Shift_Logic_Bit_I                                                |Shift_Logic_Bit_208                     |     4|
|851   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_260            |     1|
|852   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_261            |     1|
|853   |              Shift_Logic_Mux                                                                      |MB_MUXF7_262                            |     2|
|854   |            \Shift_Logic_Bits[3].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_209                     |     3|
|855   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_257            |     1|
|856   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_258            |     1|
|857   |              Shift_Logic_Mux                                                                      |MB_MUXF7_259                            |     1|
|858   |            \Shift_Logic_Bits[4].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_210                     |     3|
|859   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_254            |     1|
|860   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_255            |     1|
|861   |              Shift_Logic_Mux                                                                      |MB_MUXF7_256                            |     1|
|862   |            \Shift_Logic_Bits[5].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_211                     |     3|
|863   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_251            |     1|
|864   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_252            |     1|
|865   |              Shift_Logic_Mux                                                                      |MB_MUXF7_253                            |     1|
|866   |            \Shift_Logic_Bits[6].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_212                     |     3|
|867   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_248            |     1|
|868   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_249            |     1|
|869   |              Shift_Logic_Mux                                                                      |MB_MUXF7_250                            |     1|
|870   |            \Shift_Logic_Bits[7].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_213                     |     3|
|871   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_245            |     1|
|872   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_246            |     1|
|873   |              Shift_Logic_Mux                                                                      |MB_MUXF7_247                            |     1|
|874   |            \Shift_Logic_Bits[8].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_214                     |     3|
|875   |              Logic_LUT                                                                            |MB_LUT4__parameterized15_242            |     1|
|876   |              Shift_LUT                                                                            |MB_LUT4__parameterized17_243            |     1|
|877   |              Shift_Logic_Mux                                                                      |MB_MUXF7_244                            |     1|
|878   |            \Shift_Logic_Bits[9].Shift_Logic_Bit_I                                                 |Shift_Logic_Bit_215                     |     3|
|879   |              Logic_LUT                                                                            |MB_LUT4__parameterized15                |     1|
|880   |              Shift_LUT                                                                            |MB_LUT4__parameterized17                |     1|
|881   |              Shift_Logic_Mux                                                                      |MB_MUXF7_241                            |     1|
|882   |            \Use_PCMP_instr.No_PCMP_Long.MUXF5_pcmp1x                                              |MB_MUXF7                                |     1|
|883   |            \Use_PCMP_instr.No_PCMP_Long.pcmp_00_lut_0                                             |MB_LUT4__parameterized19                |     1|
|884   |            \Use_PCMP_instr.No_PCMP_Long.pcmp_00_lut_1                                             |MB_LUT4__parameterized21                |     1|
|885   |            \Use_PCMP_instr.No_PCMP_Long.pcmp_00_lut_2                                             |MB_LUT4__parameterized23                |     1|
|886   |            \Use_PCMP_instr.No_PCMP_Long.pcmp_10_lut                                               |MB_LUT4__parameterized7_216             |     1|
|887   |            \Use_PCMP_instr.No_PCMP_Long.pcmp_11_lut                                               |MB_LUT4__parameterized25                |     1|
|888   |            \Use_PCMP_instr.No_PCMP_Long.shift_logic_result_i_lut_2                                |MB_LUT4__parameterized27                |     1|
|889   |            \Use_PCMP_instr.carry_equal_byte_gen[0].carry_equal_byte                               |carry_equal                             |     7|
|890   |              \Using_FPGA.MUXCY_L_Enable                                                           |MB_MUXCY_236                            |     1|
|891   |              \Using_FPGA.MUXCY_L_Enable_2                                                         |MB_MUXCY_237                            |     1|
|892   |              \Using_FPGA.The_Compare[0].MUXCY_L_I1                                                |MB_MUXCY_238                            |     3|
|893   |              \Using_FPGA.The_Compare[1].MUXCY_L_I1                                                |MB_MUXCY_239                            |     1|
|894   |              \Using_FPGA.The_Compare[2].MUXCY_L_I1                                                |MB_MUXCY_240                            |     1|
|895   |            \Use_PCMP_instr.carry_equal_byte_gen[1].carry_equal_byte                               |carry_equal_217                         |     5|
|896   |              \Using_FPGA.MUXCY_L_Enable                                                           |MB_MUXCY_231                            |     1|
|897   |              \Using_FPGA.MUXCY_L_Enable_2                                                         |MB_MUXCY_232                            |     1|
|898   |              \Using_FPGA.The_Compare[0].MUXCY_L_I1                                                |MB_MUXCY_233                            |     1|
|899   |              \Using_FPGA.The_Compare[1].MUXCY_L_I1                                                |MB_MUXCY_234                            |     1|
|900   |              \Using_FPGA.The_Compare[2].MUXCY_L_I1                                                |MB_MUXCY_235                            |     1|
|901   |            \Use_PCMP_instr.carry_equal_byte_gen[2].carry_equal_byte                               |carry_equal_218                         |     5|
|902   |              \Using_FPGA.MUXCY_L_Enable                                                           |MB_MUXCY_226                            |     1|
|903   |              \Using_FPGA.MUXCY_L_Enable_2                                                         |MB_MUXCY_227                            |     1|
|904   |              \Using_FPGA.The_Compare[0].MUXCY_L_I1                                                |MB_MUXCY_228                            |     1|
|905   |              \Using_FPGA.The_Compare[1].MUXCY_L_I1                                                |MB_MUXCY_229                            |     1|
|906   |              \Using_FPGA.The_Compare[2].MUXCY_L_I1                                                |MB_MUXCY_230                            |     1|
|907   |            \Use_PCMP_instr.carry_equal_byte_gen[3].carry_equal_byte                               |carry_equal_219                         |     6|
|908   |              \Using_FPGA.MUXCY_L_Enable                                                           |MB_MUXCY_221                            |     1|
|909   |              \Using_FPGA.MUXCY_L_Enable_2                                                         |MB_MUXCY_222                            |     1|
|910   |              \Using_FPGA.The_Compare[0].MUXCY_L_I1                                                |MB_MUXCY_223                            |     2|
|911   |              \Using_FPGA.The_Compare[1].MUXCY_L_I1                                                |MB_MUXCY_224                            |     1|
|912   |              \Using_FPGA.The_Compare[2].MUXCY_L_I1                                                |MB_MUXCY_225                            |     1|
|913   |            \Use_PCMP_instr.shift_logic_result_i_lut_0                                             |MB_LUT2                                 |     1|
|914   |            \Use_PCMP_instr.shift_logic_result_i_lut_1                                             |MB_LUT2_220                             |     1|
|915   |          \Using_Barrel_Shifter.barrel_shift_I                                                     |barrel_shift                            |   257|
|916   |            \BS_Rev_Loop[0].I_BS_REV_A_LUT6                                                        |MB_LUT6_2__parameterized4               |     2|
|917   |            \BS_Rev_Loop[0].I_BS_REV_LUT6                                                          |MB_LUT6_2__parameterized4_138           |     1|
|918   |            \BS_Rev_Loop[0].I_BS_SHIFT16_LUT6                                                      |MB_LUT6_2__parameterized4_139           |     1|
|919   |            \BS_Rev_Loop[10].I_BS_REV_A_LUT6                                                       |MB_LUT6_2__parameterized4_140           |     6|
|920   |            \BS_Rev_Loop[10].I_BS_REV_LUT6                                                         |MB_LUT6_2__parameterized4_141           |     1|
|921   |            \BS_Rev_Loop[10].I_BS_SHIFT16_LUT6                                                     |MB_LUT6_2__parameterized4_142           |     1|
|922   |            \BS_Rev_Loop[11].I_BS_REV_A_LUT6                                                       |MB_LUT6_2__parameterized4_143           |     6|
|923   |            \BS_Rev_Loop[11].I_BS_REV_LUT6                                                         |MB_LUT6_2__parameterized4_144           |     1|
|924   |            \BS_Rev_Loop[11].I_BS_SHIFT16_LUT6                                                     |MB_LUT6_2__parameterized4_145           |     1|
|925   |            \BS_Rev_Loop[12].I_BS_REV_A_LUT6                                                       |MB_LUT6_2__parameterized4_146           |     5|
|926   |            \BS_Rev_Loop[12].I_BS_REV_LUT6                                                         |MB_LUT6_2__parameterized4_147           |     1|
|927   |            \BS_Rev_Loop[12].I_BS_SHIFT16_LUT6                                                     |MB_LUT6_2__parameterized4_148           |     1|
|928   |            \BS_Rev_Loop[13].I_BS_REV_A_LUT6                                                       |MB_LUT6_2__parameterized4_149           |     2|
|929   |            \BS_Rev_Loop[13].I_BS_REV_LUT6                                                         |MB_LUT6_2__parameterized4_150           |     1|
|930   |            \BS_Rev_Loop[13].I_BS_SHIFT16_LUT6                                                     |MB_LUT6_2__parameterized4_151           |     1|
|931   |            \BS_Rev_Loop[14].I_BS_REV_A_LUT6                                                       |MB_LUT6_2__parameterized4_152           |    11|
|932   |            \BS_Rev_Loop[14].I_BS_REV_LUT6                                                         |MB_LUT6_2__parameterized4_153           |     1|
|933   |            \BS_Rev_Loop[14].I_BS_SHIFT16_LUT6                                                     |MB_LUT6_2__parameterized4_154           |     1|
|934   |            \BS_Rev_Loop[15].I_BS_REV_A_LUT6                                                       |MB_LUT6_2__parameterized4_155           |     3|
|935   |            \BS_Rev_Loop[15].I_BS_REV_LUT6                                                         |MB_LUT6_2__parameterized4_156           |     1|
|936   |            \BS_Rev_Loop[15].I_BS_SHIFT16_LUT6                                                     |MB_LUT6_2__parameterized4_157           |     1|
|937   |            \BS_Rev_Loop[1].I_BS_REV_A_LUT6                                                        |MB_LUT6_2__parameterized4_158           |     6|
|938   |            \BS_Rev_Loop[1].I_BS_REV_LUT6                                                          |MB_LUT6_2__parameterized4_159           |     1|
|939   |            \BS_Rev_Loop[1].I_BS_SHIFT16_LUT6                                                      |MB_LUT6_2__parameterized4_160           |     1|
|940   |            \BS_Rev_Loop[2].I_BS_REV_A_LUT6                                                        |MB_LUT6_2__parameterized4_161           |     3|
|941   |            \BS_Rev_Loop[2].I_BS_REV_LUT6                                                          |MB_LUT6_2__parameterized4_162           |     1|
|942   |            \BS_Rev_Loop[2].I_BS_SHIFT16_LUT6                                                      |MB_LUT6_2__parameterized4_163           |     1|
|943   |            \BS_Rev_Loop[3].I_BS_REV_A_LUT6                                                        |MB_LUT6_2__parameterized4_164           |     4|
|944   |            \BS_Rev_Loop[3].I_BS_REV_LUT6                                                          |MB_LUT6_2__parameterized4_165           |     1|
|945   |            \BS_Rev_Loop[3].I_BS_SHIFT16_LUT6                                                      |MB_LUT6_2__parameterized4_166           |     1|
|946   |            \BS_Rev_Loop[4].I_BS_REV_A_LUT6                                                        |MB_LUT6_2__parameterized4_167           |     4|
|947   |            \BS_Rev_Loop[4].I_BS_REV_LUT6                                                          |MB_LUT6_2__parameterized4_168           |     1|
|948   |            \BS_Rev_Loop[4].I_BS_SHIFT16_LUT6                                                      |MB_LUT6_2__parameterized4_169           |     1|
|949   |            \BS_Rev_Loop[5].I_BS_REV_A_LUT6                                                        |MB_LUT6_2__parameterized4_170           |     6|
|950   |            \BS_Rev_Loop[5].I_BS_REV_LUT6                                                          |MB_LUT6_2__parameterized4_171           |     1|
|951   |            \BS_Rev_Loop[5].I_BS_SHIFT16_LUT6                                                      |MB_LUT6_2__parameterized4_172           |     1|
|952   |            \BS_Rev_Loop[6].I_BS_REV_A_LUT6                                                        |MB_LUT6_2__parameterized4_173           |     4|
|953   |            \BS_Rev_Loop[6].I_BS_REV_LUT6                                                          |MB_LUT6_2__parameterized4_174           |     1|
|954   |            \BS_Rev_Loop[6].I_BS_SHIFT16_LUT6                                                      |MB_LUT6_2__parameterized4_175           |     1|
|955   |            \BS_Rev_Loop[7].I_BS_REV_A_LUT6                                                        |MB_LUT6_2__parameterized4_176           |     5|
|956   |            \BS_Rev_Loop[7].I_BS_REV_LUT6                                                          |MB_LUT6_2__parameterized4_177           |     1|
|957   |            \BS_Rev_Loop[7].I_BS_SHIFT16_LUT6                                                      |MB_LUT6_2__parameterized4_178           |     1|
|958   |            \BS_Rev_Loop[8].I_BS_REV_A_LUT6                                                        |MB_LUT6_2__parameterized4_179           |     1|
|959   |            \BS_Rev_Loop[8].I_BS_REV_LUT6                                                          |MB_LUT6_2__parameterized4_180           |     1|
|960   |            \BS_Rev_Loop[8].I_BS_SHIFT16_LUT6                                                      |MB_LUT6_2__parameterized4_181           |     1|
|961   |            \BS_Rev_Loop[9].I_BS_REV_A_LUT6                                                        |MB_LUT6_2__parameterized4_182           |     5|
|962   |            \BS_Rev_Loop[9].I_BS_REV_LUT6                                                          |MB_LUT6_2__parameterized4_183           |     1|
|963   |            \BS_Rev_Loop[9].I_BS_SHIFT16_LUT6                                                      |MB_LUT6_2__parameterized4_184           |     1|
|964   |          Zero_Detect_I                                                                            |Zero_Detect                             |    12|
|965   |            Part_Of_Zero_Carry_Start                                                               |MB_MUXCY_131                            |     1|
|966   |            \Zero_Detecting[1].I_Part_Of_Zero_Detect                                               |MB_MUXCY_132                            |     1|
|967   |            \Zero_Detecting[2].I_Part_Of_Zero_Detect                                               |MB_MUXCY_133                            |     1|
|968   |            \Zero_Detecting[3].I_Part_Of_Zero_Detect                                               |MB_MUXCY_134                            |     1|
|969   |            \Zero_Detecting[4].I_Part_Of_Zero_Detect                                               |MB_MUXCY_135                            |     1|
|970   |            \Zero_Detecting[5].I_Part_Of_Zero_Detect                                               |MB_MUXCY_136                            |     1|
|971   |            \Zero_Detecting[6].I_Part_Of_Zero_Detect                                               |MB_MUXCY_137                            |     1|
|972   |          mul_unit_I                                                                               |mul_unit                                |    20|
|973   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                           |dsp_module__parameterized1              |     1|
|974   |              \Using_DSP48E1.DSP48E1_I1                                                            |MB_DSP48E1__parameterized1              |     1|
|975   |            \Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                           |dsp_module__parameterized3              |     1|
|976   |              \Using_DSP48E1.DSP48E1_I1                                                            |MB_DSP48E1__parameterized3              |     1|
|977   |            \Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                    |dsp_module                              |     1|
|978   |              \Using_DSP48E1.DSP48E1_I1                                                            |MB_DSP48E1                              |     1|
|979   |        Decode_I                                                                                   |Decode                                  |   423|
|980   |          PreFetch_Buffer_I                                                                        |PreFetch_Buffer                         |   175|
|981   |            \Buffer_DFFs[1].FDS_I                                                                  |MB_FDS                                  |     2|
|982   |            \Buffer_DFFs[1].MUXCY_XOR_I                                                            |MB_MUXCY_XORCY                          |     1|
|983   |            \Buffer_DFFs[2].FDS_I                                                                  |MB_FDS_96                               |     2|
|984   |            \Buffer_DFFs[2].MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_97                       |     2|
|985   |            \Buffer_DFFs[3].FDS_I                                                                  |MB_FDS_98                               |     1|
|986   |            \Buffer_DFFs[3].MUXCY_XOR_I                                                            |MB_MUXCY_XORCY_99                       |     2|
|987   |            \PreFetch_Buffers[0].SRL16E_I                                                          |MB_SRL16E                               |     8|
|988   |            \PreFetch_Buffers[10].SRL16E_I                                                         |MB_SRL16E_100                           |     1|
|989   |            \PreFetch_Buffers[11].SRL16E_I                                                         |MB_SRL16E_101                           |     2|
|990   |            \PreFetch_Buffers[12].SRL16E_I                                                         |MB_SRL16E_102                           |     1|
|991   |            \PreFetch_Buffers[13].SRL16E_I                                                         |MB_SRL16E_103                           |     2|
|992   |            \PreFetch_Buffers[14].SRL16E_I                                                         |MB_SRL16E_104                           |     2|
|993   |            \PreFetch_Buffers[15].SRL16E_I                                                         |MB_SRL16E_105                           |     2|
|994   |            \PreFetch_Buffers[16].SRL16E_I                                                         |MB_SRL16E_106                           |    18|
|995   |            \PreFetch_Buffers[17].SRL16E_I                                                         |MB_SRL16E_107                           |     2|
|996   |            \PreFetch_Buffers[18].SRL16E_I                                                         |MB_SRL16E_108                           |     1|
|997   |            \PreFetch_Buffers[19].SRL16E_I                                                         |MB_SRL16E_109                           |     1|
|998   |            \PreFetch_Buffers[1].SRL16E_I                                                          |MB_SRL16E_110                           |     8|
|999   |            \PreFetch_Buffers[20].SRL16E_I                                                         |MB_SRL16E_111                           |     1|
|1000  |            \PreFetch_Buffers[21].SRL16E_I                                                         |MB_SRL16E_112                           |     1|
|1001  |            \PreFetch_Buffers[22].SRL16E_I                                                         |MB_SRL16E_113                           |     1|
|1002  |            \PreFetch_Buffers[23].SRL16E_I                                                         |MB_SRL16E_114                           |     1|
|1003  |            \PreFetch_Buffers[24].SRL16E_I                                                         |MB_SRL16E_115                           |     3|
|1004  |            \PreFetch_Buffers[25].SRL16E_I                                                         |MB_SRL16E_116                           |     1|
|1005  |            \PreFetch_Buffers[26].SRL16E_I                                                         |MB_SRL16E_117                           |     3|
|1006  |            \PreFetch_Buffers[27].SRL16E_I                                                         |MB_SRL16E_118                           |     5|
|1007  |            \PreFetch_Buffers[28].SRL16E_I                                                         |MB_SRL16E_119                           |     2|
|1008  |            \PreFetch_Buffers[29].SRL16E_I                                                         |MB_SRL16E_120                           |     4|
|1009  |            \PreFetch_Buffers[2].SRL16E_I                                                          |MB_SRL16E_121                           |     9|
|1010  |            \PreFetch_Buffers[30].SRL16E_I                                                         |MB_SRL16E_122                           |     1|
|1011  |            \PreFetch_Buffers[31].SRL16E_I                                                         |MB_SRL16E_123                           |     3|
|1012  |            \PreFetch_Buffers[3].SRL16E_I                                                          |MB_SRL16E_124                           |    41|
|1013  |            \PreFetch_Buffers[4].SRL16E_I                                                          |MB_SRL16E_125                           |    16|
|1014  |            \PreFetch_Buffers[5].SRL16E_I                                                          |MB_SRL16E_126                           |     9|
|1015  |            \PreFetch_Buffers[6].SRL16E_I                                                          |MB_SRL16E_127                           |     2|
|1016  |            \PreFetch_Buffers[7].SRL16E_I                                                          |MB_SRL16E_128                           |     1|
|1017  |            \PreFetch_Buffers[8].SRL16E_I                                                          |MB_SRL16E_129                           |     1|
|1018  |            \PreFetch_Buffers[9].SRL16E_I                                                          |MB_SRL16E_130                           |     3|
|1019  |            of_valid_FDR_I                                                                         |MB_FDR                                  |     8|
|1020  |          \Using_FPGA.ALU_Carry_FDRE                                                               |MB_FDRE_67                              |     1|
|1021  |          \Using_FPGA.ALU_Carry_MUXCY                                                              |MB_MUXCY_68                             |     1|
|1022  |          \Using_FPGA.ALU_OP0_FDRE                                                                 |MB_FDRE_69                              |     1|
|1023  |          \Using_FPGA.ALU_OP1_FDRE                                                                 |MB_FDRE_70                              |     1|
|1024  |          \Using_FPGA.Correct_Carry_MUXCY                                                          |MB_MUXCY_71                             |     3|
|1025  |          \Using_FPGA.Force1_FDRE                                                                  |MB_FDRE_72                              |     1|
|1026  |          \Using_FPGA.Force2_FDRE                                                                  |MB_FDRE_73                              |     1|
|1027  |          \Using_FPGA.Force_Val1_FDRE                                                              |MB_FDRE_74                              |     1|
|1028  |          \Using_FPGA.Force_Val2_FDRSE                                                             |MB_FDRSE_75                             |     1|
|1029  |          \Using_FPGA.I_correct_Carry_Select                                                       |MB_LUT4__parameterized9                 |     1|
|1030  |          \Using_FPGA.Intr_Carry_MUXCY                                                             |MB_MUXCY_76                             |     1|
|1031  |          \Using_FPGA.MULT_AND_I                                                                   |MB_MULT_AND                             |     1|
|1032  |          \Using_FPGA.MUXCY_JUMP_CARRY                                                             |MB_MUXCY_77                             |     1|
|1033  |          \Using_FPGA.MUXCY_JUMP_CARRY2                                                            |MB_MUXCY_78                             |     1|
|1034  |          \Using_FPGA.MUXCY_JUMP_CARRY3                                                            |MB_MUXCY_79                             |    12|
|1035  |          \Using_FPGA.New_Carry_MUXCY                                                              |MB_MUXCY_80                             |     2|
|1036  |          \Using_FPGA.OpSel1_SPR_Select_LUT_1                                                      |MB_LUT4__parameterized1                 |     1|
|1037  |          \Using_FPGA.OpSel1_SPR_Select_LUT_2                                                      |MB_LUT4__parameterized3                 |     1|
|1038  |          \Using_FPGA.OpSel1_SPR_Select_LUT_3                                                      |MB_LUT3                                 |     1|
|1039  |          \Using_FPGA.OpSel1_SPR_Select_LUT_4                                                      |MB_LUT3__parameterized1                 |     1|
|1040  |          \Using_FPGA.Reg_Test_Equal_FDSE                                                          |MB_FDSE                                 |     1|
|1041  |          \Using_FPGA.Reg_Test_Equal_N_FDRE                                                        |MB_FDRE_81                              |     1|
|1042  |          \Using_FPGA.Res_Forward1_LUT1                                                            |MB_LUT4__parameterized5                 |     1|
|1043  |          \Using_FPGA.Res_Forward1_LUT2                                                            |MB_LUT4__parameterized5_82              |     1|
|1044  |          \Using_FPGA.Res_Forward1_LUT3                                                            |MB_LUT3__parameterized3                 |     1|
|1045  |          \Using_FPGA.Res_Forward1_LUT4                                                            |MB_LUT4__parameterized7                 |     1|
|1046  |          \Using_FPGA.Res_Forward2_LUT1                                                            |MB_LUT4__parameterized5_83              |     1|
|1047  |          \Using_FPGA.Res_Forward2_LUT2                                                            |MB_LUT4__parameterized5_84              |     1|
|1048  |          \Using_FPGA.Res_Forward2_LUT3                                                            |MB_LUT3__parameterized3_85              |     1|
|1049  |          \Using_FPGA.Res_Forward2_LUT4                                                            |MB_LUT4__parameterized7_86              |     1|
|1050  |          \Using_FPGA.Use_Reg_Neg_DI_FDRE                                                          |MB_FDRE_87                              |     1|
|1051  |          \Using_FPGA.Use_Reg_Neg_S_FDRE                                                           |MB_FDRE_88                              |     1|
|1052  |          \Using_FPGA.clean_iReady_MuxCY                                                           |MB_MUXCY_89                             |     1|
|1053  |          \Using_FPGA.force_di1_LUT3                                                               |MB_LUT3__parameterized5                 |     1|
|1054  |          \Using_FPGA.force_di2_LUT4                                                               |MB_LUT4__parameterized11                |     1|
|1055  |          \Using_FPGA.force_jump1_LUT3                                                             |MB_LUT3__parameterized5_90              |     1|
|1056  |          \Using_FPGA.force_jump2_LUT4                                                             |MB_LUT4__parameterized3_91              |     1|
|1057  |          \Using_FPGA.iFetch_MuxCY_1                                                               |MB_MUXCY_92                             |     1|
|1058  |          \Using_FPGA.iFetch_MuxCY_2                                                               |MB_MUXCY_93                             |     5|
|1059  |          \Using_FPGA.iFetch_MuxCY_3                                                               |MB_MUXCY_94                             |     2|
|1060  |          \Using_FPGA.of_PipeRun_MuxCY_1                                                           |MB_MUXCY_95                             |    14|
|1061  |          \Using_FPGA.of_PipeRun_Select_LUT5                                                       |MB_LUT5                                 |     1|
|1062  |          \Using_FPGA.of_PipeRun_without_dready_LUT5                                               |MB_LUT5__parameterized1                 |     2|
|1063  |          write_Reg_I_LUT                                                                          |MB_LUT4                                 |     2|
|1064  |        \Implement_Debug_Logic.Master_Core.Debug_Area                                              |Debug                                   |   460|
|1065  |          \Area_Debug_Control.Dbg_Inhibit_EX_FDRSE                                                 |MB_FDRSE                                |     8|
|1066  |          \Area_Debug_Control.Stop_CPU_FDRSE                                                       |MB_FDRSE_25                             |     4|
|1067  |          \Area_Debug_Control.Stop_Instr_Fetch_FDRSE                                               |MB_FDRSE_26                             |    39|
|1068  |          \Serial_Dbg_Intf.SRL16E_1                                                                |MB_SRL16E__parameterized2               |     1|
|1069  |          \Serial_Dbg_Intf.SRL16E_2                                                                |MB_SRL16E__parameterized4               |     1|
|1070  |          \Serial_Dbg_Intf.SRL16E_3                                                                |MB_SRL16E__parameterized12              |     1|
|1071  |          \Serial_Dbg_Intf.SRL16E_4                                                                |MB_SRL16E__parameterized14              |     3|
|1072  |          \Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector                                   |MB_SRL16E__parameterized10              |     1|
|1073  |          \Serial_Dbg_Intf.The_Base_Vector[2].SRL16E_Base_Vector                                   |MB_SRL16E__parameterized10_27           |     1|
|1074  |          \Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I                                   |MB_SRL16E__parameterized6               |     1|
|1075  |          \Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I                                   |MB_SRL16E__parameterized8               |     5|
|1076  |          \Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I                                   |MB_SRL16E__parameterized10_28           |     1|
|1077  |          \Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I                                   |MB_SRL16E__parameterized8_29            |     1|
|1078  |          \Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I                                   |MB_SRL16E__parameterized6_30            |     1|
|1079  |          \Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I                                   |MB_SRL16E__parameterized8_31            |     2|
|1080  |          \Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I                                   |MB_SRL16E__parameterized10_32           |     1|
|1081  |          \Serial_Dbg_Intf.The_Cache_Addresses[8].SRL16E_Cache_I                                   |MB_SRL16E__parameterized8_33            |     1|
|1082  |          \Serial_Dbg_Intf.sync_dbg_brk_hit                                                        |mb_sync_bit__parameterized2             |     1|
|1083  |          \Serial_Dbg_Intf.sync_dbg_hit                                                            |mb_sync_vec                             |     1|
|1084  |            \sync_bits[0].sync_bit                                                                 |mb_sync_bit__parameterized2_66          |     1|
|1085  |          \Serial_Dbg_Intf.sync_dbg_wakeup                                                         |mb_sync_bit__parameterized4             |     2|
|1086  |          \Serial_Dbg_Intf.sync_pause                                                              |mb_sync_bit__parameterized2_34          |     2|
|1087  |          \Serial_Dbg_Intf.sync_running_clock                                                      |mb_sync_bit__parameterized2_35          |     1|
|1088  |          \Serial_Dbg_Intf.sync_sample                                                             |mb_sync_vec__parameterized1             |    30|
|1089  |            \sync_bits[0].sync_bit                                                                 |mb_sync_bit_56                          |     3|
|1090  |            \sync_bits[1].sync_bit                                                                 |mb_sync_bit_57                          |     3|
|1091  |            \sync_bits[2].sync_bit                                                                 |mb_sync_bit_58                          |     5|
|1092  |            \sync_bits[3].sync_bit                                                                 |mb_sync_bit_59                          |     3|
|1093  |            \sync_bits[4].sync_bit                                                                 |mb_sync_bit_60                          |     3|
|1094  |            \sync_bits[5].sync_bit                                                                 |mb_sync_bit_61                          |     3|
|1095  |            \sync_bits[6].sync_bit                                                                 |mb_sync_bit_62                          |     3|
|1096  |            \sync_bits[7].sync_bit                                                                 |mb_sync_bit_63                          |     3|
|1097  |            \sync_bits[8].sync_bit                                                                 |mb_sync_bit_64                          |     2|
|1098  |            \sync_bits[9].sync_bit                                                                 |mb_sync_bit_65                          |     2|
|1099  |          \Serial_Dbg_Intf.sync_sleep                                                              |mb_sync_bit__parameterized2_36          |     1|
|1100  |          \Serial_Dbg_Intf.sync_stop_CPU                                                           |mb_sync_bit__parameterized2_37          |     1|
|1101  |          \Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I                    |address_hit                             |    20|
|1102  |            \Compare[0].MUXCY_I                                                                    |MB_MUXCY_40                             |     1|
|1103  |            \Compare[0].SRLC16E_I                                                                  |MB_SRLC16E                              |     3|
|1104  |            \Compare[1].MUXCY_I                                                                    |MB_MUXCY_41                             |     1|
|1105  |            \Compare[1].SRLC16E_I                                                                  |MB_SRLC16E_42                           |     1|
|1106  |            \Compare[2].MUXCY_I                                                                    |MB_MUXCY_43                             |     1|
|1107  |            \Compare[2].SRLC16E_I                                                                  |MB_SRLC16E_44                           |     1|
|1108  |            \Compare[3].MUXCY_I                                                                    |MB_MUXCY_45                             |     1|
|1109  |            \Compare[3].SRLC16E_I                                                                  |MB_SRLC16E_46                           |     1|
|1110  |            \Compare[4].MUXCY_I                                                                    |MB_MUXCY_47                             |     1|
|1111  |            \Compare[4].SRLC16E_I                                                                  |MB_SRLC16E_48                           |     1|
|1112  |            \Compare[5].MUXCY_I                                                                    |MB_MUXCY_49                             |     1|
|1113  |            \Compare[5].SRLC16E_I                                                                  |MB_SRLC16E_50                           |     1|
|1114  |            \Compare[6].MUXCY_I                                                                    |MB_MUXCY_51                             |     1|
|1115  |            \Compare[6].SRLC16E_I                                                                  |MB_SRLC16E_52                           |     1|
|1116  |            \Compare[7].MUXCY_I                                                                    |MB_MUXCY_53                             |     1|
|1117  |            \Compare[7].SRLC16E_I                                                                  |MB_SRLC16E_54                           |     1|
|1118  |            \The_First_BreakPoints.MUXCY_Post                                                      |MB_MUXCY_55                             |     2|
|1119  |          sync_trig_ack_in_0                                                                       |mb_sync_bit__parameterized4_38          |     2|
|1120  |          sync_trig_out_0                                                                          |mb_sync_bit__parameterized4_39          |     2|
|1121  |        \Using_DCache.Using_WriteThrough.DCache_I1                                                 |DCache                                  |   359|
|1122  |          Data_Memory                                                                              |RAM_Module__parameterized5              |     1|
|1123  |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                    |MB_RAMB36_24                            |     1|
|1124  |          Tag_Memory                                                                               |RAM_Module__parameterized3              |     3|
|1125  |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                    |MB_RAMB36_23                            |     3|
|1126  |          \Using_FPGA_FSL_2.Cache_hit_MUXCY                                                        |MB_MUXCY_9                              |     3|
|1127  |          \Using_FPGA_FSL_2.DReady_MUXCY                                                           |MB_MUXCY_10                             |     2|
|1128  |          \Using_FPGA_FSL_2.cache_valid_bit_detect_I1                                              |cache_valid_bit_detect__parameterized1  |     3|
|1129  |            \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                           |carry_and_21                            |     2|
|1130  |              MUXCY_I                                                                              |MB_MUXCY_22                             |     2|
|1131  |          \Using_New_CacheInterface_for_AXI.Cache_Interface_I1                                     |Cache_Interface__parameterized1         |   242|
|1132  |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_FDSE                                     |MB_FDSE__parameterized1                 |     3|
|1133  |            \Using_AXI.Use_AXI_Write.Addr_bit[0].Addr_bit_LUT                                      |MB_LUT6__parameterized3                 |     1|
|1134  |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_FDSE                                     |MB_FDSE__parameterized1_15              |     6|
|1135  |            \Using_AXI.Use_AXI_Write.Addr_bit[1].Addr_bit_LUT                                      |MB_LUT6__parameterized3_16              |     1|
|1136  |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_FDSE                                     |MB_FDSE__parameterized1_17              |     2|
|1137  |            \Using_AXI.Use_AXI_Write.Addr_bit[2].Addr_bit_LUT                                      |MB_LUT6__parameterized3_18              |     1|
|1138  |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_FDSE                                     |MB_FDSE__parameterized1_19              |     3|
|1139  |            \Using_AXI.Use_AXI_Write.Addr_bit[3].Addr_bit_LUT                                      |MB_LUT6__parameterized3_20              |     2|
|1140  |            \Using_AXI.Use_AXI_Write.exist_bit_FDRE                                                |MB_FDRE                                 |    17|
|1141  |            \Using_AXI.Use_AXI_Write.exist_bit_LUT                                                 |MB_LUT6__parameterized5                 |     1|
|1142  |          tag_hit_comparator                                                                       |comparator_11                           |    10|
|1143  |            \Comp_Carry_Chain[0].MUXCY_I                                                           |MB_MUXCY_12                             |     1|
|1144  |            \Comp_Carry_Chain[1].MUXCY_I                                                           |MB_MUXCY_13                             |     8|
|1145  |            \Using_Extra_Carry.MUXCY_EXTRA_I                                                       |MB_MUXCY_14                             |     1|
|1146  |        \Using_Ext_Databus.DAXI_Interface_I1                                                       |DAXI_interface                          |   162|
|1147  |        \Using_ICache.ICache_I1                                                                    |Icache                                  |   330|
|1148  |          Cache_Interface_I1                                                                       |Cache_Interface                         |   109|
|1149  |          Data_RAM_Module                                                                          |RAM_Module__parameterized1              |    65|
|1150  |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                    |MB_RAMB36_8                             |    65|
|1151  |          Tag_RAM_Module                                                                           |RAM_Module                              |     2|
|1152  |            \Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1                                    |MB_RAMB36                               |     2|
|1153  |          \Using_FPGA_FSL_1.tag_hit_comparator                                                     |comparator                              |     8|
|1154  |            \Comp_Carry_Chain[0].MUXCY_I                                                           |MB_MUXCY_5                              |     1|
|1155  |            \Comp_Carry_Chain[1].MUXCY_I                                                           |MB_MUXCY_6                              |     4|
|1156  |            \Using_Extra_Carry.MUXCY_EXTRA_I                                                       |MB_MUXCY_7                              |     1|
|1157  |          \Using_XX_Access_Part2.carry_or_I1                                                       |carry_or_2                              |     4|
|1158  |            MUXCY_I                                                                                |MB_MUXCY_4                              |     4|
|1159  |          cache_valid_bit_detect_I1                                                                |cache_valid_bit_detect                  |     1|
|1160  |            \Valid_Check_With_4word_Cacheline.lut6_valid_check_carry_and                           |carry_and                               |     1|
|1161  |              MUXCY_I                                                                              |MB_MUXCY_3                              |     1|
|1162  |        \Using_ICache.combined_carry_or_I                                                          |carry_or                                |     1|
|1163  |          MUXCY_I                                                                                  |MB_MUXCY                                |     1|
|1164  |      Reset_DFF                                                                                    |mb_sync_bit                             |     2|
|1165  |      \Using_Async_Wakeup_0.Wakeup_DFF                                                             |mb_sync_bit_0                           |     2|
|1166  |      \Using_Async_Wakeup_1.Wakeup_DFF                                                             |mb_sync_bit_1                           |     2|
+------+---------------------------------------------------------------------------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:01:53 . Memory (MB): peak = 991.035 ; gain = 693.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10089 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:10 ; elapsed = 00:01:38 . Memory (MB): peak = 991.035 ; gain = 457.477
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 991.035 ; gain = 693.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 533 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 991.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 333 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 38 instances
  FD => FDRE: 32 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDS => FDSE: 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 129 instances
  MULT_AND => LUT2: 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
279 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:00 . Memory (MB): peak = 991.035 ; gain = 701.543
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.010 . Memory (MB): peak = 991.035 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.runs/design_1_microblaze_1_1_synth_1/design_1_microblaze_1_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_microblaze_1_1, cache-ID = db39dc10cf4e7918
INFO: [Coretcl 2-1174] Renamed 1165 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 991.035 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/zeyne/hw/pazar_24.04.2022/pazar_24.04.2022.runs/design_1_microblaze_1_1_synth_1/design_1_microblaze_1_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_microblaze_1_1_utilization_synth.rpt -pb design_1_microblaze_1_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 24 19:27:14 2022...
