{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560171564592 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560171564600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 10 14:59:24 2019 " "Processing started: Mon Jun 10 14:59:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560171564600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171564600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off function -c function " "Command: quartus_map --read_settings_files=on --write_settings_files=off function -c function" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171564601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560171565372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560171565372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_toplevel_framework_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_machine_toplevel_framework_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_toplevel_framework_tb " "Found entity 1: state_machine_toplevel_framework_tb" {  } { { "state_machine_toplevel_framework_tb.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework_tb.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171575631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171575631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "state_machine_toplevel_framework.sv(71) " "Verilog HDL information at state_machine_toplevel_framework.sv(71): always construct contains both blocking and non-blocking assignments" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 71 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560171575633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_toplevel_framework.sv 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_toplevel_framework.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_definitions (SystemVerilog) " "Found design unit 1: state_machine_definitions (SystemVerilog)" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171575633 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine_toplevel_framework " "Found entity 1: state_machine_toplevel_framework" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171575633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171575633 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sha_1.sv(216) " "Verilog HDL information at sha_1.sv(216): always construct contains both blocking and non-blocking assignments" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 216 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1560171575636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file sha_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sha_1 " "Found entity 1: sha_1" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171575637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171575637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "state_machine_toplevel_framework " "Elaborating entity \"state_machine_toplevel_framework\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560171575680 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state_counter state_machine_toplevel_framework.sv(54) " "Verilog HDL or VHDL warning at state_machine_toplevel_framework.sv(54): object \"state_counter\" assigned a value but never read" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560171575681 "|state_machine_toplevel_framework"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl state_machine_toplevel_framework.sv(56) " "Verilog HDL or VHDL warning at state_machine_toplevel_framework.sv(56): object \"ctrl\" assigned a value but never read" {  } { { "state_machine_toplevel_framework.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560171575682 "|state_machine_toplevel_framework"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha_1 sha_1:inst_0 " "Elaborating entity \"sha_1\" for hierarchy \"sha_1:inst_0\"" {  } { { "state_machine_toplevel_framework.sv" "inst_0" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/state_machine_toplevel_framework.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560171575895 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "myHash sha_1.sv(212) " "Verilog HDL warning at sha_1.sv(212): object myHash used but never assigned" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 212 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1560171575936 "|state_machine_toplevel_framework|sha_1:inst_0"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "sha_1.sv(178) " "Verilog HDL Case Statement warning at sha_1.sv(178): can't check case statement for completeness because the case expression has too many possible states" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 178 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1560171575936 "|state_machine_toplevel_framework|sha_1:inst_0"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "temp_hash sha_1.sv(199) " "Verilog HDL Function Declaration warning at sha_1.sv(199): variable \"temp_hash\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 199 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1560171575936 "|state_machine_toplevel_framework|sha_1:inst_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SHA_Kernel.temp_hash 0 sha_1.sv(170) " "Net \"SHA_Kernel.temp_hash\" at sha_1.sv(170) has no driver or initial value, using a default initial value '0'" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 170 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1560171575936 "|state_machine_toplevel_framework|sha_1:inst_0"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "sha_1:inst_0\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"sha_1:inst_0\|Mod0\"" {  } { { "sha_1.sv" "Mod0" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560171587322 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560171587322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sha_1:inst_0\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"sha_1:inst_0\|lpm_divide:Mod0\"" {  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560171587400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sha_1:inst_0\|lpm_divide:Mod0 " "Instantiated megafunction \"sha_1:inst_0\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560171587400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560171587400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560171587400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560171587400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560171587400 ""}  } { { "sha_1.sv" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/sha_1.sv" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560171587400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fho " "Found entity 1: lpm_divide_fho" {  } { { "db/lpm_divide_fho.tdf" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/db/lpm_divide_fho.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171587450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171587450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_lbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_lbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_lbg " "Found entity 1: abs_divider_lbg" {  } { { "db/abs_divider_lbg.tdf" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/db/abs_divider_lbg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171587474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171587474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/db/alt_u_div_qve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171587521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171587521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_ln9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_ln9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_ln9 " "Found entity 1: lpm_abs_ln9" {  } { { "db/lpm_abs_ln9.tdf" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/db/lpm_abs_ln9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171587600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171587600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "D:/HDA/2_sem/1_ComplexDigitalArchitecture/Assignment/Quartus_Project/db/lpm_abs_4p9.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560171587622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560171587622 ""}
