--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml FIFO_arch.twx FIFO_arch.ncd -o FIFO_arch.twr FIFO_arch.pcf

Design file:              FIFO_arch.ncd
Physical constraint file: FIFO_arch.pcf
Device,package,speed:     xc3s250e,pq208,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
data_in<0>  |    1.862(R)|    1.180(R)|clk_BUFGP         |   0.000|
data_in<1>  |    1.394(R)|    1.354(R)|clk_BUFGP         |   0.000|
data_in<2>  |    3.090(R)|    0.381(R)|clk_BUFGP         |   0.000|
data_in<3>  |    1.827(R)|    0.706(R)|clk_BUFGP         |   0.000|
data_in<4>  |    2.600(R)|    0.142(R)|clk_BUFGP         |   0.000|
data_in<5>  |    2.189(R)|    0.922(R)|clk_BUFGP         |   0.000|
data_in<6>  |    2.774(R)|    0.706(R)|clk_BUFGP         |   0.000|
data_in<7>  |    1.768(R)|    0.726(R)|clk_BUFGP         |   0.000|
rd_en       |    9.364(R)|   -0.533(R)|clk_BUFGP         |   0.000|
wr_en       |    9.089(R)|    0.628(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |    7.837(R)|clk_BUFGP         |   0.000|
data_out<1> |    7.809(R)|clk_BUFGP         |   0.000|
data_out<2> |    7.915(R)|clk_BUFGP         |   0.000|
data_out<3> |    8.199(R)|clk_BUFGP         |   0.000|
data_out<4> |    8.321(R)|clk_BUFGP         |   0.000|
data_out<5> |    7.913(R)|clk_BUFGP         |   0.000|
data_out<6> |    8.441(R)|clk_BUFGP         |   0.000|
data_out<7> |    8.312(R)|clk_BUFGP         |   0.000|
fifo_empty  |    8.215(R)|clk_BUFGP         |   0.000|
fifo_full   |    8.387(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.022|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 11 07:39:55 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 139 MB



