/*
 * ADXL362.h
 *
 *  Created on: Oct 19, 2013
 *      Author: PixnBits
 */

#ifndef ADXL362_H_
#define ADXL362_H_

/** ADXL362 Commands ***************************************************/

// page 19 of datasheet
#define ADXL362_COMMAND_WRITE_REGISTER	0x0A
#define ADXL362_COMMAND_READ_REGISTER	0x0B
#define ADXL362_COMMAND_READ_FIFO		0x0D


/** ADXL362 Registers **************************************************/

// page 23
#define ADXL362_REGISTER_DEVID_AD		0x00
#define ADXL362_REGISTER_DEVID_MST		0x01
#define ADXL362_REGISTER_PARTID			0x02
#define ADXL362_REGISTER_REVID			0x03
#define ADXL362_REGISTER_XDATA			0x08
#define ADXL362_REGISTER_YDATA			0x09
#define ADXL362_REGISTER_ZDATA			0x0A
#define ADXL362_REGISTER_STATUS			0x0B
#define ADXL362_REGISTER_FIFO_ENTRIES_L	0x0C
#define ADXL362_REGISTER_FIFO_ENTRIES_H	0x0D
#define ADXL362_REGISTER_XDATA_L		0x0E
#define ADXL362_REGISTER_XDATA_H		0x0F
#define ADXL362_REGISTER_YDATA_L		0x10
#define ADXL362_REGISTER_YDATA_H		0x11
#define ADXL362_REGISTER_ZDATA_L		0x12
#define ADXL362_REGISTER_ZDATA_H		0x13
#define ADXL362_REGISTER_TEMP_L			0x14
#define ADXL362_REGISTER_TEMP_H			0x15
// reserved
#define ADXL362_REGISTER_SOFT_RESET		0x1F
#define ADXL362_REGISTER_THRESH_ACT_L	0x20
#define ADXL362_REGISTER_THRESH_ACT_H	0x21
#define ADXL362_REGISTER_TIME_ACT		0x22
#define ADXL362_REGISTER_THRESH_INACT_L	0x23
#define ADXL362_REGISTER_THRESH_INACT_H	0x24
#define ADXL362_REGISTER_TIME_INACT_L	0x25
#define ADXL362_REGISTER_TIME_INACT_H	0x26
#define ADXL362_REGISTER_ACT_INACT_CTL	0x27
#define ADXL362_REGISTER_FIFO_CONTROL	0x28
#define ADXL362_REGISTER_FIFO_SAMPLES	0x29
#define ADXL362_REGISTER_INTMAP1		0x2A
#define ADXL362_REGISTER_INTMAP2		0x2B
#define ADXL362_REGISTER_FILTER_CTL		0x2C
#define ADXL362_REGISTER_POWER_CTL		0x2D
#define ADXL362_REGISTER_SELF_TEST		0x2E
// 0x2F - 0x3F are reserved for factory use




/** ADXL362 Register Bit Masks *****************************************/

#define ADXL362_REGISTER_MASK_STATUS_ERR_USER_REGS		(1<<7)
#define ADXL362_REGISTER_MASK_STATUS_AWAKE				(1<<6)
#define ADXL362_REGISTER_MASK_STATUS_INACT				(1<<5)
#define ADXL362_REGISTER_MASK_STATUS_ACT				(1<<4)
#define ADXL362_REGISTER_MASK_STATUS_FIFO_OVERRUN		(1<<3)
#define ADXL362_REGISTER_MASK_STATUS_FIFO_WATERMARK		(1<<2)
#define ADXL362_REGISTER_MASK_STATUS_FIFO_READY			(1<<1)
#define ADXL362_REGISTER_MASK_STATUS_DATA_READY			(1<<0)

#define ADXL362_REGISTER_MASK_FIFO_ENTRIES_H			0x03 // 00000011_b

#define ADXL362_REGISTER_MASK_XDATA_H					0x0F // 00001111_b

#define ADXL362_REGISTER_MASK_YDATA_H					0x0F // 00001111_b

#define ADXL362_REGISTER_MASK_ZDATA_H					0x0F // 00001111_b

#define ADXL362_REGISTER_MASK_TEMP_H					0x0F // 00001111_b

#define ADXL362_REGISTER_MASK_THRESH_ACT_H				0x07 // 00000111_b

#define ADXL362_REGISTER_MASK_THRESH_INACT_H			0x07 // 00000111_b

#define ADXL362_REGISTER_MASK_ACT_INACT_CTL_RES			0xC0 // 110000_b
#define ADXL362_REGISTER_MASK_ACT_INACT_CTL_LINKLOOP	0x30 // 001100_b
#define ADXL362_REGISTER_MASK_ACT_INACT_CTL_INACT_REF	(1<<3)
#define ADXL362_REGISTER_MASK_ACT_INACT_CTL_INACT_EN	(1<<2)
#define ADXL362_REGISTER_MASK_ACT_INACT_CTL_ACT_REF		(1<<1)
#define ADXL362_REGISTER_MASK_ACT_INACT_CTL_ACT_EN		(1<<0)

#define ADXL362_REGISTER_MASK_FIFO_CONTROL_AH			(1<<3)
#define ADXL362_REGISTER_MASK_FIFO_CONTROL_FIFO_TEMP	(1<<2)
#define ADXL362_REGISTER_MASK_FIFO_CONTROL_FIFO_MODE	0x03 // 0000011_b

#define ADXL362_REGISTER_MASK_INTMAP_INT_LOW			(1<<7)
#define ADXL362_REGISTER_MASK_INTMAP_AWAKE				(1<<6)
#define ADXL362_REGISTER_MASK_INTMAP_INACT				(1<<5)
#define ADXL362_REGISTER_MASK_INTMAP_ACT				(1<<4)
#define ADXL362_REGISTER_MASK_INTMAP_FIFO_OVERRUN		(1<<3)
#define ADXL362_REGISTER_MASK_INTMAP_FIFO_WATERMARK		(1<<2)
#define ADXL362_REGISTER_MASK_INTMAP_FIFO_READY			(1<<1)
#define ADXL362_REGISTER_MASK_INTMAP_DATA_READY			(1<<0)

#define ADXL362_REGISTER_MASK_FILTER_CTL_RANGE			0xC0 // 11000000_b
#define ADXL362_REGISTER_MASK_FILTER_CTL_RES			(1<<5)
#define ADXL362_REGISTER_MASK_FILTER_CTL_HALF_BW		(1<<4)
#define ADXL362_REGISTER_MASK_FILTER_CTL_EXT_SAMPLE		(1<<3)
#define ADXL362_REGISTER_MASK_FILTER_CTL_ODR			0x05 // 00000111_b

#define ADXL362_REGISTER_MASK_POWER_CTL_RES				(1<<7)
#define ADXL362_REGISTER_MASK_POWER_CTL_EXT_CLK			(1<<6)
#define ADXL362_REGISTER_MASK_POWER_CTL_LOW_NOISE		0x30 // 00110000_b
#define ADXL362_REGISTER_MASK_POWER_CTL_WAKEUP			(1<<3)
#define ADXL362_REGISTER_MASK_POWER_CTL_AUTOSLEEP		(1<<2)
#define ADXL362_REGISTER_MASK_POWER_CTL_MEASURE			0x03 // 0000011_b




/** ADXL362 Register Commands ******************************************/
#define ADXL362_REGISTER_SOFT_RESET_COMMAND_RESET		0x52




#endif /* ADXL362_H_ */
