[10/08 14:44:24      0s] 
[10/08 14:44:24      0s] Cadence Innovus(TM) Implementation System.
[10/08 14:44:24      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/08 14:44:24      0s] 
[10/08 14:44:24      0s] Version:	v20.14-s095_1, built Mon Apr 19 14:41:42 PDT 2021
[10/08 14:44:24      0s] Options:	
[10/08 14:44:24      0s] Date:		Wed Oct  8 14:44:24 2025
[10/08 14:44:24      0s] Host:		cad28 (x86_64 w/Linux 3.10.0-1160.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
[10/08 14:44:24      0s] OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)
[10/08 14:44:24      0s] 
[10/08 14:44:24      0s] License:
[10/08 14:44:24      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[10/08 14:44:24      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/08 14:44:36      9s] @(#)CDS: Innovus v20.14-s095_1 (64bit) 04/19/2021 14:41 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/08 14:44:36      9s] @(#)CDS: NanoRoute 20.14-s095_1 NR210411-1939/20_14-UB (database version 18.20.547) {superthreading v2.13}
[10/08 14:44:36      9s] @(#)CDS: AAE 20.14-s018 (64bit) 04/19/2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/08 14:44:36      9s] @(#)CDS: CTE 20.14-s027_1 () Apr 13 2021 21:29:07 ( )
[10/08 14:44:36      9s] @(#)CDS: SYNTECH 20.14-s017_1 () Mar 25 2021 13:07:27 ( )
[10/08 14:44:36      9s] @(#)CDS: CPE v20.14-s080
[10/08 14:44:36      9s] @(#)CDS: IQuantus/TQuantus 20.1.1-s460 (64bit) Fri Mar 5 18:46:16 PST 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/08 14:44:36      9s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[10/08 14:44:36      9s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[10/08 14:44:36      9s] @(#)CDS: RCDB 11.15.0
[10/08 14:44:36      9s] @(#)CDS: STYLUS 20.10-p026_1 (03/12/2021 08:04 PST)
[10/08 14:44:36      9s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA.

[10/08 14:44:36      9s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[10/08 14:44:38     10s] 
[10/08 14:44:38     10s] **INFO:  MMMC transition support version v31-84 
[10/08 14:44:38     10s] 
[10/08 14:44:38     10s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/08 14:44:38     10s] <CMD> suppressMessage ENCEXT-2799
[10/08 14:44:38     10s] <CMD> getVersion
[10/08 14:44:38     10s] <CMD> getVersion
[10/08 14:44:38     10s] <CMD> getVersion
[10/08 14:44:38     10s] [INFO] Loading PVS 20.11 fill procedures
[10/08 14:44:39     10s] <CMD> win
[10/08 14:55:33     91s] **ERROR: (IMPSYT-16087):	Specify the name of Delay Corner.
[10/08 14:58:47    123s] <CMD> set init_gnd_net VSS
[10/08 14:58:47    123s] <CMD> set init_lef_file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef
[10/08 14:58:47    123s] <CMD> set init_design_settop 0
[10/08 14:58:47    123s] <CMD> set init_verilog priority_netlist.v
[10/08 14:58:47    123s] <CMD> set init_mmmc_file Default.view
[10/08 14:58:47    123s] <CMD> set init_pwr_net VDD
[10/08 14:58:47    123s] <CMD> init_design
[10/08 14:58:47    123s] #% Begin Load MMMC data ... (date=10/08 14:58:47, mem=680.6M)
[10/08 14:58:47    123s] #% End Load MMMC data ... (date=10/08 14:58:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=680.8M, current mem=680.8M)
[10/08 14:58:47    123s] 
[10/08 14:58:47    123s] Loading LEF file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[10/08 14:58:47    123s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POv', 
[10/08 14:58:47    123s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
[10/08 14:58:47    123s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
[10/08 14:58:47    123s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
[10/08 14:58:47    123s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
[10/08 14:58:47    123s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 
[10/08 14:58:47    123s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
[10/08 14:58:47    123s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFFc', 
[10/08 14:58:47    123s] **WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLYc', 
[10/08 14:58:47    123s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[10/08 14:58:47    123s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[10/08 14:58:47    123s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[10/08 14:58:47    123s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[10/08 14:58:47    123s] Set DBUPerIGU to M2 pitch 580.
[10/08 14:58:47    123s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[10/08 14:58:47    123s] Type 'man IMPLF-200' for more detail.
[10/08 14:58:47    123s] 
[10/08 14:58:47    123s] viaInitial starts at Wed Oct  8 14:58:47 2025
viaInitial ends at Wed Oct  8 14:58:47 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

[10/08 14:58:47    123s] Loading view definition file from Default.view
[10/08 14:58:47    123s] Reading fast timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[10/08 14:58:48    123s] Read 479 cells in library 'fast' 
[10/08 14:58:48    123s] Reading slow timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[10/08 14:58:48    124s] Read 479 cells in library 'slow' 
[10/08 14:58:48    124s] Ending "PreSetAnalysisView" (total cpu=0:00:00.7, real=0:00:01.0, peak res=758.4M, current mem=700.0M)
[10/08 14:58:48    124s] *** End library_loading (cpu=0.01min, real=0.02min, mem=13.0M, fe_cpu=2.07min, fe_real=14.40min, fe_mem=802.7M) ***
[10/08 14:58:48    124s] #% Begin Load netlist data ... (date=10/08 14:58:48, mem=700.0M)
[10/08 14:58:48    124s] *** Begin netlist parsing (mem=802.7M) ***
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[10/08 14:58:48    124s] Type 'man IMPVL-159' for more detail.
[10/08 14:58:48    124s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[10/08 14:58:48    124s] To increase the message display limit, refer to the product command reference manual.
[10/08 14:58:48    124s] Created 479 new cells from 2 timing libraries.
[10/08 14:58:48    124s] Reading netlist ...
[10/08 14:58:48    124s] Backslashed names will retain backslash and a trailing blank character.
[10/08 14:58:48    124s] Reading verilog netlist 'priority_netlist.v'
[10/08 14:58:48    124s] 
[10/08 14:58:48    124s] *** Memory Usage v#1 (Current mem = 802.680M, initial mem = 284.301M) ***
[10/08 14:58:48    124s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=802.7M) ***
[10/08 14:58:48    124s] #% End Load netlist data ... (date=10/08 14:58:48, total cpu=0:00:00.0, real=0:00:00.0, peak res=709.3M, current mem=709.3M)
[10/08 14:58:48    124s] Top level cell is pe64_if_else.
[10/08 14:58:48    124s] Hooked 958 DB cells to tlib cells.
[10/08 14:58:48    124s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=722.3M, current mem=722.3M)
[10/08 14:58:48    124s] Starting recursive module instantiation check.
[10/08 14:58:48    124s] No recursion found.
[10/08 14:58:48    124s] Building hierarchical netlist for Cell pe64_if_else ...
[10/08 14:58:48    124s] *** Netlist is unique.
[10/08 14:58:48    124s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[10/08 14:58:48    124s] ** info: there are 967 modules.
[10/08 14:58:48    124s] ** info: there are 139 stdCell insts.
[10/08 14:58:48    124s] 
[10/08 14:58:48    124s] *** Memory Usage v#1 (Current mem = 849.105M, initial mem = 284.301M) ***
[10/08 14:58:48    124s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/08 14:58:48    124s] Type 'man IMPFP-3961' for more detail.
[10/08 14:58:48    124s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/08 14:58:48    124s] Type 'man IMPFP-3961' for more detail.
[10/08 14:58:48    124s] Horizontal Layer M1 offset = 290 (derived)
[10/08 14:58:48    124s] Vertical Layer M2 offset = 290 (derived)
[10/08 14:58:48    124s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[10/08 14:58:48    124s] Set Default Net Delay as 1000 ps.
[10/08 14:58:48    124s] Set Default Net Load as 0.5 pF. 
[10/08 14:58:48    124s] Set Default Input Pin Transition as 0.1 ps.
[10/08 14:58:48    124s] Extraction setup Started 
[10/08 14:58:48    124s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[10/08 14:58:48    124s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[10/08 14:58:48    124s] __QRC_SADV_USE_LE__ is set 0
[10/08 14:58:49    124s] Metal Layer Id 1 is Metal1 
[10/08 14:58:49    124s] Metal Layer Id 2 is Metal2 
[10/08 14:58:49    124s] Metal Layer Id 3 is Metal3 
[10/08 14:58:49    124s] Metal Layer Id 4 is Metal4 
[10/08 14:58:49    124s] Metal Layer Id 5 is Metal5 
[10/08 14:58:49    124s] Metal Layer Id 6 is Metal6 
[10/08 14:58:49    124s] Metal Layer Id 7 is Metal7 
[10/08 14:58:49    124s] Metal Layer Id 8 is Metal8 
[10/08 14:58:49    124s] Metal Layer Id 9 is Metal9 
[10/08 14:58:49    124s] Via Layer Id 33 is Cont 
[10/08 14:58:49    124s] Via Layer Id 34 is Via1 
[10/08 14:58:49    124s] Via Layer Id 35 is Via2 
[10/08 14:58:49    124s] Via Layer Id 36 is Via3 
[10/08 14:58:49    124s] Via Layer Id 37 is Via4 
[10/08 14:58:49    124s] Via Layer Id 38 is Via5 
[10/08 14:58:49    124s] Via Layer Id 39 is Via6 
[10/08 14:58:49    124s] Via Layer Id 40 is Via7 
[10/08 14:58:49    124s] Via Layer Id 41 is Via8 
[10/08 14:58:49    124s] Generating auto layer map file.
[10/08 14:58:49    124s]  lef metal Layer Id 1 mapped to tech Id 4 of Layer metal_1 
[10/08 14:58:49    124s]  lef via Layer Id 1 mapped to tech Id 5 of Layer via_1 
[10/08 14:58:49    124s]  lef metal Layer Id 2 mapped to tech Id 6 of Layer metal_2 
[10/08 14:58:49    124s]  lef via Layer Id 2 mapped to tech Id 7 of Layer via_2 
[10/08 14:58:49    124s]  lef metal Layer Id 3 mapped to tech Id 8 of Layer metal_3 
[10/08 14:58:49    124s]  lef via Layer Id 3 mapped to tech Id 9 of Layer via_3 
[10/08 14:58:49    124s]  lef metal Layer Id 4 mapped to tech Id 10 of Layer metal_4 
[10/08 14:58:49    124s]  lef via Layer Id 4 mapped to tech Id 11 of Layer via_4 
[10/08 14:58:49    124s]  lef metal Layer Id 5 mapped to tech Id 12 of Layer metal_5 
[10/08 14:58:49    124s]  lef via Layer Id 5 mapped to tech Id 13 of Layer via_5 
[10/08 14:58:49    124s]  lef metal Layer Id 6 mapped to tech Id 14 of Layer metal_6 
[10/08 14:58:49    124s]  lef via Layer Id 6 mapped to tech Id 15 of Layer via_6 
[10/08 14:58:49    124s]  lef metal Layer Id 7 mapped to tech Id 16 of Layer metal_7 
[10/08 14:58:49    124s]  lef via Layer Id 7 mapped to tech Id 17 of Layer via_7 
[10/08 14:58:49    124s]  lef metal Layer Id 8 mapped to tech Id 18 of Layer metal_8 
[10/08 14:58:49    124s]  lef via Layer Id 8 mapped to tech Id 19 of Layer via_8 
[10/08 14:58:49    124s]  lef metal Layer Id 9 mapped to tech Id 20 of Layer metal_9 
[10/08 14:58:49    124s] Metal Layer Id 1 mapped to 4 
[10/08 14:58:49    124s] Via Layer Id 1 mapped to 5 
[10/08 14:58:49    124s] Metal Layer Id 2 mapped to 6 
[10/08 14:58:49    124s] Via Layer Id 2 mapped to 7 
[10/08 14:58:49    124s] Metal Layer Id 3 mapped to 8 
[10/08 14:58:49    124s] Via Layer Id 3 mapped to 9 
[10/08 14:58:49    124s] Metal Layer Id 4 mapped to 10 
[10/08 14:58:49    124s] Via Layer Id 4 mapped to 11 
[10/08 14:58:49    124s] Metal Layer Id 5 mapped to 12 
[10/08 14:58:49    124s] Via Layer Id 5 mapped to 13 
[10/08 14:58:49    124s] Metal Layer Id 6 mapped to 14 
[10/08 14:58:49    124s] Via Layer Id 6 mapped to 15 
[10/08 14:58:49    124s] Metal Layer Id 7 mapped to 16 
[10/08 14:58:49    124s] Via Layer Id 7 mapped to 17 
[10/08 14:58:49    124s] Metal Layer Id 8 mapped to 18 
[10/08 14:58:49    124s] Via Layer Id 8 mapped to 19 
[10/08 14:58:49    124s] Metal Layer Id 9 mapped to 20 
[10/08 14:58:49    124s] eee: pegPreRouteEnableSaveRestoreRCPatterns:1, retVal:1, doesAnyTechFileNeedExtraction1
[10/08 14:58:49    124s] eee: Reading patterns meta data.
[10/08 14:58:49    124s] eee: PatternAvail:0, PreRoutePatternReadFailed:1
[10/08 14:58:49    124s] Restore PreRoute Pattern Extraction data failed.
[10/08 14:58:49    124s] Importing multi-corner technology file(s) for preRoute extraction...
[10/08 14:58:49    124s] ../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch
[10/08 14:58:49    125s] Metal Layer Id 1 is Metal1 
[10/08 14:58:49    125s] Metal Layer Id 2 is Metal2 
[10/08 14:58:49    125s] Metal Layer Id 3 is Metal3 
[10/08 14:58:49    125s] Metal Layer Id 4 is Metal4 
[10/08 14:58:49    125s] Metal Layer Id 5 is Metal5 
[10/08 14:58:49    125s] Metal Layer Id 6 is Metal6 
[10/08 14:58:49    125s] Metal Layer Id 7 is Metal7 
[10/08 14:58:49    125s] Metal Layer Id 8 is Metal8 
[10/08 14:58:49    125s] Metal Layer Id 9 is Metal9 
[10/08 14:58:49    125s] Via Layer Id 33 is Cont 
[10/08 14:58:49    125s] Via Layer Id 34 is Via1 
[10/08 14:58:49    125s] Via Layer Id 35 is Via2 
[10/08 14:58:49    125s] Via Layer Id 36 is Via3 
[10/08 14:58:49    125s] Via Layer Id 37 is Via4 
[10/08 14:58:49    125s] Via Layer Id 38 is Via5 
[10/08 14:58:49    125s] Via Layer Id 39 is Via6 
[10/08 14:58:49    125s] Via Layer Id 40 is Via7 
[10/08 14:58:49    125s] Via Layer Id 41 is Via8 
[10/08 14:58:49    125s] Generating auto layer map file.
[10/08 14:58:49    125s]  lef metal Layer Id 1 mapped to tech Id 4 of Layer metal_1 
[10/08 14:58:49    125s]  lef via Layer Id 1 mapped to tech Id 5 of Layer via_1 
[10/08 14:58:49    125s]  lef metal Layer Id 2 mapped to tech Id 6 of Layer metal_2 
[10/08 14:58:49    125s]  lef via Layer Id 2 mapped to tech Id 7 of Layer via_2 
[10/08 14:58:49    125s]  lef metal Layer Id 3 mapped to tech Id 8 of Layer metal_3 
[10/08 14:58:49    125s]  lef via Layer Id 3 mapped to tech Id 9 of Layer via_3 
[10/08 14:58:49    125s]  lef metal Layer Id 4 mapped to tech Id 10 of Layer metal_4 
[10/08 14:58:49    125s]  lef via Layer Id 4 mapped to tech Id 11 of Layer via_4 
[10/08 14:58:49    125s]  lef metal Layer Id 5 mapped to tech Id 12 of Layer metal_5 
[10/08 14:58:49    125s]  lef via Layer Id 5 mapped to tech Id 13 of Layer via_5 
[10/08 14:58:49    125s]  lef metal Layer Id 6 mapped to tech Id 14 of Layer metal_6 
[10/08 14:58:49    125s]  lef via Layer Id 6 mapped to tech Id 15 of Layer via_6 
[10/08 14:58:49    125s]  lef metal Layer Id 7 mapped to tech Id 16 of Layer metal_7 
[10/08 14:58:49    125s]  lef via Layer Id 7 mapped to tech Id 17 of Layer via_7 
[10/08 14:58:49    125s]  lef metal Layer Id 8 mapped to tech Id 18 of Layer metal_8 
[10/08 14:58:49    125s]  lef via Layer Id 8 mapped to tech Id 19 of Layer via_8 
[10/08 14:58:49    125s]  lef metal Layer Id 9 mapped to tech Id 20 of Layer metal_9 
[10/08 14:58:49    125s] Metal Layer Id 1 mapped to 4 
[10/08 14:58:49    125s] Via Layer Id 1 mapped to 5 
[10/08 14:58:49    125s] Metal Layer Id 2 mapped to 6 
[10/08 14:58:49    125s] Via Layer Id 2 mapped to 7 
[10/08 14:58:49    125s] Metal Layer Id 3 mapped to 8 
[10/08 14:58:49    125s] Via Layer Id 3 mapped to 9 
[10/08 14:58:49    125s] Metal Layer Id 4 mapped to 10 
[10/08 14:58:49    125s] Via Layer Id 4 mapped to 11 
[10/08 14:58:49    125s] Metal Layer Id 5 mapped to 12 
[10/08 14:58:49    125s] Via Layer Id 5 mapped to 13 
[10/08 14:58:49    125s] Metal Layer Id 6 mapped to 14 
[10/08 14:58:49    125s] Via Layer Id 6 mapped to 15 
[10/08 14:58:49    125s] Metal Layer Id 7 mapped to 16 
[10/08 14:58:49    125s] Via Layer Id 7 mapped to 17 
[10/08 14:58:49    125s] Metal Layer Id 8 mapped to 18 
[10/08 14:58:49    125s] Via Layer Id 8 mapped to 19 
[10/08 14:58:49    125s] Metal Layer Id 9 mapped to 20 
[10/08 14:58:51    126s] Completed (cpu: 0:00:02.4 real: 0:00:03.0)
[10/08 14:58:51    126s] Set Shrink Factor to 1.00000
[10/08 14:58:51    126s] Summary of Active RC-Corners : 
[10/08 14:58:51    126s]  
[10/08 14:58:51    126s]  Analysis View: bc
[10/08 14:58:51    126s]     RC-Corner Name        : Rc
[10/08 14:58:51    126s]     RC-Corner Index       : 0
[10/08 14:58:51    126s]     RC-Corner Temperature : 25 Celsius
[10/08 14:58:51    126s]     RC-Corner Cap Table   : ''
[10/08 14:58:51    126s]     RC-Corner PreRoute Res Factor         : 1
[10/08 14:58:51    126s]     RC-Corner PreRoute Cap Factor         : 1
[10/08 14:58:51    126s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/08 14:58:51    126s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/08 14:58:51    126s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/08 14:58:51    126s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/08 14:58:51    126s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/08 14:58:51    126s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/08 14:58:51    126s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/08 14:58:51    126s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[10/08 14:58:51    126s]  
[10/08 14:58:51    126s]  Analysis View: wc
[10/08 14:58:51    126s]     RC-Corner Name        : Rc
[10/08 14:58:51    126s]     RC-Corner Index       : 0
[10/08 14:58:51    126s]     RC-Corner Temperature : 25 Celsius
[10/08 14:58:51    126s]     RC-Corner Cap Table   : ''
[10/08 14:58:51    126s]     RC-Corner PreRoute Res Factor         : 1
[10/08 14:58:51    126s]     RC-Corner PreRoute Cap Factor         : 1
[10/08 14:58:51    126s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[10/08 14:58:51    126s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[10/08 14:58:51    126s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[10/08 14:58:51    126s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[10/08 14:58:51    126s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[10/08 14:58:51    126s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[10/08 14:58:51    126s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[10/08 14:58:51    126s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[10/08 14:58:51    126s] LayerId::1 widthSet size::1
[10/08 14:58:51    126s] LayerId::2 widthSet size::1
[10/08 14:58:51    126s] LayerId::3 widthSet size::1
[10/08 14:58:51    126s] LayerId::4 widthSet size::1
[10/08 14:58:51    126s] LayerId::5 widthSet size::1
[10/08 14:58:51    126s] LayerId::6 widthSet size::1
[10/08 14:58:51    126s] LayerId::7 widthSet size::1
[10/08 14:58:51    126s] LayerId::8 widthSet size::1
[10/08 14:58:51    126s] LayerId::9 widthSet size::1
[10/08 14:58:51    126s] Updating RC grid for preRoute extraction ...
[10/08 14:58:51    126s] eee: pegSigSF::1.070000
[10/08 14:58:51    126s] Initializing multi-corner resistance tables ...
[10/08 14:58:51    126s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 14:58:51    126s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 14:58:51    126s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 14:58:51    126s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 14:58:51    126s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 14:58:51    126s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 14:58:51    126s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 14:58:51    126s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 14:58:51    126s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 14:58:51    126s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 14:58:51    126s] {RT Rc 0 9 9 {8 0} 1}
[10/08 14:58:51    126s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[10/08 14:58:51    126s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[10/08 14:58:51    126s] *Info: initialize multi-corner CTS.
[10/08 14:58:51    126s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=955.9M, current mem=775.6M)
[10/08 14:58:51    126s] Reading timing constraints file 'priority_output.sdc' ...
[10/08 14:58:51    126s] Current (total cpu=0:02:07, real=0:14:27, peak res=1007.9M, current mem=1007.9M)
[10/08 14:58:51    126s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File priority_output.sdc, Line 9).
[10/08 14:58:51    126s] 
[10/08 14:58:51    126s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File priority_output.sdc, Line 10).
[10/08 14:58:51    126s] 
[10/08 14:58:51    126s] INFO (CTE): Reading of timing constraints file priority_output.sdc completed, with 2 WARNING
[10/08 14:58:51    126s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1038.1M, current mem=1038.1M)
[10/08 14:58:51    126s] Current (total cpu=0:02:07, real=0:14:27, peak res=1038.1M, current mem=1038.1M)
[10/08 14:58:51    126s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/08 14:58:51    126s] 
[10/08 14:58:51    126s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[10/08 14:58:51    126s] Summary for sequential cells identification: 
[10/08 14:58:51    126s]   Identified SBFF number: 112
[10/08 14:58:51    126s]   Identified MBFF number: 0
[10/08 14:58:51    126s]   Identified SB Latch number: 0
[10/08 14:58:51    126s]   Identified MB Latch number: 0
[10/08 14:58:51    126s]   Not identified SBFF number: 8
[10/08 14:58:51    126s]   Not identified MBFF number: 0
[10/08 14:58:51    126s]   Not identified SB Latch number: 0
[10/08 14:58:51    126s]   Not identified MB Latch number: 0
[10/08 14:58:51    126s]   Number of sequential cells which are not FFs: 32
[10/08 14:58:51    126s] Total number of combinational cells: 317
[10/08 14:58:51    126s] Total number of sequential cells: 152
[10/08 14:58:51    126s] Total number of tristate cells: 10
[10/08 14:58:51    126s] Total number of level shifter cells: 0
[10/08 14:58:51    126s] Total number of power gating cells: 0
[10/08 14:58:51    126s] Total number of isolation cells: 0
[10/08 14:58:51    126s] Total number of power switch cells: 0
[10/08 14:58:51    126s] Total number of pulse generator cells: 0
[10/08 14:58:51    126s] Total number of always on buffers: 0
[10/08 14:58:51    126s] Total number of retention cells: 0
[10/08 14:58:51    126s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[10/08 14:58:51    126s] Total number of usable buffers: 16
[10/08 14:58:51    126s] List of unusable buffers:
[10/08 14:58:51    126s] Total number of unusable buffers: 0
[10/08 14:58:51    126s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[10/08 14:58:51    126s] Total number of usable inverters: 19
[10/08 14:58:51    126s] List of unusable inverters:
[10/08 14:58:51    126s] Total number of unusable inverters: 0
[10/08 14:58:51    126s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[10/08 14:58:51    126s] Total number of identified usable delay cells: 8
[10/08 14:58:51    126s] List of identified unusable delay cells:
[10/08 14:58:51    126s] Total number of identified unusable delay cells: 0
[10/08 14:58:51    126s] 
[10/08 14:58:51    126s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[10/08 14:58:51    126s] 
[10/08 14:58:51    126s] TimeStamp Deleting Cell Server Begin ...
[10/08 14:58:51    126s] 
[10/08 14:58:51    126s] TimeStamp Deleting Cell Server End ...
[10/08 14:58:51    126s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1047.3M, current mem=1047.3M)
[10/08 14:58:51    126s] 
[10/08 14:58:51    126s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/08 14:58:51    126s] Summary for sequential cells identification: 
[10/08 14:58:51    126s]   Identified SBFF number: 112
[10/08 14:58:51    126s]   Identified MBFF number: 0
[10/08 14:58:51    126s]   Identified SB Latch number: 0
[10/08 14:58:51    126s]   Identified MB Latch number: 0
[10/08 14:58:51    126s]   Not identified SBFF number: 8
[10/08 14:58:51    126s]   Not identified MBFF number: 0
[10/08 14:58:51    126s]   Not identified SB Latch number: 0
[10/08 14:58:51    126s]   Not identified MB Latch number: 0
[10/08 14:58:51    126s]   Number of sequential cells which are not FFs: 32
[10/08 14:58:51    126s]  Visiting view : bc
[10/08 14:58:51    126s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[10/08 14:58:51    126s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[10/08 14:58:51    126s]  Visiting view : wc
[10/08 14:58:51    126s]    : PowerDomain = none : Weighted F : unweighted  = 36.20 (1.000) with rcCorner = 0
[10/08 14:58:51    126s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[10/08 14:58:51    126s] TLC MultiMap info (StdDelay):
[10/08 14:58:51    126s]   : max + slow + 1 + no RcCorner := 30.3ps
[10/08 14:58:51    126s]   : max + slow + 1 + Rc := 36.2ps
[10/08 14:58:51    126s]   : min + fast + 1 + no RcCorner := 9.9ps
[10/08 14:58:51    126s]   : min + fast + 1 + Rc := 12ps
[10/08 14:58:51    126s]  Setting StdDelay to: 12ps
[10/08 14:58:51    126s] 
[10/08 14:58:51    126s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/08 14:58:51    126s] 
[10/08 14:58:51    126s] *** Summary of all messages that are not suppressed in this session:
[10/08 14:58:51    126s] Severity  ID               Count  Summary                                  
[10/08 14:58:51    126s] WARNING   IMPLF-155            9  ViaRule only supports routing/cut layer,...
[10/08 14:58:51    126s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[10/08 14:58:51    126s] WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
[10/08 14:58:51    126s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[10/08 14:58:51    126s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[10/08 14:58:51    126s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[10/08 14:58:51    126s] *** Message Summary: 974 warning(s), 0 error(s)
[10/08 14:58:51    126s] 
[10/08 14:59:19    129s] <CMD> getIoFlowFlag
[10/08 15:04:50    160s] <CMD> setIoFlowFlag 0
[10/08 15:04:50    160s] <CMD> floorPlan -site gsclib090site -r 1 0.7 6 6 6 6
[10/08 15:04:50    160s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/08 15:04:50    160s] Type 'man IMPFP-3961' for more detail.
[10/08 15:04:50    160s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[10/08 15:04:50    160s] Type 'man IMPFP-3961' for more detail.
[10/08 15:04:50    160s] Horizontal Layer M1 offset = 290 (derived)
[10/08 15:04:50    160s] Vertical Layer M2 offset = 290 (derived)
[10/08 15:04:50    160s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[10/08 15:04:50    160s] <CMD> uiSetTool select
[10/08 15:04:50    160s] <CMD> getIoFlowFlag
[10/08 15:04:50    160s] <CMD> fit
[10/08 15:07:14    174s] <CMD> clearGlobalNets
[10/08 15:07:14    174s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[10/08 15:07:14    174s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[10/08 15:07:59    178s] <CMD> clearGlobalNets
[10/08 15:07:59    178s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[10/08 15:07:59    178s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[10/08 15:08:04    179s] <CMD> clearGlobalNets
[10/08 15:08:04    179s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[10/08 15:08:04    179s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[10/08 15:08:13    180s] <CMD> clearGlobalNets
[10/08 15:08:13    180s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {}
[10/08 15:08:13    180s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {}
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingOffset 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingThreshold 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingLayers {}
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingOffset 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingThreshold 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingLayers {}
[10/08 15:08:36    182s] <CMD> set sprCreateIeStripeWidth 10.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeStripeWidth 10.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingOffset 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingThreshold 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeRingLayers {}
[10/08 15:08:36    182s] <CMD> set sprCreateIeStripeWidth 10.0
[10/08 15:08:36    182s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/08 15:09:33    188s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[10/08 15:09:33    188s] The ring targets are set to core/block ring wires.
[10/08 15:09:33    188s] addRing command will consider rows while creating rings.
[10/08 15:09:33    188s] addRing command will disallow rings to go over rows.
[10/08 15:09:33    188s] addRing command will ignore shorts while creating rings.
[10/08 15:09:33    188s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[10/08 15:09:33    188s] 
[10/08 15:09:33    188s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1345.7M)
[10/08 15:09:33    188s] Ring generation is complete.
[10/08 15:09:33    188s] vias are now being generated.
[10/08 15:09:33    188s] addRing created 8 wires.
[10/08 15:09:33    188s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[10/08 15:09:33    188s] +--------+----------------+----------------+
[10/08 15:09:33    188s] |  Layer |     Created    |     Deleted    |
[10/08 15:09:33    188s] +--------+----------------+----------------+
[10/08 15:09:33    188s] | Metal8 |        4       |       NA       |
[10/08 15:09:33    188s] |  Via8  |        8       |        0       |
[10/08 15:09:33    188s] | Metal9 |        4       |       NA       |
[10/08 15:09:33    188s] +--------+----------------+----------------+
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingOffset 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingThreshold 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingLayers {}
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingOffset 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingThreshold 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingLayers {}
[10/08 15:09:42    189s] <CMD> set sprCreateIeStripeWidth 10.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeStripeWidth 10.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingOffset 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingThreshold 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingJogDistance 1.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeRingLayers {}
[10/08 15:09:42    189s] <CMD> set sprCreateIeStripeWidth 10.0
[10/08 15:09:42    189s] <CMD> set sprCreateIeStripeThreshold 1.0
[10/08 15:11:55    201s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/08 15:11:55    201s] addStripe will allow jog to connect padcore ring and block ring.
[10/08 15:11:55    201s] 
[10/08 15:11:55    201s] Stripes will stop at the boundary of the specified area.
[10/08 15:11:55    201s] When breaking rings, the power planner will consider the existence of blocks.
[10/08 15:11:55    201s] Stripes will not extend to closest target.
[10/08 15:11:55    201s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/08 15:11:55    201s] Stripes will not be created over regions without power planning wires.
[10/08 15:11:55    201s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/08 15:11:55    201s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/08 15:11:55    201s] Offset for stripe breaking is set to 0.
[10/08 15:11:55    201s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[10/08 15:11:55    201s] 
[10/08 15:11:55    201s] Initialize fgc environment(mem: 1350.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1350.8M)
[10/08 15:11:55    201s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1350.8M)
[10/08 15:11:55    201s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1350.8M)
[10/08 15:11:55    201s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1350.8M)
[10/08 15:11:55    201s] Starting stripe generation ...
[10/08 15:11:55    201s] Non-Default Mode Option Settings :
[10/08 15:11:55    201s]   NONE
[10/08 15:11:55    201s] Stripe generation is complete.
[10/08 15:11:55    201s] vias are now being generated.
[10/08 15:11:55    201s] addStripe created 6 wires.
[10/08 15:11:55    201s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[10/08 15:11:55    201s] +--------+----------------+----------------+
[10/08 15:11:55    201s] |  Layer |     Created    |     Deleted    |
[10/08 15:11:55    201s] +--------+----------------+----------------+
[10/08 15:11:55    201s] |  Via8  |       12       |        0       |
[10/08 15:11:55    201s] | Metal9 |        6       |       NA       |
[10/08 15:11:55    201s] +--------+----------------+----------------+
[10/08 15:12:29    205s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/08 15:12:29    205s] addStripe will allow jog to connect padcore ring and block ring.
[10/08 15:12:29    205s] 
[10/08 15:12:29    205s] Stripes will stop at the boundary of the specified area.
[10/08 15:12:29    205s] When breaking rings, the power planner will consider the existence of blocks.
[10/08 15:12:29    205s] Stripes will not extend to closest target.
[10/08 15:12:29    205s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/08 15:12:29    205s] Stripes will not be created over regions without power planning wires.
[10/08 15:12:29    205s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/08 15:12:29    205s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/08 15:12:29    205s] Offset for stripe breaking is set to 0.
[10/08 15:12:29    205s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[10/08 15:12:29    205s] 
[10/08 15:12:29    205s] Initialize fgc environment(mem: 1348.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.8M)
[10/08 15:12:29    205s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.8M)
[10/08 15:12:29    205s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.8M)
[10/08 15:12:29    205s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.8M)
[10/08 15:12:29    205s] Starting stripe generation ...
[10/08 15:12:29    205s] Non-Default Mode Option Settings :
[10/08 15:12:29    205s]   NONE
[10/08 15:12:29    205s] Stripe generation is complete.
[10/08 15:12:29    205s] vias are now being generated.
[10/08 15:12:29    205s] addStripe created 6 wires.
[10/08 15:12:29    205s] ViaGen created 30 vias, deleted 0 via to avoid violation.
[10/08 15:12:29    205s] +--------+----------------+----------------+
[10/08 15:12:29    205s] |  Layer |     Created    |     Deleted    |
[10/08 15:12:29    205s] +--------+----------------+----------------+
[10/08 15:12:29    205s] | Metal8 |        6       |       NA       |
[10/08 15:12:29    205s] |  Via8  |       30       |        0       |
[10/08 15:12:29    205s] +--------+----------------+----------------+
[10/08 15:12:56    208s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[10/08 15:12:56    208s] addStripe will allow jog to connect padcore ring and block ring.
[10/08 15:12:56    208s] 
[10/08 15:12:56    208s] Stripes will stop at the boundary of the specified area.
[10/08 15:12:56    208s] When breaking rings, the power planner will consider the existence of blocks.
[10/08 15:12:56    208s] Stripes will not extend to closest target.
[10/08 15:12:56    208s] The power planner will set stripe antenna targets to none (no trimming allowed).
[10/08 15:12:56    208s] Stripes will not be created over regions without power planning wires.
[10/08 15:12:56    208s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[10/08 15:12:56    208s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[10/08 15:12:56    208s] Offset for stripe breaking is set to 0.
[10/08 15:12:56    208s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[10/08 15:12:56    208s] 
[10/08 15:12:56    208s] Initialize fgc environment(mem: 1348.8M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.8M)
[10/08 15:12:56    208s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.8M)
[10/08 15:12:56    208s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.8M)
[10/08 15:12:56    208s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1348.8M)
[10/08 15:12:56    208s] Starting stripe generation ...
[10/08 15:12:56    208s] Non-Default Mode Option Settings :
[10/08 15:12:56    208s]   NONE
[10/08 15:12:56    208s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (6.990000, 3.295000) (6.990000, 37.595001) because same wire already exists.
[10/08 15:12:56    208s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (19.875000, 3.295000) (19.875000, 37.595001) because same wire already exists.
[10/08 15:12:56    208s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (32.759998, 3.295000) (32.759998, 37.595001) because same wire already exists.
[10/08 15:12:56    208s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (9.290000, 0.995000) (9.290000, 39.895000) because same wire already exists.
[10/08 15:12:56    208s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (22.174999, 0.995000) (22.174999, 39.895000) because same wire already exists.
[10/08 15:12:56    208s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (35.060001, 0.995000) (35.060001, 39.895000) because same wire already exists.
[10/08 15:12:56    208s] Stripe generation is complete.
[10/08 15:17:00    233s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[10/08 15:17:00    233s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[10/08 15:17:00    233s] *** Begin SPECIAL ROUTE on Wed Oct  8 15:17:00 2025 ***
[10/08 15:17:00    233s] SPECIAL ROUTE ran on directory: /home/iiitdmk/Desktop/un_scalable_project
[10/08 15:17:00    233s] SPECIAL ROUTE ran on machine: cad28 (Linux 3.10.0-1160.el7.x86_64 x86_64 4.35Ghz)
[10/08 15:17:00    233s] 
[10/08 15:17:00    233s] Begin option processing ...
[10/08 15:17:00    233s] srouteConnectPowerBump set to false
[10/08 15:17:00    233s] routeSelectNet set to "VDD VSS"
[10/08 15:17:00    233s] routeSpecial set to true
[10/08 15:17:00    233s] srouteBlockPin set to "useLef"
[10/08 15:17:00    233s] srouteBottomLayerLimit set to 1
[10/08 15:17:00    233s] srouteBottomTargetLayerLimit set to 1
[10/08 15:17:00    233s] srouteConnectConverterPin set to false
[10/08 15:17:00    233s] srouteCrossoverViaBottomLayer set to 1
[10/08 15:17:00    233s] srouteCrossoverViaTopLayer set to 9
[10/08 15:17:00    233s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[10/08 15:17:00    233s] srouteFollowCorePinEnd set to 3
[10/08 15:17:00    233s] srouteJogControl set to "preferWithChanges differentLayer"
[10/08 15:17:00    233s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[10/08 15:17:00    233s] sroutePadPinAllPorts set to true
[10/08 15:17:00    233s] sroutePreserveExistingRoutes set to true
[10/08 15:17:00    233s] srouteRoutePowerBarPortOnBothDir set to true
[10/08 15:17:00    233s] srouteStopBlockPin set to "nearestTarget"
[10/08 15:17:00    233s] srouteTopLayerLimit set to 9
[10/08 15:17:00    233s] srouteTopTargetLayerLimit set to 9
[10/08 15:17:00    233s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2466.00 megs.
[10/08 15:17:00    233s] 
[10/08 15:17:00    233s] Reading DB technology information...
[10/08 15:17:00    233s] Finished reading DB technology information.
[10/08 15:17:00    233s] Reading floorplan and netlist information...
[10/08 15:17:00    233s] Finished reading floorplan and netlist information.
[10/08 15:17:00    233s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[10/08 15:17:00    233s] Read in 19 layers, 9 routing layers, 1 overlap layer
[10/08 15:17:00    233s] Read in 2 nondefault rules, 0 used
[10/08 15:17:00    233s] Read in 487 macros, 32 used
[10/08 15:17:00    233s] Read in 31 components
[10/08 15:17:00    233s]   31 core components: 31 unplaced, 0 placed, 0 fixed
[10/08 15:17:00    233s] Read in 71 logical pins
[10/08 15:17:00    233s] Read in 71 nets
[10/08 15:17:00    233s] Read in 2 special nets, 2 routed
[10/08 15:17:00    233s] Read in 62 terminals
[10/08 15:17:00    233s] 2 nets selected.
[10/08 15:17:00    233s] 
[10/08 15:17:00    233s] Begin power routing ...
[10/08 15:17:00    233s] #create default rule from bind_ndr_rule rule=0x7f294809bbe0 0x7f2944258fc0
[10/08 15:17:00    233s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[10/08 15:17:00    233s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[10/08 15:17:00    233s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[10/08 15:17:00    233s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[10/08 15:17:00    233s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[10/08 15:17:00    233s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[10/08 15:17:00    233s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[10/08 15:17:00    233s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[10/08 15:17:00    233s] ### import design signature (1): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[10/08 15:17:00    233s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/08 15:17:00    233s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/08 15:17:00    233s] Type 'man IMPSR-1256' for more detail.
[10/08 15:17:00    233s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/08 15:17:00    233s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[10/08 15:17:00    233s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[10/08 15:17:00    233s] Type 'man IMPSR-1256' for more detail.
[10/08 15:17:00    233s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[10/08 15:17:00    233s] CPU time for FollowPin 0 seconds
[10/08 15:17:00    233s] CPU time for FollowPin 0 seconds
[10/08 15:17:00    233s]   Number of IO ports routed: 0
[10/08 15:17:00    233s]   Number of Block ports routed: 0
[10/08 15:17:00    233s]   Number of Stripe ports routed: 0
[10/08 15:17:00    233s]   Number of Core ports routed: 24
[10/08 15:17:00    233s]   Number of Pad ports routed: 0
[10/08 15:17:00    233s]   Number of Power Bump ports routed: 0
[10/08 15:17:00    233s]   Number of Followpin connections: 12
[10/08 15:17:00    233s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2502.00 megs.
[10/08 15:17:00    233s] 
[10/08 15:17:00    233s] 
[10/08 15:17:00    233s] 
[10/08 15:17:00    233s]  Begin updating DB with routing results ...
[10/08 15:17:00    233s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[10/08 15:17:00    233s] Pin and blockage extraction finished
[10/08 15:17:00    233s] 
[10/08 15:17:00    233s] sroute created 36 wires.
[10/08 15:17:00    233s] ViaGen created 168 vias, deleted 0 via to avoid violation.
[10/08 15:17:00    233s] +--------+----------------+----------------+
[10/08 15:17:00    233s] |  Layer |     Created    |     Deleted    |
[10/08 15:17:00    233s] +--------+----------------+----------------+
[10/08 15:17:00    233s] | Metal1 |       36       |       NA       |
[10/08 15:17:00    233s] |  Via1  |       24       |        0       |
[10/08 15:17:00    233s] |  Via2  |       24       |        0       |
[10/08 15:17:00    233s] |  Via3  |       24       |        0       |
[10/08 15:17:00    233s] |  Via4  |       24       |        0       |
[10/08 15:17:00    233s] |  Via5  |       24       |        0       |
[10/08 15:17:00    233s] |  Via6  |       24       |        0       |
[10/08 15:17:00    233s] |  Via7  |       24       |        0       |
[10/08 15:17:00    233s] +--------+----------------+----------------+
[10/08 15:21:14    259s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[10/08 15:21:15    259s] <CMD> setEndCapMode -reset
[10/08 15:21:15    259s] <CMD> setEndCapMode -boundary_tap false
[10/08 15:21:15    259s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[10/08 15:21:15    259s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[10/08 15:21:15    259s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/08 15:21:15    259s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[10/08 15:21:15    259s] <CMD> setPlaceMode -reset
[10/08 15:21:15    259s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[10/08 15:21:16    259s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[10/08 15:21:16    259s] <CMD> setEndCapMode -reset
[10/08 15:21:16    259s] <CMD> setEndCapMode -boundary_tap false
[10/08 15:21:16    259s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X4 DLY4X1 DLY3X4 DLY3X1 DLY2X4 DLY2X1 DLY1X4 DLY1X1 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 INVXL INVX8 INVX6 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[10/08 15:21:18    260s] <CMD> setPlaceMode -fp false
[10/08 15:21:18    260s] <CMD> place_design
[10/08 15:21:18    260s] ### Time Record (colorize_geometry) is installed.
[10/08 15:21:18    260s] #Start colorize_geometry on Wed Oct  8 15:21:18 2025
[10/08 15:21:18    260s] #
[10/08 15:21:18    260s] ### Time Record (Pre Callback) is installed.
[10/08 15:21:18    260s] ### Time Record (Pre Callback) is uninstalled.
[10/08 15:21:18    260s] ### Time Record (DB Import) is installed.
[10/08 15:21:18    260s] ### import design signature (2): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=946491252 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[10/08 15:21:18    260s] ### Time Record (DB Import) is uninstalled.
[10/08 15:21:18    260s] ### Time Record (DB Export) is installed.
[10/08 15:21:18    260s] Extracting standard cell pins and blockage ...... 
[10/08 15:21:18    260s] Pin and blockage extraction finished
[10/08 15:21:18    260s] ### export design design signature (3): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=946491252 placement=984943660 pin_access=1 inst_pattern=1 halo=0
[10/08 15:21:18    260s] ### Time Record (DB Export) is uninstalled.
[10/08 15:21:18    260s] ### Time Record (Post Callback) is installed.
[10/08 15:21:18    260s] ### Time Record (Post Callback) is uninstalled.
[10/08 15:21:18    260s] #
[10/08 15:21:18    260s] #colorize_geometry statistics:
[10/08 15:21:18    260s] #Cpu time = 00:00:00
[10/08 15:21:18    260s] #Elapsed time = 00:00:00
[10/08 15:21:18    260s] #Increased memory = -11.79 (MB)
[10/08 15:21:18    260s] #Total memory = 1201.89 (MB)
[10/08 15:21:18    260s] #Peak memory = 1213.75 (MB)
[10/08 15:21:18    260s] #Number of warnings = 0
[10/08 15:21:18    260s] #Total number of warnings = 8
[10/08 15:21:18    260s] #Number of fails = 0
[10/08 15:21:18    260s] #Total number of fails = 0
[10/08 15:21:18    260s] #Complete colorize_geometry on Wed Oct  8 15:21:18 2025
[10/08 15:21:18    260s] #
[10/08 15:21:18    260s] ### import design signature (4): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 halo=0
[10/08 15:21:18    260s] ### Time Record (colorize_geometry) is uninstalled.
[10/08 15:21:18    260s] ### 
[10/08 15:21:18    260s] ###   Scalability Statistics
[10/08 15:21:18    260s] ### 
[10/08 15:21:18    260s] ### ------------------------+----------------+----------------+----------------+
[10/08 15:21:18    260s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[10/08 15:21:18    260s] ### ------------------------+----------------+----------------+----------------+
[10/08 15:21:18    260s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[10/08 15:21:18    260s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[10/08 15:21:18    260s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[10/08 15:21:18    260s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[10/08 15:21:18    260s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[10/08 15:21:18    260s] ### ------------------------+----------------+----------------+----------------+
[10/08 15:21:18    260s] ### 
[10/08 15:21:18    260s] *** Starting placeDesign default flow ***
[10/08 15:21:18    260s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:21:18    260s] ### Creating LA Mngr. totSessionCpu=0:04:20 mem=1371.3M
[10/08 15:21:18    260s] ### Creating LA Mngr, finished. totSessionCpu=0:04:20 mem=1371.3M
[10/08 15:21:18    260s] *** Start deleteBufferTree ***
[10/08 15:21:18    260s] Info: Detect buffers to remove automatically.
[10/08 15:21:18    260s] Analyzing netlist ...
[10/08 15:21:18    260s] Updating netlist
[10/08 15:21:18    260s] 
[10/08 15:21:18    260s] *summary: 0 instances (buffers/inverters) removed
[10/08 15:21:18    260s] *** Finish deleteBufferTree (0:00:00.0) ***
[10/08 15:21:18    260s] 
[10/08 15:21:18    260s] TimeStamp Deleting Cell Server Begin ...
[10/08 15:21:18    260s] 
[10/08 15:21:18    260s] TimeStamp Deleting Cell Server End ...
[10/08 15:21:18    260s] **INFO: Enable pre-place timing setting for timing analysis
[10/08 15:21:18    260s] Set Using Default Delay Limit as 101.
[10/08 15:21:18    260s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/08 15:21:18    260s] Set Default Net Delay as 0 ps.
[10/08 15:21:18    260s] Set Default Net Load as 0 pF. 
[10/08 15:21:18    260s] **INFO: Analyzing IO path groups for slack adjustment
[10/08 15:21:18    260s] **INFO: Disable pre-place timing setting for timing analysis
[10/08 15:21:18    260s] Set Using Default Delay Limit as 1000.
[10/08 15:21:18    260s] Set Default Net Delay as 1000 ps.
[10/08 15:21:18    260s] Set Default Net Load as 0.5 pF. 
[10/08 15:21:18    260s] **INFO: Pre-place timing setting for timing analysis already disabled
[10/08 15:21:18    260s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1385.1M
[10/08 15:21:18    260s] Deleted 0 physical inst  (cell - / prefix -).
[10/08 15:21:18    260s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1385.1M
[10/08 15:21:18    260s] INFO: #ExclusiveGroups=0
[10/08 15:21:18    260s] INFO: There are no Exclusive Groups.
[10/08 15:21:18    260s] *** Starting "NanoPlace(TM) placement v#9 (mem=1385.1M)" ...
[10/08 15:21:18    260s] Wait...
[10/08 15:21:20    261s] *** Build Buffered Sizing Timing Model
[10/08 15:21:20    261s] (cpu=0:00:01.5 mem=1385.1M) ***
[10/08 15:21:20    261s] *** Build Virtual Sizing Timing Model
[10/08 15:21:20    261s] (cpu=0:00:01.6 mem=1385.1M) ***
[10/08 15:21:20    261s] No user-set net weight.
[10/08 15:21:20    261s] Net fanout histogram:
[10/08 15:21:20    261s] 2		: 86 (42.4%) nets
[10/08 15:21:20    261s] 3		: 81 (39.9%) nets
[10/08 15:21:20    261s] 4     -	14	: 36 (17.7%) nets
[10/08 15:21:20    261s] 15    -	39	: 0 (0.0%) nets
[10/08 15:21:20    261s] 40    -	79	: 0 (0.0%) nets
[10/08 15:21:20    261s] 80    -	159	: 0 (0.0%) nets
[10/08 15:21:20    261s] 160   -	319	: 0 (0.0%) nets
[10/08 15:21:20    261s] 320   -	639	: 0 (0.0%) nets
[10/08 15:21:20    261s] 640   -	1279	: 0 (0.0%) nets
[10/08 15:21:20    261s] 1280  -	2559	: 0 (0.0%) nets
[10/08 15:21:20    261s] 2560  -	5119	: 0 (0.0%) nets
[10/08 15:21:20    261s] 5120+		: 0 (0.0%) nets
[10/08 15:21:20    261s] no activity file in design. spp won't run.
[10/08 15:21:20    261s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[10/08 15:21:20    261s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[10/08 15:21:20    261s] Define the scan chains before using this option.
[10/08 15:21:20    261s] Type 'man IMPSP-9042' for more detail.
[10/08 15:21:20    261s] z: 2, totalTracks: 1
[10/08 15:21:20    261s] z: 4, totalTracks: 1
[10/08 15:21:20    261s] z: 6, totalTracks: 1
[10/08 15:21:20    261s] z: 8, totalTracks: 1
[10/08 15:21:20    261s] # Building pe64_if_else llgBox search-tree.
[10/08 15:21:20    261s] #std cell=139 (0 fixed + 139 movable) #buf cell=0 #inv cell=16 #block=0 (0 floating + 0 preplaced)
[10/08 15:21:20    261s] #ioInst=0 #net=203 #term=570 #term/net=2.81, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=71
[10/08 15:21:20    261s] stdCell: 139 single + 0 double + 0 multi
[10/08 15:21:20    261s] Total standard cell length = 0.2282 (mm), area = 0.0006 (mm^2)
[10/08 15:21:20    261s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1385.1M
[10/08 15:21:20    261s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1385.1M
[10/08 15:21:20    261s] Core basic site is gsclib090site
[10/08 15:21:20    261s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1385.1M
[10/08 15:21:20    261s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1417.1M
[10/08 15:21:20    261s] Use non-trimmed site array because memory saving is not enough.
[10/08 15:21:20    261s] SiteArray: non-trimmed site array dimensions = 11 x 103
[10/08 15:21:20    261s] SiteArray: use 12,288 bytes
[10/08 15:21:20    261s] SiteArray: current memory after site array memory allocation 1417.1M
[10/08 15:21:20    261s] SiteArray: FP blocked sites are writable
[10/08 15:21:20    261s] Estimated cell power/ground rail width = 0.408 um
[10/08 15:21:20    261s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/08 15:21:20    261s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF: Starting pre-place ADS at level 1, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1417.1M
[10/08 15:21:20    261s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1417.1M
[10/08 15:21:20    261s] ADSU 0.695 -> 0.713. GS 20.880
[10/08 15:21:20    261s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:1417.1M
[10/08 15:21:20    261s] Average module density = 0.713.
[10/08 15:21:20    261s] Density for the design = 0.713.
[10/08 15:21:20    261s]        = stdcell_area 787 sites (596 um^2) / alloc_area 1104 sites (836 um^2).
[10/08 15:21:20    261s] Pin Density = 0.5031.
[10/08 15:21:20    261s]             = total # of pins 570 / total area 1133.
[10/08 15:21:20    261s] OPERPROF: Starting spMPad at level 1, MEM:1344.1M
[10/08 15:21:20    261s] OPERPROF:   Starting spContextMPad at level 2, MEM:1344.1M
[10/08 15:21:20    261s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1344.1M
[10/08 15:21:20    261s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1344.1M
[10/08 15:21:20    261s] Initial padding reaches pin density 0.625 for top
[10/08 15:21:20    261s] InitPadU 0.713 -> 0.830 for top
[10/08 15:21:20    261s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1344.1M
[10/08 15:21:20    261s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1344.1M
[10/08 15:21:20    261s] === lastAutoLevel = 5 
[10/08 15:21:20    261s] OPERPROF: Starting spInitNetWt at level 1, MEM:1344.1M
[10/08 15:21:20    261s] no activity file in design. spp won't run.
[10/08 15:21:20    261s] [spp] 0
[10/08 15:21:20    261s] [adp] 0:1:1:3
[10/08 15:21:20    262s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.230, REAL:0.235, MEM:1394.3M
[10/08 15:21:20    262s] Clock gating cells determined by native netlist tracing.
[10/08 15:21:20    262s] no activity file in design. spp won't run.
[10/08 15:21:20    262s] no activity file in design. spp won't run.
[10/08 15:21:20    262s] OPERPROF: Starting npMain at level 1, MEM:1396.3M
[10/08 15:21:21    262s] OPERPROF:   Starting npPlace at level 2, MEM:1396.3M
[10/08 15:21:21    262s] Iteration  1: Total net bbox = 6.548e-14 (0.00e+00 6.55e-14)
[10/08 15:21:21    262s]               Est.  stn bbox = 6.585e-14 (0.00e+00 6.58e-14)
[10/08 15:21:21    262s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1396.3M
[10/08 15:21:21    262s] Iteration  2: Total net bbox = 6.548e-14 (0.00e+00 6.55e-14)
[10/08 15:21:21    262s]               Est.  stn bbox = 6.585e-14 (0.00e+00 6.58e-14)
[10/08 15:21:21    262s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1396.3M
[10/08 15:21:21    262s] exp_mt_sequential is set from setPlaceMode option to 1
[10/08 15:21:21    262s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[10/08 15:21:21    262s] place_exp_mt_interval set to default 32
[10/08 15:21:21    262s] place_exp_mt_interval_bias (first half) set to default 0.750000
[10/08 15:21:21    262s] Iteration  3: Total net bbox = 1.289e+01 (6.94e+00 5.95e+00)
[10/08 15:21:21    262s]               Est.  stn bbox = 1.295e+01 (6.97e+00 5.98e+00)
[10/08 15:21:21    262s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1397.7M
[10/08 15:21:21    262s] Total number of setup views is 1.
[10/08 15:21:21    262s] Total number of active setup views is 1.
[10/08 15:21:21    262s] Active setup views:
[10/08 15:21:21    262s]     bc
[10/08 15:21:21    262s] Iteration  4: Total net bbox = 6.936e+02 (3.07e+02 3.87e+02)
[10/08 15:21:21    262s]               Est.  stn bbox = 7.000e+02 (3.09e+02 3.91e+02)
[10/08 15:21:21    262s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1397.7M
[10/08 15:21:21    262s] Iteration  5: Total net bbox = 8.698e+02 (3.98e+02 4.72e+02)
[10/08 15:21:21    262s]               Est.  stn bbox = 8.787e+02 (4.02e+02 4.77e+02)
[10/08 15:21:21    262s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1397.7M
[10/08 15:21:21    262s] OPERPROF:   Finished npPlace at level 2, CPU:0.100, REAL:0.094, MEM:1397.7M
[10/08 15:21:21    262s] OPERPROF: Finished npMain at level 1, CPU:0.100, REAL:1.096, MEM:1397.7M
[10/08 15:21:21    262s] [adp] clock
[10/08 15:21:21    262s] [adp] weight, nr nets, wire length
[10/08 15:21:21    262s] [adp]      0        0  0.000000
[10/08 15:21:21    262s] [adp] data
[10/08 15:21:21    262s] [adp] weight, nr nets, wire length
[10/08 15:21:21    262s] [adp]      0      203  3754.487500
[10/08 15:21:21    262s] [adp] 0.000000|0.000000|0.000000
[10/08 15:21:21    262s] Iteration  6: Total net bbox = 1.625e+03 (7.09e+02 9.17e+02)
[10/08 15:21:21    262s]               Est.  stn bbox = 1.658e+03 (7.23e+02 9.35e+02)
[10/08 15:21:21    262s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 1397.7M
[10/08 15:21:21    262s] *** cost = 1.625e+03 (7.09e+02 9.17e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[10/08 15:21:21    262s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[10/08 15:21:21    262s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1397.7M
[10/08 15:21:21    262s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1397.7M
[10/08 15:21:21    262s] Solver runtime cpu: 0:00:00.1 real: 0:00:00.1
[10/08 15:21:21    262s] Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
[10/08 15:21:21    262s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/08 15:21:21    262s] Type 'man IMPSP-9025' for more detail.
[10/08 15:21:21    262s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1397.7M
[10/08 15:21:21    262s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1397.7M
[10/08 15:21:21    262s] z: 2, totalTracks: 1
[10/08 15:21:21    262s] z: 4, totalTracks: 1
[10/08 15:21:21    262s] z: 6, totalTracks: 1
[10/08 15:21:21    262s] z: 8, totalTracks: 1
[10/08 15:21:21    262s] #spOpts: mergeVia=F 
[10/08 15:21:21    262s] All LLGs are deleted
[10/08 15:21:21    262s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1397.7M
[10/08 15:21:21    262s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1397.7M
[10/08 15:21:21    262s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1397.7M
[10/08 15:21:21    262s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1397.7M
[10/08 15:21:21    262s] Core basic site is gsclib090site
[10/08 15:21:21    262s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1397.7M
[10/08 15:21:21    262s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.002, MEM:1413.7M
[10/08 15:21:21    262s] Fast DP-INIT is on for default
[10/08 15:21:21    262s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/08 15:21:21    262s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:       Starting CMU at level 4, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1413.7M
[10/08 15:21:21    262s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1413.7MB).
[10/08 15:21:21    262s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.014, MEM:1413.7M
[10/08 15:21:21    262s] TDRefine: refinePlace mode is spiral
[10/08 15:21:21    262s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23896.1
[10/08 15:21:21    262s] OPERPROF: Starting RefinePlace at level 1, MEM:1413.7M
[10/08 15:21:21    262s] *** Starting refinePlace (0:04:22 mem=1413.7M) ***
[10/08 15:21:21    262s] Total net bbox length = 1.677e+03 (7.776e+02 8.993e+02) (ext = 7.528e+02)
[10/08 15:21:21    262s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/08 15:21:21    262s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1413.7M
[10/08 15:21:21    262s] Starting refinePlace ...
[10/08 15:21:21    262s] ** Cut row section cpu time 0:00:00.0.
[10/08 15:21:21    262s]    Spread Effort: high, standalone mode, useDDP on.
[10/08 15:21:21    262s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1413.7MB) @(0:04:22 - 0:04:22).
[10/08 15:21:21    262s] Move report: preRPlace moves 139 insts, mean move: 1.70 um, max move: 4.01 um 
[10/08 15:21:21    262s] 	Max move on inst (g3380__5115): (16.93, 30.32) --> (14.79, 32.19)
[10/08 15:21:21    262s] 	Length: 6 sites, height: 1 rows, site name: gsclib090site, cell type: NOR3XL
[10/08 15:21:21    262s] wireLenOptFixPriorityInst 0 inst fixed
[10/08 15:21:21    262s] Placement tweakage begins.
[10/08 15:21:21    262s] wire length = 1.902e+03
[10/08 15:21:21    262s] wire length = 1.784e+03
[10/08 15:21:21    262s] Placement tweakage ends.
[10/08 15:21:21    262s] Move report: tweak moves 32 insts, mean move: 2.24 um, max move: 7.25 um 
[10/08 15:21:21    262s] 	Max move on inst (g3433): (15.66, 13.92) --> (17.69, 19.14)
[10/08 15:21:21    262s] 
[10/08 15:21:21    262s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/08 15:21:21    262s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/08 15:21:21    262s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1413.7MB) @(0:04:22 - 0:04:22).
[10/08 15:21:21    262s] Move report: Detail placement moves 139 insts, mean move: 1.78 um, max move: 4.52 um 
[10/08 15:21:21    262s] 	Max move on inst (g3433): (16.55, 15.76) --> (17.69, 19.14)
[10/08 15:21:21    262s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1413.7MB
[10/08 15:21:21    262s] Statistics of distance of Instance movement in refine placement:
[10/08 15:21:21    262s]   maximum (X+Y) =         4.52 um
[10/08 15:21:21    262s]   inst (g3433) with max move: (16.554, 15.7585) -> (17.69, 19.14)
[10/08 15:21:21    262s]   mean    (X+Y) =         1.78 um
[10/08 15:21:21    262s] Summary Report:
[10/08 15:21:21    262s] Instances move: 139 (out of 139 movable)
[10/08 15:21:21    262s] Instances flipped: 0
[10/08 15:21:21    262s] Mean displacement: 1.78 um
[10/08 15:21:21    262s] Max displacement: 4.52 um (Instance: g3433) (16.554, 15.7585) -> (17.69, 19.14)
[10/08 15:21:21    262s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: INVXL
[10/08 15:21:21    262s] Total instances moved : 139
[10/08 15:21:21    262s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.015, MEM:1413.7M
[10/08 15:21:21    262s] Total net bbox length = 1.729e+03 (7.755e+02 9.532e+02) (ext = 6.873e+02)
[10/08 15:21:21    262s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1413.7MB
[10/08 15:21:21    262s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1413.7MB) @(0:04:22 - 0:04:22).
[10/08 15:21:21    262s] *** Finished refinePlace (0:04:22 mem=1413.7M) ***
[10/08 15:21:21    262s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23896.1
[10/08 15:21:21    262s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.016, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1413.7M
[10/08 15:21:21    262s] All LLGs are deleted
[10/08 15:21:21    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1413.7M
[10/08 15:21:21    262s] *** End of Placement (cpu=0:00:02.1, real=0:00:03.0, mem=1413.7M) ***
[10/08 15:21:21    262s] z: 2, totalTracks: 1
[10/08 15:21:21    262s] z: 4, totalTracks: 1
[10/08 15:21:21    262s] z: 6, totalTracks: 1
[10/08 15:21:21    262s] z: 8, totalTracks: 1
[10/08 15:21:21    262s] #spOpts: mergeVia=F 
[10/08 15:21:21    262s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1413.7M
[10/08 15:21:21    262s] Core basic site is gsclib090site
[10/08 15:21:21    262s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1413.7M
[10/08 15:21:21    262s] Fast DP-INIT is on for default
[10/08 15:21:21    262s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/08 15:21:21    262s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.000, MEM:1413.7M
[10/08 15:21:21    262s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[10/08 15:21:21    262s] Density distribution unevenness ratio = 0.000%
[10/08 15:21:21    262s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1413.7M
[10/08 15:21:21    262s] All LLGs are deleted
[10/08 15:21:21    262s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1413.7M
[10/08 15:21:21    262s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:1413.7M
[10/08 15:21:21    262s] *** Free Virtual Timing Model ...(mem=1413.7M)
[10/08 15:21:21    262s] Starting IO pin assignment...
[10/08 15:21:21    262s] The design is not routed. Using placement based method for pin assignment.
[10/08 15:21:21    262s] Completed IO pin assignment.
[10/08 15:21:21    262s] **INFO: Enable pre-place timing setting for timing analysis
[10/08 15:21:21    262s] Set Using Default Delay Limit as 101.
[10/08 15:21:21    262s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[10/08 15:21:21    262s] Set Default Net Delay as 0 ps.
[10/08 15:21:21    262s] Set Default Net Load as 0 pF. 
[10/08 15:21:21    262s] **INFO: Analyzing IO path groups for slack adjustment
[10/08 15:21:21    262s] **INFO: Disable pre-place timing setting for timing analysis
[10/08 15:21:21    262s] Set Using Default Delay Limit as 1000.
[10/08 15:21:21    262s] Set Default Net Delay as 1000 ps.
[10/08 15:21:21    262s] Set Default Net Load as 0.5 pF. 
[10/08 15:21:21    262s] Info: Disable timing driven in postCTS congRepair.
[10/08 15:21:21    262s] 
[10/08 15:21:21    262s] Starting congRepair ...
[10/08 15:21:21    262s] User Input Parameters:
[10/08 15:21:21    262s] - Congestion Driven    : On
[10/08 15:21:21    262s] - Timing Driven        : Off
[10/08 15:21:21    262s] - Area-Violation Based : On
[10/08 15:21:21    262s] - Start Rollback Level : -5
[10/08 15:21:21    262s] - Legalized            : On
[10/08 15:21:21    262s] - Window Based         : Off
[10/08 15:21:21    262s] - eDen incr mode       : Off
[10/08 15:21:21    262s] - Small incr mode      : Off
[10/08 15:21:21    262s] 
[10/08 15:21:21    262s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1404.2M
[10/08 15:21:21    262s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.005, MEM:1404.2M
[10/08 15:21:21    262s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1404.2M
[10/08 15:21:21    262s] Starting Early Global Route congestion estimation: mem = 1404.2M
[10/08 15:21:21    262s] (I)       Started Import and model ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Create place DB ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Import place data ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read instances and placement ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read nets ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Create route DB ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       == Non-default Options ==
[10/08 15:21:21    262s] (I)       Maximum routing layer                              : 9
[10/08 15:21:21    262s] (I)       Number of threads                                  : 1
[10/08 15:21:21    262s] (I)       Use non-blocking free Dbs wires                    : false
[10/08 15:21:21    262s] (I)       Method to set GCell size                           : row
[10/08 15:21:21    262s] (I)       Counted 274 PG shapes. We will not process PG shapes layer by layer.
[10/08 15:21:21    262s] (I)       Started Import route data (1T) ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Use row-based GCell size
[10/08 15:21:21    262s] (I)       Use row-based GCell align
[10/08 15:21:21    262s] (I)       GCell unit size   : 5220
[10/08 15:21:21    262s] (I)       GCell multiplier  : 1
[10/08 15:21:21    262s] (I)       GCell row height  : 5220
[10/08 15:21:21    262s] (I)       Actual row height : 5220
[10/08 15:21:21    262s] (I)       GCell align ref   : 12180 12180
[10/08 15:21:21    262s] [NR-eGR] Track table information for default rule: 
[10/08 15:21:21    262s] [NR-eGR] Metal1 has no routable track
[10/08 15:21:21    262s] [NR-eGR] Metal2 has single uniform track structure
[10/08 15:21:21    262s] [NR-eGR] Metal3 has single uniform track structure
[10/08 15:21:21    262s] [NR-eGR] Metal4 has single uniform track structure
[10/08 15:21:21    262s] [NR-eGR] Metal5 has single uniform track structure
[10/08 15:21:21    262s] [NR-eGR] Metal6 has single uniform track structure
[10/08 15:21:21    262s] [NR-eGR] Metal7 has single uniform track structure
[10/08 15:21:21    262s] [NR-eGR] Metal8 has single uniform track structure
[10/08 15:21:21    262s] [NR-eGR] Metal9 has single uniform track structure
[10/08 15:21:21    262s] (I)       =============== Default via ================
[10/08 15:21:21    262s] (I)       +---+------------------+-------------------+
[10/08 15:21:21    262s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[10/08 15:21:21    262s] (I)       +---+------------------+-------------------+
[10/08 15:21:21    262s] (I)       | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[10/08 15:21:21    262s] (I)       | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[10/08 15:21:21    262s] (I)       | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[10/08 15:21:21    262s] (I)       | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[10/08 15:21:21    262s] (I)       | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[10/08 15:21:21    262s] (I)       | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[10/08 15:21:21    262s] (I)       | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[10/08 15:21:21    262s] (I)       | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[10/08 15:21:21    262s] (I)       +---+------------------+-------------------+
[10/08 15:21:21    262s] (I)       Started Read blockages ( Layer 2-9 ) ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read routing blockages ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read instance blockages ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read PG blockages ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] Read 432 PG shapes
[10/08 15:21:21    262s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read boundary cut boxes ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] #Routing Blockages  : 0
[10/08 15:21:21    262s] [NR-eGR] #Instance Blockages : 0
[10/08 15:21:21    262s] [NR-eGR] #PG Blockages       : 432
[10/08 15:21:21    262s] [NR-eGR] #Halo Blockages     : 0
[10/08 15:21:21    262s] [NR-eGR] #Boundary Blockages : 0
[10/08 15:21:21    262s] (I)       Finished Read blockages ( Layer 2-9 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read blackboxes ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/08 15:21:21    262s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read prerouted ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/08 15:21:21    262s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read unlegalized nets ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read nets ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] Read numTotalNets=203  numIgnoredNets=0
[10/08 15:21:21    262s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Set up via pillars ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       early_global_route_priority property id does not exist.
[10/08 15:21:21    262s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Model blockages into capacity
[10/08 15:21:21    262s] (I)       Read Num Blocks=432  Num Prerouted Wires=0  Num CS=0
[10/08 15:21:21    262s] (I)       Started Initialize 3D capacity ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Layer 1 (V) : #blockages 48 : #preroutes 0
[10/08 15:21:21    262s] (I)       Layer 2 (H) : #blockages 48 : #preroutes 0
[10/08 15:21:21    262s] (I)       Layer 3 (V) : #blockages 48 : #preroutes 0
[10/08 15:21:21    262s] (I)       Layer 4 (H) : #blockages 48 : #preroutes 0
[10/08 15:21:21    262s] (I)       Layer 5 (V) : #blockages 48 : #preroutes 0
[10/08 15:21:21    262s] (I)       Layer 6 (H) : #blockages 48 : #preroutes 0
[10/08 15:21:21    262s] (I)       Layer 7 (V) : #blockages 84 : #preroutes 0
[10/08 15:21:21    262s] (I)       Layer 8 (H) : #blockages 60 : #preroutes 0
[10/08 15:21:21    262s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       -- layer congestion ratio --
[10/08 15:21:21    262s] (I)       Layer 1 : 0.100000
[10/08 15:21:21    262s] (I)       Layer 2 : 0.700000
[10/08 15:21:21    262s] (I)       Layer 3 : 0.700000
[10/08 15:21:21    262s] (I)       Layer 4 : 0.700000
[10/08 15:21:21    262s] (I)       Layer 5 : 0.700000
[10/08 15:21:21    262s] (I)       Layer 6 : 0.700000
[10/08 15:21:21    262s] (I)       Layer 7 : 0.700000
[10/08 15:21:21    262s] (I)       Layer 8 : 0.700000
[10/08 15:21:21    262s] (I)       Layer 9 : 0.700000
[10/08 15:21:21    262s] (I)       ----------------------------
[10/08 15:21:21    262s] (I)       Number of ignored nets                =      0
[10/08 15:21:21    262s] (I)       Number of connected nets              =      0
[10/08 15:21:21    262s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/08 15:21:21    262s] (I)       Number of clock nets                  =      0.  Ignored: No
[10/08 15:21:21    262s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/08 15:21:21    262s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/08 15:21:21    262s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/08 15:21:21    262s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/08 15:21:21    262s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/08 15:21:21    262s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/08 15:21:21    262s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/08 15:21:21    262s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Read aux data ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Others data preparation ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Create route kernel ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Ndr track 0 does not exist
[10/08 15:21:21    262s] (I)       ---------------------Grid Graph Info--------------------
[10/08 15:21:21    262s] (I)       Routing area        : (0, 0) - (84100, 81780)
[10/08 15:21:21    262s] (I)       Core area           : (12180, 12180) - (71920, 69600)
[10/08 15:21:21    262s] (I)       Site width          :   580  (dbu)
[10/08 15:21:21    262s] (I)       Row height          :  5220  (dbu)
[10/08 15:21:21    262s] (I)       GCell row height    :  5220  (dbu)
[10/08 15:21:21    262s] (I)       GCell width         :  5220  (dbu)
[10/08 15:21:21    262s] (I)       GCell height        :  5220  (dbu)
[10/08 15:21:21    262s] (I)       Grid                :    16    16     9
[10/08 15:21:21    262s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[10/08 15:21:21    262s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[10/08 15:21:21    262s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[10/08 15:21:21    262s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[10/08 15:21:21    262s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[10/08 15:21:21    262s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[10/08 15:21:21    262s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[10/08 15:21:21    262s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[10/08 15:21:21    262s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[10/08 15:21:21    262s] (I)       Total num of tracks :     0   145   141   145   141   145   141    47    46
[10/08 15:21:21    262s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/08 15:21:21    262s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/08 15:21:21    262s] (I)       --------------------------------------------------------
[10/08 15:21:21    262s] 
[10/08 15:21:21    262s] [NR-eGR] ============ Routing rule table ============
[10/08 15:21:21    262s] [NR-eGR] Rule id: 0  Nets: 203 
[10/08 15:21:21    262s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/08 15:21:21    262s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[10/08 15:21:21    262s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/08 15:21:21    262s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/08 15:21:21    262s] [NR-eGR] ========================================
[10/08 15:21:21    262s] [NR-eGR] 
[10/08 15:21:21    262s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/08 15:21:21    262s] (I)       blocked tracks on layer2 : = 362 / 2320 (15.60%)
[10/08 15:21:21    262s] (I)       blocked tracks on layer3 : = 168 / 2256 (7.45%)
[10/08 15:21:21    262s] (I)       blocked tracks on layer4 : = 362 / 2320 (15.60%)
[10/08 15:21:21    262s] (I)       blocked tracks on layer5 : = 168 / 2256 (7.45%)
[10/08 15:21:21    262s] (I)       blocked tracks on layer6 : = 362 / 2320 (15.60%)
[10/08 15:21:21    262s] (I)       blocked tracks on layer7 : = 168 / 2256 (7.45%)
[10/08 15:21:21    262s] (I)       blocked tracks on layer8 : = 482 / 752 (64.10%)
[10/08 15:21:21    262s] (I)       blocked tracks on layer9 : = 469 / 736 (63.72%)
[10/08 15:21:21    262s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Reset routing kernel
[10/08 15:21:21    262s] (I)       Started Global Routing ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Initialization ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       totalPins=570  totalGlobalPin=518 (90.88%)
[10/08 15:21:21    262s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Net group 1 ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Generate topology ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       total 2D Cap : 13495 = (6631 H, 6864 V)
[10/08 15:21:21    262s] [NR-eGR] Layer group 1: route 203 net(s) in layer range [2, 9]
[10/08 15:21:21    262s] (I)       
[10/08 15:21:21    262s] (I)       ============  Phase 1a Route ============
[10/08 15:21:21    262s] (I)       Started Phase 1a ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Pattern routing (1T) ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Usage: 603 = (277 H, 326 V) = (4.18% H, 4.75% V) = (7.230e+02um H, 8.509e+02um V)
[10/08 15:21:21    262s] (I)       Started Add via demand to 2D ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       
[10/08 15:21:21    262s] (I)       ============  Phase 1b Route ============
[10/08 15:21:21    262s] (I)       Started Phase 1b ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Usage: 603 = (277 H, 326 V) = (4.18% H, 4.75% V) = (7.230e+02um H, 8.509e+02um V)
[10/08 15:21:21    262s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.573830e+03um
[10/08 15:21:21    262s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[10/08 15:21:21    262s] (I)       Congestion threshold : each 60.00, sum 90.00
[10/08 15:21:21    262s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       
[10/08 15:21:21    262s] (I)       ============  Phase 1c Route ============
[10/08 15:21:21    262s] (I)       Started Phase 1c ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Usage: 603 = (277 H, 326 V) = (4.18% H, 4.75% V) = (7.230e+02um H, 8.509e+02um V)
[10/08 15:21:21    262s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       
[10/08 15:21:21    262s] (I)       ============  Phase 1d Route ============
[10/08 15:21:21    262s] (I)       Started Phase 1d ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Usage: 603 = (277 H, 326 V) = (4.18% H, 4.75% V) = (7.230e+02um H, 8.509e+02um V)
[10/08 15:21:21    262s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       
[10/08 15:21:21    262s] (I)       ============  Phase 1e Route ============
[10/08 15:21:21    262s] (I)       Started Phase 1e ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Route legalization ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Usage: 603 = (277 H, 326 V) = (4.18% H, 4.75% V) = (7.230e+02um H, 8.509e+02um V)
[10/08 15:21:21    262s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.573830e+03um
[10/08 15:21:21    262s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       
[10/08 15:21:21    262s] (I)       ============  Phase 1l Route ============
[10/08 15:21:21    262s] (I)       Started Phase 1l ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Layer assignment (1T) ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Clean cong LA ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/08 15:21:21    262s] (I)       Layer  2:       2052       470         0           0        2160    ( 0.00%) 
[10/08 15:21:21    262s] (I)       Layer  3:       2007       247         0           0        2160    ( 0.00%) 
[10/08 15:21:21    262s] (I)       Layer  4:       2052        56         0           0        2160    ( 0.00%) 
[10/08 15:21:21    262s] (I)       Layer  5:       2007        18         0           0        2160    ( 0.00%) 
[10/08 15:21:21    262s] (I)       Layer  6:       2052         1         0           0        2160    ( 0.00%) 
[10/08 15:21:21    262s] (I)       Layer  7:       2007         0         0           0        2160    ( 0.00%) 
[10/08 15:21:21    262s] (I)       Layer  8:        255         0         0         414         306    (57.50%) 
[10/08 15:21:21    262s] (I)       Layer  9:        246         0         0         393         327    (54.58%) 
[10/08 15:21:21    262s] (I)       Total:         12678       792         0         807       13593    ( 5.60%) 
[10/08 15:21:21    262s] (I)       
[10/08 15:21:21    262s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/08 15:21:21    262s] [NR-eGR]                        OverCon            
[10/08 15:21:21    262s] [NR-eGR]                         #Gcell     %Gcell
[10/08 15:21:21    262s] [NR-eGR]       Layer                (0)    OverCon 
[10/08 15:21:21    262s] [NR-eGR] ----------------------------------------------
[10/08 15:21:21    262s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/08 15:21:21    262s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/08 15:21:21    262s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/08 15:21:21    262s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/08 15:21:21    262s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/08 15:21:21    262s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/08 15:21:21    262s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/08 15:21:21    262s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/08 15:21:21    262s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/08 15:21:21    262s] [NR-eGR] ----------------------------------------------
[10/08 15:21:21    262s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/08 15:21:21    262s] [NR-eGR] 
[10/08 15:21:21    262s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Export 3D cong map ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       total 2D Cap : 13556 = (6658 H, 6898 V)
[10/08 15:21:21    262s] (I)       Started Export 2D cong map ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/08 15:21:21    262s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/08 15:21:21    262s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1404.2M
[10/08 15:21:21    262s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.012, MEM:1404.2M
[10/08 15:21:21    262s] OPERPROF: Starting HotSpotCal at level 1, MEM:1404.2M
[10/08 15:21:21    262s] [hotspot] +------------+---------------+---------------+
[10/08 15:21:21    262s] [hotspot] |            |   max hotspot | total hotspot |
[10/08 15:21:21    262s] [hotspot] +------------+---------------+---------------+
[10/08 15:21:21    262s] [hotspot] | normalized |          0.00 |          0.00 |
[10/08 15:21:21    262s] [hotspot] +------------+---------------+---------------+
[10/08 15:21:21    262s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/08 15:21:21    262s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/08 15:21:21    262s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.000, MEM:1404.2M
[10/08 15:21:21    262s] Skipped repairing congestion.
[10/08 15:21:21    262s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1404.2M
[10/08 15:21:21    262s] Starting Early Global Route wiring: mem = 1404.2M
[10/08 15:21:21    262s] (I)       Started Free existing wires ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       ============= Track Assignment ============
[10/08 15:21:21    262s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Track Assignment (1T) ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[10/08 15:21:21    262s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Run Multi-thread track assignment
[10/08 15:21:21    262s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Export ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] Started Export DB wires ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] Started Export all nets ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] Started Set wire vias ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] [NR-eGR] --------------------------------------------------------------------------
[10/08 15:21:21    262s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 499
[10/08 15:21:21    262s] [NR-eGR] Metal2  (2V) length: 8.098350e+02um, number of vias: 650
[10/08 15:21:21    262s] [NR-eGR] Metal3  (3H) length: 7.128200e+02um, number of vias: 56
[10/08 15:21:21    262s] [NR-eGR] Metal4  (4V) length: 1.471850e+02um, number of vias: 18
[10/08 15:21:21    262s] [NR-eGR] Metal5  (5H) length: 9.744000e+01um, number of vias: 8
[10/08 15:21:21    262s] [NR-eGR] Metal6  (6V) length: 9.425000e+00um, number of vias: 0
[10/08 15:21:21    262s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[10/08 15:21:21    262s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[10/08 15:21:21    262s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[10/08 15:21:21    262s] [NR-eGR] Total length: 1.776705e+03um, number of vias: 1231
[10/08 15:21:21    262s] [NR-eGR] --------------------------------------------------------------------------
[10/08 15:21:21    262s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[10/08 15:21:21    262s] [NR-eGR] --------------------------------------------------------------------------
[10/08 15:21:21    262s] (I)       Started Update net boxes ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Update timing ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Started Postprocess design ( Curr Mem: 1404.21 MB )
[10/08 15:21:21    262s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1382.21 MB )
[10/08 15:21:21    262s] Early Global Route wiring runtime: 0.00 seconds, mem = 1382.2M
[10/08 15:21:21    262s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.000, REAL:0.005, MEM:1382.2M
[10/08 15:21:21    262s] Tdgp not successfully inited but do clear! skip clearing
[10/08 15:21:21    262s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[10/08 15:21:21    262s] *** Finishing placeDesign default flow ***
[10/08 15:21:21    262s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1382.2M **
[10/08 15:21:21    262s] Tdgp not successfully inited but do clear! skip clearing
[10/08 15:21:21    262s] 
[10/08 15:21:21    262s] *** Summary of all messages that are not suppressed in this session:
[10/08 15:21:21    262s] Severity  ID               Count  Summary                                  
[10/08 15:21:21    262s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[10/08 15:21:21    262s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/08 15:21:21    262s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[10/08 15:21:21    262s] *** Message Summary: 4 warning(s), 0 error(s)
[10/08 15:21:21    262s] 
[10/08 15:23:00    272s] <CMD> setLayerPreference node_layer -isVisible 0
[10/08 15:23:02    272s] <CMD> setLayerPreference node_layer -isVisible 1
[10/08 15:23:43    276s] <CMD> getCTSMode -engine -quiet
[10/08 15:24:19    279s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/08 15:24:19    279s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix pe64_if_else_preCTS -outDir timingReports
[10/08 15:24:19    279s] AAE DB initialization (MEM=1387.42 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/08 15:24:19    279s] #optDebug: fT-S <1 1 0 0 0>
[10/08 15:24:19    279s] *** timeDesign #1 [begin] : totSession cpu/real = 0:04:39.7/0:39:53.7 (0.1), mem = 1387.4M
[10/08 15:24:19    279s] Setting timing_disable_library_data_to_data_checks to 'true'.
[10/08 15:24:19    279s] Setting timing_disable_user_data_to_data_checks to 'true'.
[10/08 15:24:19    279s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:24:19    279s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1382.4M
[10/08 15:24:19    279s] All LLGs are deleted
[10/08 15:24:19    279s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1382.4M
[10/08 15:24:19    279s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1382.4M
[10/08 15:24:19    279s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1382.4M
[10/08 15:24:19    279s] Start to check current routing status for nets...
[10/08 15:24:19    279s] All nets are already routed correctly.
[10/08 15:24:19    279s] End to check current routing status for nets (mem=1382.4M)
[10/08 15:24:19    279s] Extraction called for design 'pe64_if_else' of instances=139 and nets=205 using extraction engine 'preRoute' .
[10/08 15:24:19    279s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/08 15:24:19    279s] Type 'man IMPEXT-3530' for more detail.
[10/08 15:24:19    279s] PreRoute RC Extraction called for design pe64_if_else.
[10/08 15:24:19    279s] RC Extraction called in multi-corner(1) mode.
[10/08 15:24:19    279s] RCMode: PreRoute
[10/08 15:24:19    279s]       RC Corner Indexes            0   
[10/08 15:24:19    279s] Capacitance Scaling Factor   : 1.00000 
[10/08 15:24:19    279s] Resistance Scaling Factor    : 1.00000 
[10/08 15:24:19    279s] Clock Cap. Scaling Factor    : 1.00000 
[10/08 15:24:19    279s] Clock Res. Scaling Factor    : 1.00000 
[10/08 15:24:19    279s] Shrink Factor                : 1.00000
[10/08 15:24:19    279s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/08 15:24:19    279s] Using Quantus QRC technology file ...
[10/08 15:24:19    279s] LayerId::1 widthSet size::1
[10/08 15:24:19    279s] LayerId::2 widthSet size::1
[10/08 15:24:19    279s] LayerId::3 widthSet size::1
[10/08 15:24:19    279s] LayerId::4 widthSet size::1
[10/08 15:24:19    279s] LayerId::5 widthSet size::1
[10/08 15:24:19    279s] LayerId::6 widthSet size::1
[10/08 15:24:19    279s] LayerId::7 widthSet size::1
[10/08 15:24:19    279s] LayerId::8 widthSet size::1
[10/08 15:24:19    279s] LayerId::9 widthSet size::1
[10/08 15:24:19    279s] Updating RC grid for preRoute extraction ...
[10/08 15:24:19    279s] eee: pegSigSF::1.070000
[10/08 15:24:19    279s] Initializing multi-corner resistance tables ...
[10/08 15:24:19    279s] eee: l::1 avDens::0.048225 usedTrk::17.360920 availTrk::360.000000 sigTrk::17.360920
[10/08 15:24:19    279s] eee: l::2 avDens::0.086189 usedTrk::31.028161 availTrk::360.000000 sigTrk::31.028161
[10/08 15:24:19    279s] eee: l::3 avDens::0.075864 usedTrk::27.311111 availTrk::360.000000 sigTrk::27.311111
[10/08 15:24:19    279s] eee: l::4 avDens::0.015665 usedTrk::5.639272 availTrk::360.000000 sigTrk::5.639272
[10/08 15:24:19    279s] eee: l::5 avDens::0.010370 usedTrk::3.733333 availTrk::360.000000 sigTrk::3.733333
[10/08 15:24:19    279s] eee: l::6 avDens::0.001337 usedTrk::0.361111 availTrk::270.000000 sigTrk::0.361111
[10/08 15:24:19    279s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 15:24:19    279s] eee: l::8 avDens::0.116858 usedTrk::14.022989 availTrk::120.000000 sigTrk::14.022989
[10/08 15:24:19    279s] eee: l::9 avDens::0.120562 usedTrk::14.467433 availTrk::120.000000 sigTrk::14.467433
[10/08 15:24:19    279s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:24:19    279s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:24:19    279s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.142989 ; aWlH: 0.000000 ; Pmax: 0.813600 ; wcR: 0.700000 ; newSi: 0.081700 ; pMod: 83 ; 
[10/08 15:24:19    279s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1382.418M)
[10/08 15:24:19    279s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1382.4M
[10/08 15:24:19    279s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1382.4M
[10/08 15:24:20    279s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1382.4M
[10/08 15:24:20    279s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1398.4M
[10/08 15:24:20    279s] Fast DP-INIT is on for default
[10/08 15:24:20    279s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1398.4M
[10/08 15:24:20    279s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1398.4M
[10/08 15:24:20    279s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1398.4M
[10/08 15:24:20    279s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1398.4M
[10/08 15:24:20    279s] Starting delay calculation for Setup views
[10/08 15:24:20    279s] #################################################################################
[10/08 15:24:20    279s] # Design Stage: PreRoute
[10/08 15:24:20    279s] # Design Name: pe64_if_else
[10/08 15:24:20    279s] # Design Mode: 90nm
[10/08 15:24:20    279s] # Analysis Mode: MMMC Non-OCV 
[10/08 15:24:20    279s] # Parasitics Mode: No SPEF/RCDB 
[10/08 15:24:20    279s] # Signoff Settings: SI Off 
[10/08 15:24:20    279s] #################################################################################
[10/08 15:24:20    279s] Calculate delays in BcWc mode...
[10/08 15:24:20    279s] Topological Sorting (REAL = 0:00:00.0, MEM = 1398.4M, InitMEM = 1398.4M)
[10/08 15:24:20    279s] Start delay calculation (fullDC) (1 T). (MEM=1398.43)
[10/08 15:24:20    279s] Start AAE Lib Loading. (MEM=1409.95)
[10/08 15:24:20    279s] End AAE Lib Loading. (MEM=1429.03 CPU=0:00:00.0 Real=0:00:00.0)
[10/08 15:24:20    279s] End AAE Lib Interpolated Model. (MEM=1429.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 15:24:20    279s] First Iteration Infinite Tw... 
[10/08 15:24:20    279s] Total number of fetched objects 203
[10/08 15:24:20    279s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 15:24:20    279s] End delay calculation. (MEM=1481.33 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 15:24:20    279s] End delay calculation (fullDC). (MEM=1454.25 CPU=0:00:00.1 REAL=0:00:00.0)
[10/08 15:24:20    279s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1454.3M) ***
[10/08 15:24:20    279s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:04:40 mem=1454.3M)
[10/08 15:24:20    279s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.923  |  0.923  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    1    |    1    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/08 15:24:20    279s] Density: 69.462%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[10/08 15:24:20    279s] Total CPU time: 0.19 sec
[10/08 15:24:20    279s] Total Real time: 1.0 sec
[10/08 15:24:20    279s] Total Memory Usage: 1422.515625 Mbytes
[10/08 15:24:20    279s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.2), totSession cpu/real = 0:04:39.9/0:39:54.5 (0.1), mem = 1422.5M
[10/08 15:24:20    279s] 
[10/08 15:24:20    279s] =============================================================================================
[10/08 15:24:20    279s]  Final TAT Report for timeDesign #1                                             20.14-s095_1
[10/08 15:24:20    279s] =============================================================================================
[10/08 15:24:20    279s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:24:20    279s] ---------------------------------------------------------------------------------------------
[10/08 15:24:20    279s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:24:20    279s] [ ExtractRC              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/08 15:24:20    279s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/08 15:24:20    279s] [ FullDelayCalc          ]      1   0:00:00.1  (  10.0 % )     0:00:00.1 /  0:00:00.1    1.1
[10/08 15:24:20    279s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.1 % )     0:00:00.8 /  0:00:00.1    0.2
[10/08 15:24:20    279s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:24:20    279s] [ DrvReport              ]      1   0:00:00.7  (  79.9 % )     0:00:00.7 /  0:00:00.0    0.0
[10/08 15:24:20    279s] [ GenerateReports        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:24:20    279s] [ MISC                   ]          0:00:00.0  (   5.3 % )     0:00:00.0 /  0:00:00.1    1.1
[10/08 15:24:20    279s] ---------------------------------------------------------------------------------------------
[10/08 15:24:20    279s]  timeDesign #1 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.2    0.2
[10/08 15:24:20    279s] ---------------------------------------------------------------------------------------------
[10/08 15:24:20    279s] 
[10/08 15:24:20    279s] Info: pop threads available for lower-level modules during optimization.
[10/08 15:27:10    295s] <CMD> report_area
[10/08 15:27:25    297s] <CMD> report_power
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Power Net Detected:
[10/08 15:27:25    297s]         Voltage	    Name
[10/08 15:27:25    297s]              0V	    VSS
[10/08 15:27:25    297s]            1.1V	    VDD
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Begin Power Analysis
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s]              0V	    VSS
[10/08 15:27:25    297s]            1.1V	    VDD
[10/08 15:27:25    297s] Begin Processing Timing Library for Power Calculation
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Begin Processing Timing Library for Power Calculation
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Begin Processing Power Net/Grid for Power Calculation
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1176.09MB/2584.95MB/1213.05MB)
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Begin Processing Timing Window Data for Power Calculation
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1176.21MB/2584.95MB/1213.05MB)
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Begin Processing User Attributes
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1176.27MB/2584.95MB/1213.05MB)
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Begin Processing Signal Activity
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1176.49MB/2584.95MB/1213.05MB)
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Begin Power Computation
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s]       ----------------------------------------------------------
[10/08 15:27:25    297s]       # of cell(s) missing both power/leakage table: 0
[10/08 15:27:25    297s]       # of cell(s) missing power table: 0
[10/08 15:27:25    297s]       # of cell(s) missing leakage table: 0
[10/08 15:27:25    297s]       # of MSMV cell(s) missing power_level: 0
[10/08 15:27:25    297s]       ----------------------------------------------------------
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1176.94MB/2584.95MB/1213.05MB)
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Begin Processing User Attributes
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1176.94MB/2584.95MB/1213.05MB)
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1177.02MB/2584.95MB/1213.05MB)
[10/08 15:27:25    297s] 
[10/08 15:27:25    297s] *



[10/08 15:27:25    297s] Total Power
[10/08 15:27:25    297s] -----------------------------------------------------------------------------------------
[10/08 15:27:25    297s] Total Internal Power:        0.01021513 	   51.9305%
[10/08 15:27:25    297s] Total Switching Power:       0.00407185 	   20.7000%
[10/08 15:27:25    297s] Total Leakage Power:         0.00538378 	   27.3695%
[10/08 15:27:25    297s] Total Power:                 0.01967077
[10/08 15:27:25    297s] -----------------------------------------------------------------------------------------
[10/08 15:45:15    405s] <CMD> setLayerPreference node_layer -isVisible 0
[10/08 15:46:05    410s] <CMD> setLayerPreference node_layer -isVisible 1
[10/08 15:46:27    412s] <CMD> getCTSMode -engine -quiet
[10/08 15:46:49    414s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[10/08 15:46:49    414s] <CMD> optDesign -preCTS
[10/08 15:46:49    414s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1182.8M, totSessionCpu=0:06:55 **
[10/08 15:46:49    414s] Executing: place_opt_design -opt
[10/08 15:46:49    414s] **INFO: User settings:
[10/08 15:46:49    414s] setExtractRCMode -engine                            preRoute
[10/08 15:46:49    414s] setUsefulSkewMode -maxAllowedDelay                  1
[10/08 15:46:49    414s] setUsefulSkewMode -maxSkew                          false
[10/08 15:46:49    414s] setUsefulSkewMode -noBoundary                       false
[10/08 15:46:49    414s] setUsefulSkewMode -useCells                         {BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX6 INVX8 INVXL}
[10/08 15:46:49    414s] setDelayCalMode -enable_high_fanout                 true
[10/08 15:46:49    414s] setDelayCalMode -eng_copyNetPropToNewNet            true
[10/08 15:46:49    414s] setDelayCalMode -engine                             aae
[10/08 15:46:49    414s] setDelayCalMode -ignoreNetLoad                      false
[10/08 15:46:49    414s] setDelayCalMode -socv_accuracy_mode                 low
[10/08 15:46:49    414s] setOptMode -fixCap                                  true
[10/08 15:46:49    414s] setOptMode -fixFanoutLoad                           false
[10/08 15:46:49    414s] setOptMode -fixTran                                 true
[10/08 15:46:49    414s] setPlaceMode -place_design_floorplan_mode           false
[10/08 15:46:49    414s] setPlaceMode -place_detail_check_route              false
[10/08 15:46:49    414s] setPlaceMode -place_detail_preserve_routing         true
[10/08 15:46:49    414s] setPlaceMode -place_detail_remove_affected_routing  false
[10/08 15:46:49    414s] setPlaceMode -place_detail_swap_eeq_cells           false
[10/08 15:46:49    414s] setPlaceMode -place_global_clock_gate_aware         true
[10/08 15:46:49    414s] setPlaceMode -place_global_cong_effort              auto
[10/08 15:46:49    414s] setPlaceMode -place_global_ignore_scan              true
[10/08 15:46:49    414s] setPlaceMode -place_global_ignore_spare             false
[10/08 15:46:49    414s] setPlaceMode -place_global_module_aware_spare       false
[10/08 15:46:49    414s] setPlaceMode -place_global_place_io_pins            true
[10/08 15:46:49    414s] setPlaceMode -place_global_reorder_scan             true
[10/08 15:46:49    414s] setPlaceMode -powerDriven                           false
[10/08 15:46:49    414s] setPlaceMode -timingDriven                          true
[10/08 15:46:49    414s] setAnalysisMode -checkType                          setup
[10/08 15:46:49    414s] setAnalysisMode -clkSrcPath                         true
[10/08 15:46:49    414s] setAnalysisMode -clockPropagation                   forcedIdeal
[10/08 15:46:49    414s] setAnalysisMode -virtualIPO                         false
[10/08 15:46:49    414s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[10/08 15:46:49    414s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[10/08 15:46:49    414s] 
[10/08 15:46:49    414s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:06:54.8/1:02:23.2 (0.1), mem = 1422.8M
[10/08 15:46:49    414s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[10/08 15:46:49    414s] *** Starting GigaPlace ***
[10/08 15:46:49    414s] #optDebug: fT-E <X 2 3 1 0>
[10/08 15:46:49    414s] OPERPROF: Starting DPlace-Init at level 1, MEM:1422.8M
[10/08 15:46:49    414s] z: 2, totalTracks: 1
[10/08 15:46:49    414s] z: 4, totalTracks: 1
[10/08 15:46:49    414s] z: 6, totalTracks: 1
[10/08 15:46:49    414s] z: 8, totalTracks: 1
[10/08 15:46:49    414s] #spOpts: mergeVia=F 
[10/08 15:46:49    414s] All LLGs are deleted
[10/08 15:46:49    414s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1422.8M
[10/08 15:46:49    414s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1422.8M
[10/08 15:46:49    414s] # Building pe64_if_else llgBox search-tree.
[10/08 15:46:49    414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1422.8M
[10/08 15:46:49    414s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1422.8M
[10/08 15:46:49    414s] Core basic site is gsclib090site
[10/08 15:46:49    414s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1422.8M
[10/08 15:46:49    414s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.002, MEM:1439.6M
[10/08 15:46:49    414s] SiteArray: non-trimmed site array dimensions = 11 x 103
[10/08 15:46:49    414s] SiteArray: use 12,288 bytes
[10/08 15:46:49    414s] SiteArray: current memory after site array memory allocation 1439.6M
[10/08 15:46:49    414s] SiteArray: FP blocked sites are writable
[10/08 15:46:49    414s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/08 15:46:49    414s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:     Starting CMU at level 3, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1439.6M
[10/08 15:46:49    414s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1439.6MB).
[10/08 15:46:49    414s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1439.6M
[10/08 15:46:49    414s] All LLGs are deleted
[10/08 15:46:49    414s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:1439.6M
[10/08 15:46:49    414s] *** GlobalPlace #1 [begin] : totSession cpu/real = 0:06:54.9/1:02:23.2 (0.1), mem = 1439.6M
[10/08 15:46:49    414s] VSMManager cleared!
[10/08 15:46:49    414s] *** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:54.9/1:02:23.2 (0.1), mem = 1439.6M
[10/08 15:46:49    414s] 
[10/08 15:46:49    414s] =============================================================================================
[10/08 15:46:49    414s]  Step TAT Report for GlobalPlace #1                                             20.14-s095_1
[10/08 15:46:49    414s] =============================================================================================
[10/08 15:46:49    414s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:46:49    414s] ---------------------------------------------------------------------------------------------
[10/08 15:46:49    414s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:49    414s] ---------------------------------------------------------------------------------------------
[10/08 15:46:49    414s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:49    414s] ---------------------------------------------------------------------------------------------
[10/08 15:46:49    414s] 
[10/08 15:46:49    414s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1182.6M, totSessionCpu=0:06:55 **
[10/08 15:46:49    414s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/08 15:46:49    414s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:49    414s] *** InitOpt #1 [begin] : totSession cpu/real = 0:06:54.9/1:02:23.2 (0.1), mem = 1439.6M
[10/08 15:46:49    414s] GigaOpt running with 1 threads.
[10/08 15:46:49    414s] Info: 1 threads available for lower-level modules during optimization.
[10/08 15:46:49    414s] OPERPROF: Starting DPlace-Init at level 1, MEM:1439.6M
[10/08 15:46:49    414s] z: 2, totalTracks: 1
[10/08 15:46:49    414s] z: 4, totalTracks: 1
[10/08 15:46:49    414s] z: 6, totalTracks: 1
[10/08 15:46:49    414s] z: 8, totalTracks: 1
[10/08 15:46:49    414s] #spOpts: minPadR=1.1 mergeVia=F 
[10/08 15:46:49    414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1439.6M
[10/08 15:46:49    414s] Core basic site is gsclib090site
[10/08 15:46:49    414s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1439.6M
[10/08 15:46:49    414s] Fast DP-INIT is on for default
[10/08 15:46:49    414s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/08 15:46:49    414s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:     Starting CMU at level 3, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1439.6M
[10/08 15:46:49    414s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1439.6MB).
[10/08 15:46:49    414s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1439.6M
[10/08 15:46:49    414s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1439.6M
[10/08 15:46:49    414s] 
[10/08 15:46:49    414s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/08 15:46:49    414s] Summary for sequential cells identification: 
[10/08 15:46:49    414s]   Identified SBFF number: 112
[10/08 15:46:49    414s]   Identified MBFF number: 0
[10/08 15:46:49    414s]   Identified SB Latch number: 0
[10/08 15:46:49    414s]   Identified MB Latch number: 0
[10/08 15:46:49    414s]   Not identified SBFF number: 8
[10/08 15:46:49    414s]   Not identified MBFF number: 0
[10/08 15:46:49    414s]   Not identified SB Latch number: 0
[10/08 15:46:49    414s]   Not identified MB Latch number: 0
[10/08 15:46:49    414s]   Number of sequential cells which are not FFs: 32
[10/08 15:46:49    414s]  Visiting view : bc
[10/08 15:46:49    414s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[10/08 15:46:49    414s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[10/08 15:46:49    414s]  Visiting view : wc
[10/08 15:46:49    414s]    : PowerDomain = none : Weighted F : unweighted  = 36.20 (1.000) with rcCorner = 0
[10/08 15:46:49    414s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[10/08 15:46:49    414s] TLC MultiMap info (StdDelay):
[10/08 15:46:49    414s]   : max + slow + 1 + no RcCorner := 30.3ps
[10/08 15:46:49    414s]   : max + slow + 1 + Rc := 36.2ps
[10/08 15:46:49    414s]   : min + fast + 1 + no RcCorner := 9.9ps
[10/08 15:46:49    414s]   : min + fast + 1 + Rc := 12ps
[10/08 15:46:49    414s]  Setting StdDelay to: 12ps
[10/08 15:46:49    414s] 
[10/08 15:46:49    414s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/08 15:46:49    414s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:49    414s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:49    414s] 
[10/08 15:46:49    414s] Creating Lib Analyzer ...
[10/08 15:46:49    414s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:49    414s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[10/08 15:46:49    414s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/08 15:46:49    414s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/08 15:46:49    414s] 
[10/08 15:46:49    414s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:46:50    415s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:55 mem=1447.6M
[10/08 15:46:50    415s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:55 mem=1447.6M
[10/08 15:46:50    415s] Creating Lib Analyzer, finished. 
[10/08 15:46:50    415s] #optDebug: fT-S <1 2 3 1 0>
[10/08 15:46:50    415s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1189.0M, totSessionCpu=0:06:55 **
[10/08 15:46:50    415s] *** optDesign -preCTS ***
[10/08 15:46:50    415s] DRC Margin: user margin 0.0; extra margin 0.2
[10/08 15:46:50    415s] Setup Target Slack: user slack 0; extra slack 0.0
[10/08 15:46:50    415s] Hold Target Slack: user slack 0
[10/08 15:46:50    415s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1445.6M
[10/08 15:46:50    415s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1445.6M
[10/08 15:46:50    415s] 
[10/08 15:46:50    415s] TimeStamp Deleting Cell Server Begin ...
[10/08 15:46:50    415s] Deleting Lib Analyzer.
[10/08 15:46:50    415s] 
[10/08 15:46:50    415s] TimeStamp Deleting Cell Server End ...
[10/08 15:46:50    415s] Multi-VT timing optimization disabled based on library information.
[10/08 15:46:50    415s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/08 15:46:50    415s] 
[10/08 15:46:50    415s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/08 15:46:50    415s] Summary for sequential cells identification: 
[10/08 15:46:50    415s]   Identified SBFF number: 112
[10/08 15:46:50    415s]   Identified MBFF number: 0
[10/08 15:46:50    415s]   Identified SB Latch number: 0
[10/08 15:46:50    415s]   Identified MB Latch number: 0
[10/08 15:46:50    415s]   Not identified SBFF number: 8
[10/08 15:46:50    415s]   Not identified MBFF number: 0
[10/08 15:46:50    415s]   Not identified SB Latch number: 0
[10/08 15:46:50    415s]   Not identified MB Latch number: 0
[10/08 15:46:50    415s]   Number of sequential cells which are not FFs: 32
[10/08 15:46:50    415s]  Visiting view : bc
[10/08 15:46:50    415s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[10/08 15:46:50    415s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[10/08 15:46:50    415s]  Visiting view : wc
[10/08 15:46:50    415s]    : PowerDomain = none : Weighted F : unweighted  = 36.20 (1.000) with rcCorner = 0
[10/08 15:46:50    415s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[10/08 15:46:50    415s] TLC MultiMap info (StdDelay):
[10/08 15:46:50    415s]   : max + slow + 1 + no RcCorner := 30.3ps
[10/08 15:46:50    415s]   : max + slow + 1 + Rc := 36.2ps
[10/08 15:46:50    415s]   : min + fast + 1 + no RcCorner := 9.9ps
[10/08 15:46:50    415s]   : min + fast + 1 + Rc := 12ps
[10/08 15:46:50    415s]  Setting StdDelay to: 12ps
[10/08 15:46:50    415s] 
[10/08 15:46:50    415s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/08 15:46:50    415s] 
[10/08 15:46:50    415s] TimeStamp Deleting Cell Server Begin ...
[10/08 15:46:50    415s] 
[10/08 15:46:50    415s] TimeStamp Deleting Cell Server End ...
[10/08 15:46:50    415s] 
[10/08 15:46:50    415s] Creating Lib Analyzer ...
[10/08 15:46:50    415s] 
[10/08 15:46:50    415s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/08 15:46:50    415s] Summary for sequential cells identification: 
[10/08 15:46:50    415s]   Identified SBFF number: 112
[10/08 15:46:50    415s]   Identified MBFF number: 0
[10/08 15:46:50    415s]   Identified SB Latch number: 0
[10/08 15:46:50    415s]   Identified MB Latch number: 0
[10/08 15:46:50    415s]   Not identified SBFF number: 8
[10/08 15:46:50    415s]   Not identified MBFF number: 0
[10/08 15:46:50    415s]   Not identified SB Latch number: 0
[10/08 15:46:50    415s]   Not identified MB Latch number: 0
[10/08 15:46:50    415s]   Number of sequential cells which are not FFs: 32
[10/08 15:46:50    415s]  Visiting view : bc
[10/08 15:46:50    415s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[10/08 15:46:50    415s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[10/08 15:46:50    415s]  Visiting view : wc
[10/08 15:46:50    415s]    : PowerDomain = none : Weighted F : unweighted  = 36.20 (1.000) with rcCorner = 0
[10/08 15:46:50    415s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[10/08 15:46:50    415s] TLC MultiMap info (StdDelay):
[10/08 15:46:50    415s]   : max + slow + 1 + no RcCorner := 30.3ps
[10/08 15:46:50    415s]   : max + slow + 1 + Rc := 36.2ps
[10/08 15:46:50    415s]   : min + fast + 1 + no RcCorner := 9.9ps
[10/08 15:46:50    415s]   : min + fast + 1 + Rc := 12ps
[10/08 15:46:50    415s]  Setting StdDelay to: 12ps
[10/08 15:46:50    415s] 
[10/08 15:46:50    415s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/08 15:46:50    415s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:50    415s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[10/08 15:46:50    415s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/08 15:46:50    415s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/08 15:46:50    415s] 
[10/08 15:46:50    415s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:46:50    416s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:56 mem=1445.6M
[10/08 15:46:50    416s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:56 mem=1445.6M
[10/08 15:46:50    416s] Creating Lib Analyzer, finished. 
[10/08 15:46:50    416s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1445.6M
[10/08 15:46:50    416s] All LLGs are deleted
[10/08 15:46:50    416s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1445.6M
[10/08 15:46:50    416s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1445.6M
[10/08 15:46:50    416s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1445.6M
[10/08 15:46:50    416s] ### Creating LA Mngr. totSessionCpu=0:06:56 mem=1445.6M
[10/08 15:46:50    416s] ### Creating LA Mngr, finished. totSessionCpu=0:06:56 mem=1445.6M
[10/08 15:46:50    416s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Import and model ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Create place DB ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Import place data ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read instances and placement ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Number of ignored instance 0
[10/08 15:46:50    416s] (I)       Number of inbound cells 0
[10/08 15:46:50    416s] (I)       Number of opened ILM blockages 0
[10/08 15:46:50    416s] (I)       Number of instances temporarily fixed by detailed placement 0
[10/08 15:46:50    416s] (I)       numMoveCells=139, numMacros=0  numPads=71  numMultiRowHeightInsts=0
[10/08 15:46:50    416s] (I)       cell height: 5220, count: 139
[10/08 15:46:50    416s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read nets ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Number of nets = 203 ( 0 ignored )
[10/08 15:46:50    416s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Read rows... (mem=1445.6M)
[10/08 15:46:50    416s] (I)       Done Read rows (cpu=0.000s, mem=1445.6M)
[10/08 15:46:50    416s] (I)       Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[10/08 15:46:50    416s] (I)       Read module constraints... (mem=1445.6M)
[10/08 15:46:50    416s] (I)       Done Read module constraints (cpu=0.000s, mem=1445.6M)
[10/08 15:46:50    416s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Create route DB ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       == Non-default Options ==
[10/08 15:46:50    416s] (I)       Maximum routing layer                              : 9
[10/08 15:46:50    416s] (I)       Buffering-aware routing                            : true
[10/08 15:46:50    416s] (I)       Spread congestion away from blockages              : true
[10/08 15:46:50    416s] (I)       Number of threads                                  : 1
[10/08 15:46:50    416s] (I)       Overflow penalty cost                              : 10
[10/08 15:46:50    416s] (I)       Punch through distance                             : 828.357000
[10/08 15:46:50    416s] (I)       Source-to-sink ratio                               : 0.300000
[10/08 15:46:50    416s] (I)       Method to set GCell size                           : row
[10/08 15:46:50    416s] (I)       Counted 274 PG shapes. We will not process PG shapes layer by layer.
[10/08 15:46:50    416s] (I)       Started Import route data (1T) ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Use row-based GCell size
[10/08 15:46:50    416s] (I)       Use row-based GCell align
[10/08 15:46:50    416s] (I)       GCell unit size   : 5220
[10/08 15:46:50    416s] (I)       GCell multiplier  : 1
[10/08 15:46:50    416s] (I)       GCell row height  : 5220
[10/08 15:46:50    416s] (I)       Actual row height : 5220
[10/08 15:46:50    416s] (I)       GCell align ref   : 12180 12180
[10/08 15:46:50    416s] [NR-eGR] Track table information for default rule: 
[10/08 15:46:50    416s] [NR-eGR] Metal1 has no routable track
[10/08 15:46:50    416s] [NR-eGR] Metal2 has single uniform track structure
[10/08 15:46:50    416s] [NR-eGR] Metal3 has single uniform track structure
[10/08 15:46:50    416s] [NR-eGR] Metal4 has single uniform track structure
[10/08 15:46:50    416s] [NR-eGR] Metal5 has single uniform track structure
[10/08 15:46:50    416s] [NR-eGR] Metal6 has single uniform track structure
[10/08 15:46:50    416s] [NR-eGR] Metal7 has single uniform track structure
[10/08 15:46:50    416s] [NR-eGR] Metal8 has single uniform track structure
[10/08 15:46:50    416s] [NR-eGR] Metal9 has single uniform track structure
[10/08 15:46:50    416s] (I)       =============== Default via ================
[10/08 15:46:50    416s] (I)       +---+------------------+-------------------+
[10/08 15:46:50    416s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[10/08 15:46:50    416s] (I)       +---+------------------+-------------------+
[10/08 15:46:50    416s] (I)       | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[10/08 15:46:50    416s] (I)       | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[10/08 15:46:50    416s] (I)       | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[10/08 15:46:50    416s] (I)       | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[10/08 15:46:50    416s] (I)       | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[10/08 15:46:50    416s] (I)       | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[10/08 15:46:50    416s] (I)       | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[10/08 15:46:50    416s] (I)       | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[10/08 15:46:50    416s] (I)       +---+------------------+-------------------+
[10/08 15:46:50    416s] (I)       Started Read blockages ( Layer 2-9 ) ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read routing blockages ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read instance blockages ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read PG blockages ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] Read 432 PG shapes
[10/08 15:46:50    416s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read boundary cut boxes ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] #Routing Blockages  : 0
[10/08 15:46:50    416s] [NR-eGR] #Instance Blockages : 0
[10/08 15:46:50    416s] [NR-eGR] #PG Blockages       : 432
[10/08 15:46:50    416s] [NR-eGR] #Halo Blockages     : 0
[10/08 15:46:50    416s] [NR-eGR] #Boundary Blockages : 0
[10/08 15:46:50    416s] (I)       Finished Read blockages ( Layer 2-9 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read blackboxes ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/08 15:46:50    416s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read prerouted ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/08 15:46:50    416s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read unlegalized nets ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read nets ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] Read numTotalNets=203  numIgnoredNets=0
[10/08 15:46:50    416s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Set up via pillars ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       early_global_route_priority property id does not exist.
[10/08 15:46:50    416s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Model blockages into capacity
[10/08 15:46:50    416s] (I)       Read Num Blocks=432  Num Prerouted Wires=0  Num CS=0
[10/08 15:46:50    416s] (I)       Started Initialize 3D capacity ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Layer 1 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:50    416s] (I)       Layer 2 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:50    416s] (I)       Layer 3 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:50    416s] (I)       Layer 4 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:50    416s] (I)       Layer 5 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:50    416s] (I)       Layer 6 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:50    416s] (I)       Layer 7 (V) : #blockages 84 : #preroutes 0
[10/08 15:46:50    416s] (I)       Layer 8 (H) : #blockages 60 : #preroutes 0
[10/08 15:46:50    416s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       -- layer congestion ratio --
[10/08 15:46:50    416s] (I)       Layer 1 : 0.100000
[10/08 15:46:50    416s] (I)       Layer 2 : 0.700000
[10/08 15:46:50    416s] (I)       Layer 3 : 0.700000
[10/08 15:46:50    416s] (I)       Layer 4 : 0.700000
[10/08 15:46:50    416s] (I)       Layer 5 : 0.700000
[10/08 15:46:50    416s] (I)       Layer 6 : 0.700000
[10/08 15:46:50    416s] (I)       Layer 7 : 0.700000
[10/08 15:46:50    416s] (I)       Layer 8 : 0.700000
[10/08 15:46:50    416s] (I)       Layer 9 : 0.700000
[10/08 15:46:50    416s] (I)       ----------------------------
[10/08 15:46:50    416s] (I)       Number of ignored nets                =      0
[10/08 15:46:50    416s] (I)       Number of connected nets              =      0
[10/08 15:46:50    416s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/08 15:46:50    416s] (I)       Number of clock nets                  =      0.  Ignored: No
[10/08 15:46:50    416s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/08 15:46:50    416s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/08 15:46:50    416s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/08 15:46:50    416s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/08 15:46:50    416s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/08 15:46:50    416s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/08 15:46:50    416s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/08 15:46:50    416s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Read aux data ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Constructing bin map
[10/08 15:46:50    416s] (I)       Initialize bin information with width=10440 height=10440
[10/08 15:46:50    416s] (I)       Done constructing bin map
[10/08 15:46:50    416s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Others data preparation ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Create route kernel ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Ndr track 0 does not exist
[10/08 15:46:50    416s] (I)       ---------------------Grid Graph Info--------------------
[10/08 15:46:50    416s] (I)       Routing area        : (0, 0) - (84100, 81780)
[10/08 15:46:50    416s] (I)       Core area           : (12180, 12180) - (71920, 69600)
[10/08 15:46:50    416s] (I)       Site width          :   580  (dbu)
[10/08 15:46:50    416s] (I)       Row height          :  5220  (dbu)
[10/08 15:46:50    416s] (I)       GCell row height    :  5220  (dbu)
[10/08 15:46:50    416s] (I)       GCell width         :  5220  (dbu)
[10/08 15:46:50    416s] (I)       GCell height        :  5220  (dbu)
[10/08 15:46:50    416s] (I)       Grid                :    16    16     9
[10/08 15:46:50    416s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[10/08 15:46:50    416s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[10/08 15:46:50    416s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[10/08 15:46:50    416s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[10/08 15:46:50    416s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[10/08 15:46:50    416s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[10/08 15:46:50    416s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[10/08 15:46:50    416s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[10/08 15:46:50    416s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[10/08 15:46:50    416s] (I)       Total num of tracks :     0   145   141   145   141   145   141    47    46
[10/08 15:46:50    416s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/08 15:46:50    416s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/08 15:46:50    416s] (I)       --------------------------------------------------------
[10/08 15:46:50    416s] 
[10/08 15:46:50    416s] [NR-eGR] ============ Routing rule table ============
[10/08 15:46:50    416s] [NR-eGR] Rule id: 0  Nets: 203 
[10/08 15:46:50    416s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/08 15:46:50    416s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[10/08 15:46:50    416s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/08 15:46:50    416s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/08 15:46:50    416s] [NR-eGR] ========================================
[10/08 15:46:50    416s] [NR-eGR] 
[10/08 15:46:50    416s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/08 15:46:50    416s] (I)       blocked tracks on layer2 : = 362 / 2320 (15.60%)
[10/08 15:46:50    416s] (I)       blocked tracks on layer3 : = 168 / 2256 (7.45%)
[10/08 15:46:50    416s] (I)       blocked tracks on layer4 : = 362 / 2320 (15.60%)
[10/08 15:46:50    416s] (I)       blocked tracks on layer5 : = 168 / 2256 (7.45%)
[10/08 15:46:50    416s] (I)       blocked tracks on layer6 : = 362 / 2320 (15.60%)
[10/08 15:46:50    416s] (I)       blocked tracks on layer7 : = 168 / 2256 (7.45%)
[10/08 15:46:50    416s] (I)       blocked tracks on layer8 : = 482 / 752 (64.10%)
[10/08 15:46:50    416s] (I)       blocked tracks on layer9 : = 469 / 736 (63.72%)
[10/08 15:46:50    416s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Reset routing kernel
[10/08 15:46:50    416s] (I)       Started Global Routing ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Initialization ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       totalPins=570  totalGlobalPin=518 (90.88%)
[10/08 15:46:50    416s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Net group 1 ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Generate topology ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       total 2D Cap : 13495 = (6631 H, 6864 V)
[10/08 15:46:50    416s] (I)       #blocked areas for congestion spreading : 0
[10/08 15:46:50    416s] [NR-eGR] Layer group 1: route 203 net(s) in layer range [2, 9]
[10/08 15:46:50    416s] (I)       
[10/08 15:46:50    416s] (I)       ============  Phase 1a Route ============
[10/08 15:46:50    416s] (I)       Started Phase 1a ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Pattern routing (1T) ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Usage: 603 = (278 H, 325 V) = (4.19% H, 4.73% V) = (7.256e+02um H, 8.482e+02um V)
[10/08 15:46:50    416s] (I)       Started Add via demand to 2D ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       
[10/08 15:46:50    416s] (I)       ============  Phase 1b Route ============
[10/08 15:46:50    416s] (I)       Started Phase 1b ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Usage: 603 = (278 H, 325 V) = (4.19% H, 4.73% V) = (7.256e+02um H, 8.482e+02um V)
[10/08 15:46:50    416s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.573830e+03um
[10/08 15:46:50    416s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[10/08 15:46:50    416s] (I)       Congestion threshold : each 60.00, sum 90.00
[10/08 15:46:50    416s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       
[10/08 15:46:50    416s] (I)       ============  Phase 1c Route ============
[10/08 15:46:50    416s] (I)       Started Phase 1c ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Usage: 603 = (278 H, 325 V) = (4.19% H, 4.73% V) = (7.256e+02um H, 8.482e+02um V)
[10/08 15:46:50    416s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       
[10/08 15:46:50    416s] (I)       ============  Phase 1d Route ============
[10/08 15:46:50    416s] (I)       Started Phase 1d ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Usage: 603 = (278 H, 325 V) = (4.19% H, 4.73% V) = (7.256e+02um H, 8.482e+02um V)
[10/08 15:46:50    416s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       
[10/08 15:46:50    416s] (I)       ============  Phase 1e Route ============
[10/08 15:46:50    416s] (I)       Started Phase 1e ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Route legalization ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Usage: 603 = (278 H, 325 V) = (4.19% H, 4.73% V) = (7.256e+02um H, 8.482e+02um V)
[10/08 15:46:50    416s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.573830e+03um
[10/08 15:46:50    416s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       
[10/08 15:46:50    416s] (I)       ============  Phase 1l Route ============
[10/08 15:46:50    416s] (I)       Started Phase 1l ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Layer assignment (1T) ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Clean cong LA ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/08 15:46:50    416s] (I)       Layer  2:       2052       470         0           0        2160    ( 0.00%) 
[10/08 15:46:50    416s] (I)       Layer  3:       2007       248         0           0        2160    ( 0.00%) 
[10/08 15:46:50    416s] (I)       Layer  4:       2052        56         0           0        2160    ( 0.00%) 
[10/08 15:46:50    416s] (I)       Layer  5:       2007        18         0           0        2160    ( 0.00%) 
[10/08 15:46:50    416s] (I)       Layer  6:       2052         1         0           0        2160    ( 0.00%) 
[10/08 15:46:50    416s] (I)       Layer  7:       2007         0         0           0        2160    ( 0.00%) 
[10/08 15:46:50    416s] (I)       Layer  8:        255         0         0         414         306    (57.50%) 
[10/08 15:46:50    416s] (I)       Layer  9:        246         0         0         393         327    (54.58%) 
[10/08 15:46:50    416s] (I)       Total:         12678       793         0         807       13593    ( 5.60%) 
[10/08 15:46:50    416s] (I)       
[10/08 15:46:50    416s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/08 15:46:50    416s] [NR-eGR]                        OverCon            
[10/08 15:46:50    416s] [NR-eGR]                         #Gcell     %Gcell
[10/08 15:46:50    416s] [NR-eGR]       Layer                (0)    OverCon 
[10/08 15:46:50    416s] [NR-eGR] ----------------------------------------------
[10/08 15:46:50    416s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:50    416s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:50    416s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:50    416s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:50    416s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:50    416s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:50    416s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:50    416s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:50    416s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:50    416s] [NR-eGR] ----------------------------------------------
[10/08 15:46:50    416s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/08 15:46:50    416s] [NR-eGR] 
[10/08 15:46:50    416s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Export 3D cong map ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       total 2D Cap : 13556 = (6658 H, 6898 V)
[10/08 15:46:50    416s] (I)       Started Export 2D cong map ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/08 15:46:50    416s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/08 15:46:50    416s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Free existing wires ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       ============= Track Assignment ============
[10/08 15:46:50    416s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Track Assignment (1T) ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[10/08 15:46:50    416s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Run Multi-thread track assignment
[10/08 15:46:50    416s] (I)       Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Export ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] Started Export DB wires ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] Started Export all nets ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] Started Set wire vias ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] [NR-eGR] --------------------------------------------------------------------------
[10/08 15:46:50    416s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 499
[10/08 15:46:50    416s] [NR-eGR] Metal2  (2V) length: 8.101250e+02um, number of vias: 649
[10/08 15:46:50    416s] [NR-eGR] Metal3  (3H) length: 7.122400e+02um, number of vias: 56
[10/08 15:46:50    416s] [NR-eGR] Metal4  (4V) length: 1.471850e+02um, number of vias: 18
[10/08 15:46:50    416s] [NR-eGR] Metal5  (5H) length: 9.744000e+01um, number of vias: 8
[10/08 15:46:50    416s] [NR-eGR] Metal6  (6V) length: 9.425000e+00um, number of vias: 0
[10/08 15:46:50    416s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[10/08 15:46:50    416s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[10/08 15:46:50    416s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[10/08 15:46:50    416s] [NR-eGR] Total length: 1.776415e+03um, number of vias: 1230
[10/08 15:46:50    416s] [NR-eGR] --------------------------------------------------------------------------
[10/08 15:46:50    416s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[10/08 15:46:50    416s] [NR-eGR] --------------------------------------------------------------------------
[10/08 15:46:50    416s] (I)       Started Update net boxes ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Started Update timing ( Curr Mem: 1445.58 MB )
[10/08 15:46:50    416s] (I)       Finished Update timing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1436.06 MB )
[10/08 15:46:50    416s] (I)       Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1436.06 MB )
[10/08 15:46:50    416s] (I)       Started Postprocess design ( Curr Mem: 1436.06 MB )
[10/08 15:46:50    416s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1434.06 MB )
[10/08 15:46:50    416s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1434.06 MB )
[10/08 15:46:50    416s] Extraction called for design 'pe64_if_else' of instances=139 and nets=205 using extraction engine 'preRoute' .
[10/08 15:46:50    416s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/08 15:46:50    416s] Type 'man IMPEXT-3530' for more detail.
[10/08 15:46:50    416s] PreRoute RC Extraction called for design pe64_if_else.
[10/08 15:46:50    416s] RC Extraction called in multi-corner(1) mode.
[10/08 15:46:50    416s] RCMode: PreRoute
[10/08 15:46:50    416s]       RC Corner Indexes            0   
[10/08 15:46:50    416s] Capacitance Scaling Factor   : 1.00000 
[10/08 15:46:50    416s] Resistance Scaling Factor    : 1.00000 
[10/08 15:46:50    416s] Clock Cap. Scaling Factor    : 1.00000 
[10/08 15:46:50    416s] Clock Res. Scaling Factor    : 1.00000 
[10/08 15:46:50    416s] Shrink Factor                : 1.00000
[10/08 15:46:50    416s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/08 15:46:50    416s] Using Quantus QRC technology file ...
[10/08 15:46:50    416s] LayerId::1 widthSet size::1
[10/08 15:46:50    416s] LayerId::2 widthSet size::1
[10/08 15:46:50    416s] LayerId::3 widthSet size::1
[10/08 15:46:50    416s] LayerId::4 widthSet size::1
[10/08 15:46:50    416s] LayerId::5 widthSet size::1
[10/08 15:46:50    416s] LayerId::6 widthSet size::1
[10/08 15:46:50    416s] LayerId::7 widthSet size::1
[10/08 15:46:50    416s] LayerId::8 widthSet size::1
[10/08 15:46:50    416s] LayerId::9 widthSet size::1
[10/08 15:46:50    416s] Updating RC grid for preRoute extraction ...
[10/08 15:46:50    416s] eee: pegSigSF::1.070000
[10/08 15:46:50    416s] Initializing multi-corner resistance tables ...
[10/08 15:46:50    416s] eee: l::1 avDens::0.048225 usedTrk::17.360920 availTrk::360.000000 sigTrk::17.360920
[10/08 15:46:50    416s] eee: l::2 avDens::0.086220 usedTrk::31.039273 availTrk::360.000000 sigTrk::31.039273
[10/08 15:46:50    416s] eee: l::3 avDens::0.075802 usedTrk::27.288889 availTrk::360.000000 sigTrk::27.288889
[10/08 15:46:50    416s] eee: l::4 avDens::0.015665 usedTrk::5.639272 availTrk::360.000000 sigTrk::5.639272
[10/08 15:46:50    416s] eee: l::5 avDens::0.010370 usedTrk::3.733333 availTrk::360.000000 sigTrk::3.733333
[10/08 15:46:50    416s] eee: l::6 avDens::0.001337 usedTrk::0.361111 availTrk::270.000000 sigTrk::0.361111
[10/08 15:46:50    416s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 15:46:50    416s] eee: l::8 avDens::0.116858 usedTrk::14.022989 availTrk::120.000000 sigTrk::14.022989
[10/08 15:46:50    416s] eee: l::9 avDens::0.120562 usedTrk::14.467433 availTrk::120.000000 sigTrk::14.467433
[10/08 15:46:50    416s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:46:50    416s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.143013 ; aWlH: 0.000000 ; Pmax: 0.813600 ; wcR: 0.700000 ; newSi: 0.081700 ; pMod: 83 ; 
[10/08 15:46:50    416s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1434.062M)
[10/08 15:46:50    416s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1434.1M
[10/08 15:46:50    416s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1434.1M
[10/08 15:46:50    416s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1434.1M
[10/08 15:46:50    416s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1434.1M
[10/08 15:46:50    416s] Fast DP-INIT is on for default
[10/08 15:46:50    416s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1434.1M
[10/08 15:46:50    416s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1434.1M
[10/08 15:46:50    416s] Starting delay calculation for Setup views
[10/08 15:46:50    416s] #################################################################################
[10/08 15:46:50    416s] # Design Stage: PreRoute
[10/08 15:46:50    416s] # Design Name: pe64_if_else
[10/08 15:46:50    416s] # Design Mode: 90nm
[10/08 15:46:50    416s] # Analysis Mode: MMMC Non-OCV 
[10/08 15:46:50    416s] # Parasitics Mode: No SPEF/RCDB 
[10/08 15:46:50    416s] # Signoff Settings: SI Off 
[10/08 15:46:50    416s] #################################################################################
[10/08 15:46:50    416s] Calculate delays in BcWc mode...
[10/08 15:46:50    416s] Topological Sorting (REAL = 0:00:00.0, MEM = 1434.1M, InitMEM = 1434.1M)
[10/08 15:46:50    416s] Start delay calculation (fullDC) (1 T). (MEM=1434.07)
[10/08 15:46:50    416s] End AAE Lib Interpolated Model. (MEM=1445.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 15:46:50    416s] Total number of fetched objects 203
[10/08 15:46:50    416s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 15:46:50    416s] End delay calculation. (MEM=1461.27 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 15:46:50    416s] End delay calculation (fullDC). (MEM=1461.27 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 15:46:50    416s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1461.3M) ***
[10/08 15:46:50    416s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:06:56 mem=1461.3M)
[10/08 15:46:50    416s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.923  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|    1    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.462%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1195.4M, totSessionCpu=0:06:56 **
[10/08 15:46:50    416s] *** InitOpt #1 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:56.2/1:02:24.6 (0.1), mem = 1431.5M
[10/08 15:46:50    416s] 
[10/08 15:46:50    416s] =============================================================================================
[10/08 15:46:50    416s]  Step TAT Report for InitOpt #1                                                 20.14-s095_1
[10/08 15:46:50    416s] =============================================================================================
[10/08 15:46:50    416s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:46:50    416s] ---------------------------------------------------------------------------------------------
[10/08 15:46:50    416s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:50    416s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.2
[10/08 15:46:50    416s] [ ExtractRC              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:50    416s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[10/08 15:46:50    416s] [ FullDelayCalc          ]      1   0:00:00.1  (   3.7 % )     0:00:00.1 /  0:00:00.1    1.0
[10/08 15:46:50    416s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[10/08 15:46:50    416s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:50    416s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:50    416s] [ CellServerInit         ]      3   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.4
[10/08 15:46:50    416s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  83.6 % )     0:00:01.2 /  0:00:01.2    1.0
[10/08 15:46:50    416s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:50    416s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:50    416s] [ MISC                   ]          0:00:00.1  (   7.0 % )     0:00:00.1 /  0:00:00.1    0.7
[10/08 15:46:50    416s] ---------------------------------------------------------------------------------------------
[10/08 15:46:50    416s]  InitOpt #1 TOTAL                   0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[10/08 15:46:50    416s] ---------------------------------------------------------------------------------------------
[10/08 15:46:50    416s] 
[10/08 15:46:50    416s] ** INFO : this run is activating medium effort placeOptDesign flow
[10/08 15:46:50    416s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/08 15:46:50    416s] ### Creating PhyDesignMc. totSessionCpu=0:06:56 mem=1431.5M
[10/08 15:46:50    416s] OPERPROF: Starting DPlace-Init at level 1, MEM:1431.5M
[10/08 15:46:50    416s] z: 2, totalTracks: 1
[10/08 15:46:50    416s] z: 4, totalTracks: 1
[10/08 15:46:50    416s] z: 6, totalTracks: 1
[10/08 15:46:50    416s] z: 8, totalTracks: 1
[10/08 15:46:50    416s] #spOpts: minPadR=1.1 mergeVia=F 
[10/08 15:46:50    416s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF:     Starting CMU at level 3, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1431.5M
[10/08 15:46:50    416s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1431.5MB).
[10/08 15:46:50    416s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1431.5M
[10/08 15:46:50    416s] TotalInstCnt at PhyDesignMc Initialization: 139
[10/08 15:46:50    416s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:56 mem=1431.5M
[10/08 15:46:50    416s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1431.5M
[10/08 15:46:50    416s] TotalInstCnt at PhyDesignMc Destruction: 139
[10/08 15:46:50    416s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/08 15:46:50    416s] ### Creating PhyDesignMc. totSessionCpu=0:06:56 mem=1431.5M
[10/08 15:46:50    416s] OPERPROF: Starting DPlace-Init at level 1, MEM:1431.5M
[10/08 15:46:50    416s] z: 2, totalTracks: 1
[10/08 15:46:50    416s] z: 4, totalTracks: 1
[10/08 15:46:50    416s] z: 6, totalTracks: 1
[10/08 15:46:50    416s] z: 8, totalTracks: 1
[10/08 15:46:50    416s] #spOpts: minPadR=1.1 mergeVia=F 
[10/08 15:46:50    416s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF:     Starting CMU at level 3, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1431.5M
[10/08 15:46:50    416s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1431.5MB).
[10/08 15:46:50    416s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1431.5M
[10/08 15:46:50    416s] TotalInstCnt at PhyDesignMc Initialization: 139
[10/08 15:46:50    416s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:56 mem=1431.5M
[10/08 15:46:50    416s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.001, MEM:1431.5M
[10/08 15:46:50    416s] TotalInstCnt at PhyDesignMc Destruction: 139
[10/08 15:46:50    416s] *** Starting optimizing excluded clock nets MEM= 1431.5M) ***
[10/08 15:46:50    416s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1431.5M) ***
[10/08 15:46:50    416s] The useful skew maximum allowed delay set by user is: 1
[10/08 15:46:50    416s] Deleting Lib Analyzer.
[10/08 15:46:50    416s] *** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:06:56.3/1:02:24.7 (0.1), mem = 1431.5M
[10/08 15:46:50    416s] ### Creating LA Mngr. totSessionCpu=0:06:56 mem=1431.5M
[10/08 15:46:50    416s] ### Creating LA Mngr, finished. totSessionCpu=0:06:56 mem=1431.5M
[10/08 15:46:50    416s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/08 15:46:50    416s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23896.1
[10/08 15:46:50    416s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/08 15:46:50    416s] ### Creating PhyDesignMc. totSessionCpu=0:06:56 mem=1431.5M
[10/08 15:46:50    416s] OPERPROF: Starting DPlace-Init at level 1, MEM:1431.5M
[10/08 15:46:50    416s] z: 2, totalTracks: 1
[10/08 15:46:50    416s] z: 4, totalTracks: 1
[10/08 15:46:50    416s] z: 6, totalTracks: 1
[10/08 15:46:50    416s] z: 8, totalTracks: 1
[10/08 15:46:50    416s] #spOpts: minPadR=1.1 mergeVia=F 
[10/08 15:46:50    416s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF:     Starting CMU at level 3, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1431.5M
[10/08 15:46:50    416s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.008, MEM:1431.5M
[10/08 15:46:50    416s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1431.5MB).
[10/08 15:46:50    416s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1431.5M
[10/08 15:46:50    416s] TotalInstCnt at PhyDesignMc Initialization: 139
[10/08 15:46:50    416s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:56 mem=1431.5M
[10/08 15:46:50    416s] ### Creating TopoMgr, started
[10/08 15:46:50    416s] ### Creating TopoMgr, finished
[10/08 15:46:50    416s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:50    416s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:50    416s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:50    416s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:50    416s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:50    416s] 
[10/08 15:46:50    416s] Footprint cell information for calculating maxBufDist
[10/08 15:46:50    416s] *info: There are 15 candidate Buffer cells
[10/08 15:46:50    416s] *info: There are 19 candidate Inverter cells
[10/08 15:46:50    416s] 
[10/08 15:46:50    416s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:51    416s] #optDebug: Start CG creation (mem=1431.5M)
[10/08 15:46:51    416s]  ...initializing CG **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:51    416s]  maxDriveDist -0.000500 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 18.270000 
[10/08 15:46:51    416s] (cpu=0:00:00.1, mem=1576.9M)
[10/08 15:46:51    416s]  ...processing cgPrt (cpu=0:00:00.1, mem=1576.9M)
[10/08 15:46:51    416s]  ...processing cgEgp (cpu=0:00:00.1, mem=1576.9M)
[10/08 15:46:51    416s]  ...processing cgPbk (cpu=0:00:00.1, mem=1576.9M)
[10/08 15:46:51    416s]  ...processing cgNrb(cpu=0:00:00.1, mem=1576.9M)
[10/08 15:46:51    416s]  ...processing cgObs (cpu=0:00:00.1, mem=1576.9M)
[10/08 15:46:51    416s]  ...processing cgCon (cpu=0:00:00.1, mem=1576.9M)
[10/08 15:46:51    416s]  ...processing cgPdm (cpu=0:00:00.1, mem=1576.9M)
[10/08 15:46:51    416s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=1576.9M)
[10/08 15:46:51    416s] ### Creating RouteCongInterface, started
[10/08 15:46:51    416s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:51    416s] 
[10/08 15:46:51    416s] Creating Lib Analyzer ...
[10/08 15:46:51    416s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:51    416s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[10/08 15:46:51    416s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/08 15:46:51    416s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/08 15:46:51    416s] 
[10/08 15:46:51    416s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:46:51    417s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:57 mem=1592.9M
[10/08 15:46:51    417s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:57 mem=1592.9M
[10/08 15:46:51    417s] Creating Lib Analyzer, finished. 
[10/08 15:46:51    417s] 
[10/08 15:46:51    417s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[10/08 15:46:51    417s] 
[10/08 15:46:51    417s] #optDebug: {0, 1.000}
[10/08 15:46:51    417s] ### Creating RouteCongInterface, finished
[10/08 15:46:52    417s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1611.9M
[10/08 15:46:52    417s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1611.9M
[10/08 15:46:52    417s] 
[10/08 15:46:52    417s] Netlist preparation processing... 
[10/08 15:46:52    417s] Removed 0 instance
[10/08 15:46:52    417s] *info: Marking 0 isolation instances dont touch
[10/08 15:46:52    417s] *info: Marking 0 level shifter instances dont touch
[10/08 15:46:52    417s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1592.9M
[10/08 15:46:52    417s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1519.9M
[10/08 15:46:52    417s] TotalInstCnt at PhyDesignMc Destruction: 139
[10/08 15:46:52    417s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23896.1
[10/08 15:46:52    417s] *** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:57.6/1:02:26.0 (0.1), mem = 1519.9M
[10/08 15:46:52    417s] 
[10/08 15:46:52    417s] =============================================================================================
[10/08 15:46:52    417s]  Step TAT Report for SimplifyNetlist #1                                         20.14-s095_1
[10/08 15:46:52    417s] =============================================================================================
[10/08 15:46:52    417s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:46:52    417s] ---------------------------------------------------------------------------------------------
[10/08 15:46:52    417s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  41.7 % )     0:00:00.6 /  0:00:00.6    1.0
[10/08 15:46:52    417s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:52    417s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[10/08 15:46:52    417s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[10/08 15:46:52    417s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (  21.3 % )     0:00:00.3 /  0:00:00.3    1.0
[10/08 15:46:52    417s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:52    417s] [ MISC                   ]          0:00:00.5  (  36.0 % )     0:00:00.5 /  0:00:00.5    1.0
[10/08 15:46:52    417s] ---------------------------------------------------------------------------------------------
[10/08 15:46:52    417s]  SimplifyNetlist #1 TOTAL           0:00:01.4  ( 100.0 % )     0:00:01.4 /  0:00:01.4    1.0
[10/08 15:46:52    417s] ---------------------------------------------------------------------------------------------
[10/08 15:46:52    417s] 
[10/08 15:46:52    417s] 
[10/08 15:46:52    417s] Active setup views:
[10/08 15:46:52    417s]  bc
[10/08 15:46:52    417s]   Dominating endpoints: 0
[10/08 15:46:52    417s]   Dominating TNS: -0.000
[10/08 15:46:52    417s] 
[10/08 15:46:52    417s] Deleting Lib Analyzer.
[10/08 15:46:52    417s] Begin: GigaOpt Global Optimization
[10/08 15:46:52    417s] *info: use new DP (enabled)
[10/08 15:46:52    417s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[10/08 15:46:52    417s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:06:57.7/1:02:26.0 (0.1), mem = 1519.9M
[10/08 15:46:52    417s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23896.2
[10/08 15:46:52    417s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/08 15:46:52    417s] ### Creating PhyDesignMc. totSessionCpu=0:06:58 mem=1519.9M
[10/08 15:46:52    417s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/08 15:46:52    417s] OPERPROF: Starting DPlace-Init at level 1, MEM:1519.9M
[10/08 15:46:52    417s] z: 2, totalTracks: 1
[10/08 15:46:52    417s] z: 4, totalTracks: 1
[10/08 15:46:52    417s] z: 6, totalTracks: 1
[10/08 15:46:52    417s] z: 8, totalTracks: 1
[10/08 15:46:52    417s] #spOpts: minPadR=1.1 mergeVia=F 
[10/08 15:46:52    417s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1519.9M
[10/08 15:46:52    417s] OPERPROF:     Starting CMU at level 3, MEM:1519.9M
[10/08 15:46:52    417s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1519.9M
[10/08 15:46:52    417s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1519.9M
[10/08 15:46:52    417s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1519.9MB).
[10/08 15:46:52    417s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.011, MEM:1519.9M
[10/08 15:46:52    417s] TotalInstCnt at PhyDesignMc Initialization: 139
[10/08 15:46:52    417s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:58 mem=1519.9M
[10/08 15:46:52    417s] ### Creating RouteCongInterface, started
[10/08 15:46:52    417s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:52    417s] 
[10/08 15:46:52    417s] Creating Lib Analyzer ...
[10/08 15:46:52    417s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:52    417s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[10/08 15:46:52    417s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/08 15:46:52    417s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/08 15:46:52    417s] 
[10/08 15:46:52    417s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:46:52    418s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:58 mem=1519.9M
[10/08 15:46:52    418s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:58 mem=1519.9M
[10/08 15:46:52    418s] Creating Lib Analyzer, finished. 
[10/08 15:46:52    418s] 
[10/08 15:46:52    418s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[10/08 15:46:52    418s] 
[10/08 15:46:52    418s] #optDebug: {0, 1.000}
[10/08 15:46:52    418s] ### Creating RouteCongInterface, finished
[10/08 15:46:52    418s] {MG  {8 0 9.4 0.788191} }
[10/08 15:46:53    418s] *info: 2 special nets excluded.
[10/08 15:46:53    418s] *info: 2 no-driver nets excluded.
[10/08 15:46:53    418s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1546.9M
[10/08 15:46:53    418s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1546.9M
[10/08 15:46:53    418s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[10/08 15:46:53    418s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[10/08 15:46:53    418s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|  End Point  |
[10/08 15:46:53    418s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[10/08 15:46:53    418s] |   0.000|   0.000|   69.46%|   0:00:00.0| 1546.9M|        bc|       NA| NA          |
[10/08 15:46:53    418s] +--------+--------+---------+------------+--------+----------+---------+-------------+
[10/08 15:46:53    418s] 
[10/08 15:46:53    418s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1546.9M) ***
[10/08 15:46:53    418s] 
[10/08 15:46:53    418s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1546.9M) ***
[10/08 15:46:53    418s] Bottom Preferred Layer:
[10/08 15:46:53    418s]     None
[10/08 15:46:53    418s] Via Pillar Rule:
[10/08 15:46:53    418s]     None
[10/08 15:46:53    418s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[10/08 15:46:53    418s] Total-nets :: 203, Stn-nets :: 0, ratio :: 0 %
[10/08 15:46:53    418s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1527.9M
[10/08 15:46:53    418s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:1525.9M
[10/08 15:46:53    418s] TotalInstCnt at PhyDesignMc Destruction: 139
[10/08 15:46:53    418s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23896.2
[10/08 15:46:53    418s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:06:58.9/1:02:27.3 (0.1), mem = 1525.9M
[10/08 15:46:53    418s] 
[10/08 15:46:53    418s] =============================================================================================
[10/08 15:46:53    418s]  Step TAT Report for GlobalOpt #1                                               20.14-s095_1
[10/08 15:46:53    418s] =============================================================================================
[10/08 15:46:53    418s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:46:53    418s] ---------------------------------------------------------------------------------------------
[10/08 15:46:53    418s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:53    418s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  44.3 % )     0:00:00.6 /  0:00:00.6    1.0
[10/08 15:46:53    418s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:53    418s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[10/08 15:46:53    418s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.6 /  0:00:00.6    1.0
[10/08 15:46:53    418s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:53    418s] [ TransformInit          ]      1   0:00:00.6  (  50.7 % )     0:00:00.6 /  0:00:00.6    1.0
[10/08 15:46:53    418s] [ MISC                   ]          0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.1    1.1
[10/08 15:46:53    418s] ---------------------------------------------------------------------------------------------
[10/08 15:46:53    418s]  GlobalOpt #1 TOTAL                 0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[10/08 15:46:53    418s] ---------------------------------------------------------------------------------------------
[10/08 15:46:53    418s] 
[10/08 15:46:53    418s] End: GigaOpt Global Optimization
[10/08 15:46:53    418s] *** Timing Is met
[10/08 15:46:53    418s] *** Check timing (0:00:00.0)
[10/08 15:46:53    418s] Deleting Lib Analyzer.
[10/08 15:46:53    418s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[10/08 15:46:53    418s] ### Creating LA Mngr. totSessionCpu=0:06:59 mem=1525.9M
[10/08 15:46:53    418s] ### Creating LA Mngr, finished. totSessionCpu=0:06:59 mem=1525.9M
[10/08 15:46:53    418s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[10/08 15:46:53    418s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/08 15:46:53    418s] ### Creating PhyDesignMc. totSessionCpu=0:06:59 mem=1544.9M
[10/08 15:46:53    418s] OPERPROF: Starting DPlace-Init at level 1, MEM:1544.9M
[10/08 15:46:53    418s] z: 2, totalTracks: 1
[10/08 15:46:53    418s] z: 4, totalTracks: 1
[10/08 15:46:53    418s] z: 6, totalTracks: 1
[10/08 15:46:53    418s] z: 8, totalTracks: 1
[10/08 15:46:53    418s] #spOpts: minPadR=1.1 mergeVia=F 
[10/08 15:46:53    418s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1544.9M
[10/08 15:46:53    418s] OPERPROF:     Starting CMU at level 3, MEM:1544.9M
[10/08 15:46:53    418s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1544.9M
[10/08 15:46:53    418s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1544.9M
[10/08 15:46:53    418s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1544.9MB).
[10/08 15:46:53    418s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1544.9M
[10/08 15:46:53    418s] TotalInstCnt at PhyDesignMc Initialization: 139
[10/08 15:46:53    418s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:59 mem=1544.9M
[10/08 15:46:53    418s] Begin: Area Reclaim Optimization
[10/08 15:46:53    418s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:06:59.0/1:02:27.3 (0.1), mem = 1544.9M
[10/08 15:46:53    418s] 
[10/08 15:46:53    418s] Creating Lib Analyzer ...
[10/08 15:46:53    418s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:53    418s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[10/08 15:46:53    418s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/08 15:46:53    418s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/08 15:46:53    418s] 
[10/08 15:46:53    418s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:46:54    419s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:00 mem=1546.9M
[10/08 15:46:54    419s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:00 mem=1546.9M
[10/08 15:46:54    419s] Creating Lib Analyzer, finished. 
[10/08 15:46:54    419s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23896.3
[10/08 15:46:54    419s] ### Creating RouteCongInterface, started
[10/08 15:46:54    419s] 
[10/08 15:46:54    419s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[10/08 15:46:54    419s] 
[10/08 15:46:54    419s] #optDebug: {0, 1.000}
[10/08 15:46:54    419s] ### Creating RouteCongInterface, finished
[10/08 15:46:54    420s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1546.9M
[10/08 15:46:54    420s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1546.9M
[10/08 15:46:54    420s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.46
[10/08 15:46:54    420s] +---------+---------+--------+--------+------------+--------+
[10/08 15:46:54    420s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/08 15:46:54    420s] +---------+---------+--------+--------+------------+--------+
[10/08 15:46:54    420s] |   69.46%|        -|   0.000|   0.000|   0:00:00.0| 1546.9M|
[10/08 15:46:54    420s] #optDebug: <stH: 2.6100 MiSeL: 47.7330>
[10/08 15:46:54    420s] |   69.46%|        0|   0.000|   0.000|   0:00:00.0| 1546.9M|
[10/08 15:46:54    420s] |   69.46%|        0|   0.000|   0.000|   0:00:00.0| 1566.0M|
[10/08 15:46:54    420s] |   69.46%|        0|   0.000|   0.000|   0:00:00.0| 1566.0M|
[10/08 15:46:54    420s] #optDebug: <stH: 2.6100 MiSeL: 47.7330>
[10/08 15:46:54    420s] |   69.46%|        0|   0.000|   0.000|   0:00:00.0| 1566.0M|
[10/08 15:46:54    420s] +---------+---------+--------+--------+------------+--------+
[10/08 15:46:54    420s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.46
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/08 15:46:54    420s] --------------------------------------------------------------
[10/08 15:46:54    420s] |                                   | Total     | Sequential |
[10/08 15:46:54    420s] --------------------------------------------------------------
[10/08 15:46:54    420s] | Num insts resized                 |       0  |       0    |
[10/08 15:46:54    420s] | Num insts undone                  |       0  |       0    |
[10/08 15:46:54    420s] | Num insts Downsized               |       0  |       0    |
[10/08 15:46:54    420s] | Num insts Samesized               |       0  |       0    |
[10/08 15:46:54    420s] | Num insts Upsized                 |       0  |       0    |
[10/08 15:46:54    420s] | Num multiple commits+uncommits    |       0  |       -    |
[10/08 15:46:54    420s] --------------------------------------------------------------
[10/08 15:46:54    420s] Bottom Preferred Layer:
[10/08 15:46:54    420s]     None
[10/08 15:46:54    420s] Via Pillar Rule:
[10/08 15:46:54    420s]     None
[10/08 15:46:54    420s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[10/08 15:46:54    420s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23896.3
[10/08 15:46:54    420s] *** AreaOpt #1 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:07:00.0/1:02:28.4 (0.1), mem = 1566.0M
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] =============================================================================================
[10/08 15:46:54    420s]  Step TAT Report for AreaOpt #1                                                 20.14-s095_1
[10/08 15:46:54    420s] =============================================================================================
[10/08 15:46:54    420s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:46:54    420s] ---------------------------------------------------------------------------------------------
[10/08 15:46:54    420s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:54    420s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  53.7 % )     0:00:00.6 /  0:00:00.6    1.0
[10/08 15:46:54    420s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:54    420s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:54    420s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:54    420s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[10/08 15:46:54    420s] [ OptGetWeight           ]     44   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:54    420s] [ OptEval                ]     44   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:54    420s] [ OptCommit              ]     44   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:54    420s] [ PostCommitDelayUpdate  ]     44   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:54    420s] [ MISC                   ]          0:00:00.5  (  44.4 % )     0:00:00.5 /  0:00:00.5    1.0
[10/08 15:46:54    420s] ---------------------------------------------------------------------------------------------
[10/08 15:46:54    420s]  AreaOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[10/08 15:46:54    420s] ---------------------------------------------------------------------------------------------
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] Executing incremental physical updates
[10/08 15:46:54    420s] Executing incremental physical updates
[10/08 15:46:54    420s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1546.9M
[10/08 15:46:54    420s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1527.9M
[10/08 15:46:54    420s] TotalInstCnt at PhyDesignMc Destruction: 139
[10/08 15:46:54    420s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1527.94M, totSessionCpu=0:07:00).
[10/08 15:46:54    420s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1527.9M
[10/08 15:46:54    420s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1527.9M
[10/08 15:46:54    420s] **INFO: Flow update: Design is easy to close.
[10/08 15:46:54    420s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:07:00.0/1:02:28.4 (0.1), mem = 1527.9M
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] *** Start incrementalPlace ***
[10/08 15:46:54    420s] User Input Parameters:
[10/08 15:46:54    420s] - Congestion Driven    : On
[10/08 15:46:54    420s] - Timing Driven        : On
[10/08 15:46:54    420s] - Area-Violation Based : On
[10/08 15:46:54    420s] - Start Rollback Level : -5
[10/08 15:46:54    420s] - Legalized            : On
[10/08 15:46:54    420s] - Window Based         : Off
[10/08 15:46:54    420s] - eDen incr mode       : Off
[10/08 15:46:54    420s] - Small incr mode      : Off
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] TimeStamp Deleting Cell Server Begin ...
[10/08 15:46:54    420s] Deleting Lib Analyzer.
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] TimeStamp Deleting Cell Server End ...
[10/08 15:46:54    420s] No Views given, use default active views for adaptive view pruning
[10/08 15:46:54    420s] SKP will enable view:
[10/08 15:46:54    420s]   bc
[10/08 15:46:54    420s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1527.9M
[10/08 15:46:54    420s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.002, MEM:1527.9M
[10/08 15:46:54    420s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1527.9M
[10/08 15:46:54    420s] Starting Early Global Route congestion estimation: mem = 1527.9M
[10/08 15:46:54    420s] (I)       Started Import and model ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Create place DB ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Import place data ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read instances and placement ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read nets ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Create route DB ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       == Non-default Options ==
[10/08 15:46:54    420s] (I)       Maximum routing layer                              : 9
[10/08 15:46:54    420s] (I)       Number of threads                                  : 1
[10/08 15:46:54    420s] (I)       Use non-blocking free Dbs wires                    : false
[10/08 15:46:54    420s] (I)       Method to set GCell size                           : row
[10/08 15:46:54    420s] (I)       Counted 274 PG shapes. We will not process PG shapes layer by layer.
[10/08 15:46:54    420s] (I)       Started Import route data (1T) ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Use row-based GCell size
[10/08 15:46:54    420s] (I)       Use row-based GCell align
[10/08 15:46:54    420s] (I)       GCell unit size   : 5220
[10/08 15:46:54    420s] (I)       GCell multiplier  : 1
[10/08 15:46:54    420s] (I)       GCell row height  : 5220
[10/08 15:46:54    420s] (I)       Actual row height : 5220
[10/08 15:46:54    420s] (I)       GCell align ref   : 12180 12180
[10/08 15:46:54    420s] [NR-eGR] Track table information for default rule: 
[10/08 15:46:54    420s] [NR-eGR] Metal1 has no routable track
[10/08 15:46:54    420s] [NR-eGR] Metal2 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal3 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal4 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal5 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal6 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal7 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal8 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal9 has single uniform track structure
[10/08 15:46:54    420s] (I)       =============== Default via ================
[10/08 15:46:54    420s] (I)       +---+------------------+-------------------+
[10/08 15:46:54    420s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[10/08 15:46:54    420s] (I)       +---+------------------+-------------------+
[10/08 15:46:54    420s] (I)       | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[10/08 15:46:54    420s] (I)       | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[10/08 15:46:54    420s] (I)       | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[10/08 15:46:54    420s] (I)       | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[10/08 15:46:54    420s] (I)       | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[10/08 15:46:54    420s] (I)       | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[10/08 15:46:54    420s] (I)       | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[10/08 15:46:54    420s] (I)       | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[10/08 15:46:54    420s] (I)       +---+------------------+-------------------+
[10/08 15:46:54    420s] (I)       Started Read blockages ( Layer 2-9 ) ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read routing blockages ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read instance blockages ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read PG blockages ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] [NR-eGR] Read 432 PG shapes
[10/08 15:46:54    420s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read boundary cut boxes ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] [NR-eGR] #Routing Blockages  : 0
[10/08 15:46:54    420s] [NR-eGR] #Instance Blockages : 0
[10/08 15:46:54    420s] [NR-eGR] #PG Blockages       : 432
[10/08 15:46:54    420s] [NR-eGR] #Halo Blockages     : 0
[10/08 15:46:54    420s] [NR-eGR] #Boundary Blockages : 0
[10/08 15:46:54    420s] (I)       Finished Read blockages ( Layer 2-9 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read blackboxes ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/08 15:46:54    420s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read prerouted ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/08 15:46:54    420s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read unlegalized nets ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read nets ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] [NR-eGR] Read numTotalNets=203  numIgnoredNets=0
[10/08 15:46:54    420s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Set up via pillars ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       early_global_route_priority property id does not exist.
[10/08 15:46:54    420s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Model blockages into capacity
[10/08 15:46:54    420s] (I)       Read Num Blocks=432  Num Prerouted Wires=0  Num CS=0
[10/08 15:46:54    420s] (I)       Started Initialize 3D capacity ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Layer 1 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 2 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 3 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 4 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 5 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 6 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 7 (V) : #blockages 84 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 8 (H) : #blockages 60 : #preroutes 0
[10/08 15:46:54    420s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       -- layer congestion ratio --
[10/08 15:46:54    420s] (I)       Layer 1 : 0.100000
[10/08 15:46:54    420s] (I)       Layer 2 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 3 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 4 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 5 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 6 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 7 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 8 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 9 : 0.700000
[10/08 15:46:54    420s] (I)       ----------------------------
[10/08 15:46:54    420s] (I)       Number of ignored nets                =      0
[10/08 15:46:54    420s] (I)       Number of connected nets              =      0
[10/08 15:46:54    420s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of clock nets                  =      0.  Ignored: No
[10/08 15:46:54    420s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/08 15:46:54    420s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Finished Import route data (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Create route DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Read aux data ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Others data preparation ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Create route kernel ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Ndr track 0 does not exist
[10/08 15:46:54    420s] (I)       ---------------------Grid Graph Info--------------------
[10/08 15:46:54    420s] (I)       Routing area        : (0, 0) - (84100, 81780)
[10/08 15:46:54    420s] (I)       Core area           : (12180, 12180) - (71920, 69600)
[10/08 15:46:54    420s] (I)       Site width          :   580  (dbu)
[10/08 15:46:54    420s] (I)       Row height          :  5220  (dbu)
[10/08 15:46:54    420s] (I)       GCell row height    :  5220  (dbu)
[10/08 15:46:54    420s] (I)       GCell width         :  5220  (dbu)
[10/08 15:46:54    420s] (I)       GCell height        :  5220  (dbu)
[10/08 15:46:54    420s] (I)       Grid                :    16    16     9
[10/08 15:46:54    420s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[10/08 15:46:54    420s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[10/08 15:46:54    420s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[10/08 15:46:54    420s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[10/08 15:46:54    420s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[10/08 15:46:54    420s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[10/08 15:46:54    420s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[10/08 15:46:54    420s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[10/08 15:46:54    420s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[10/08 15:46:54    420s] (I)       Total num of tracks :     0   145   141   145   141   145   141    47    46
[10/08 15:46:54    420s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/08 15:46:54    420s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/08 15:46:54    420s] (I)       --------------------------------------------------------
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] [NR-eGR] ============ Routing rule table ============
[10/08 15:46:54    420s] [NR-eGR] Rule id: 0  Nets: 203 
[10/08 15:46:54    420s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/08 15:46:54    420s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[10/08 15:46:54    420s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/08 15:46:54    420s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/08 15:46:54    420s] [NR-eGR] ========================================
[10/08 15:46:54    420s] [NR-eGR] 
[10/08 15:46:54    420s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer2 : = 362 / 2320 (15.60%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer3 : = 168 / 2256 (7.45%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer4 : = 362 / 2320 (15.60%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer5 : = 168 / 2256 (7.45%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer6 : = 362 / 2320 (15.60%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer7 : = 168 / 2256 (7.45%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer8 : = 482 / 752 (64.10%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer9 : = 469 / 736 (63.72%)
[10/08 15:46:54    420s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Reset routing kernel
[10/08 15:46:54    420s] (I)       Started Global Routing ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Initialization ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       totalPins=570  totalGlobalPin=518 (90.88%)
[10/08 15:46:54    420s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Net group 1 ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Generate topology ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       total 2D Cap : 13495 = (6631 H, 6864 V)
[10/08 15:46:54    420s] [NR-eGR] Layer group 1: route 203 net(s) in layer range [2, 9]
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1a Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1a ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Pattern routing (1T) ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Usage: 603 = (277 H, 326 V) = (4.18% H, 4.75% V) = (7.230e+02um H, 8.509e+02um V)
[10/08 15:46:54    420s] (I)       Started Add via demand to 2D ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1b Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1b ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Usage: 603 = (277 H, 326 V) = (4.18% H, 4.75% V) = (7.230e+02um H, 8.509e+02um V)
[10/08 15:46:54    420s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.573830e+03um
[10/08 15:46:54    420s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[10/08 15:46:54    420s] (I)       Congestion threshold : each 60.00, sum 90.00
[10/08 15:46:54    420s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1c Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1c ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Usage: 603 = (277 H, 326 V) = (4.18% H, 4.75% V) = (7.230e+02um H, 8.509e+02um V)
[10/08 15:46:54    420s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1d Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1d ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Usage: 603 = (277 H, 326 V) = (4.18% H, 4.75% V) = (7.230e+02um H, 8.509e+02um V)
[10/08 15:46:54    420s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1e Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1e ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Route legalization ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Usage: 603 = (277 H, 326 V) = (4.18% H, 4.75% V) = (7.230e+02um H, 8.509e+02um V)
[10/08 15:46:54    420s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.573830e+03um
[10/08 15:46:54    420s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1l Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1l ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Layer assignment (1T) ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Layer assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Net group 1 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Clean cong LA ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/08 15:46:54    420s] (I)       Layer  2:       2052       470         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  3:       2007       247         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  4:       2052        56         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  5:       2007        18         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  6:       2052         1         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  7:       2007         0         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  8:        255         0         0         414         306    (57.50%) 
[10/08 15:46:54    420s] (I)       Layer  9:        246         0         0         393         327    (54.58%) 
[10/08 15:46:54    420s] (I)       Total:         12678       792         0         807       13593    ( 5.60%) 
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/08 15:46:54    420s] [NR-eGR]                        OverCon            
[10/08 15:46:54    420s] [NR-eGR]                         #Gcell     %Gcell
[10/08 15:46:54    420s] [NR-eGR]       Layer                (0)    OverCon 
[10/08 15:46:54    420s] [NR-eGR] ----------------------------------------------
[10/08 15:46:54    420s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR] ----------------------------------------------
[10/08 15:46:54    420s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR] 
[10/08 15:46:54    420s] (I)       Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Started Export 3D cong map ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       total 2D Cap : 13556 = (6658 H, 6898 V)
[10/08 15:46:54    420s] (I)       Started Export 2D cong map ( Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/08 15:46:54    420s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/08 15:46:54    420s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1527.94 MB )
[10/08 15:46:54    420s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1527.9M
[10/08 15:46:54    420s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.012, MEM:1527.9M
[10/08 15:46:54    420s] OPERPROF: Starting HotSpotCal at level 1, MEM:1527.9M
[10/08 15:46:54    420s] [hotspot] +------------+---------------+---------------+
[10/08 15:46:54    420s] [hotspot] |            |   max hotspot | total hotspot |
[10/08 15:46:54    420s] [hotspot] +------------+---------------+---------------+
[10/08 15:46:54    420s] [hotspot] | normalized |          0.00 |          0.00 |
[10/08 15:46:54    420s] [hotspot] +------------+---------------+---------------+
[10/08 15:46:54    420s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/08 15:46:54    420s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/08 15:46:54    420s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1527.9M
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] === incrementalPlace Internal Loop 1 ===
[10/08 15:46:54    420s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[10/08 15:46:54    420s] OPERPROF: Starting IPInitSPData at level 1, MEM:1527.9M
[10/08 15:46:54    420s] z: 2, totalTracks: 1
[10/08 15:46:54    420s] z: 4, totalTracks: 1
[10/08 15:46:54    420s] z: 6, totalTracks: 1
[10/08 15:46:54    420s] z: 8, totalTracks: 1
[10/08 15:46:54    420s] #spOpts: minPadR=1.1 
[10/08 15:46:54    420s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1527.9M
[10/08 15:46:54    420s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1527.9M
[10/08 15:46:54    420s] OPERPROF:   Starting post-place ADS at level 2, MEM:1527.9M
[10/08 15:46:54    420s] ADSU 0.695 -> 0.695. GS 20.880
[10/08 15:46:54    420s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:1527.9M
[10/08 15:46:54    420s] OPERPROF:   Starting spMPad at level 2, MEM:1523.9M
[10/08 15:46:54    420s] OPERPROF:     Starting spContextMPad at level 3, MEM:1523.9M
[10/08 15:46:54    420s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1523.9M
[10/08 15:46:54    420s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:1523.9M
[10/08 15:46:54    420s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1523.9M
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] [spp] 0
[10/08 15:46:54    420s] [adp] 0:1:1:3
[10/08 15:46:54    420s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:1523.9M
[10/08 15:46:54    420s] SP #FI/SF FL/PI 0/0 139/0
[10/08 15:46:54    420s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.010, REAL:0.011, MEM:1523.9M
[10/08 15:46:54    420s] PP off. flexM 0
[10/08 15:46:54    420s] OPERPROF: Starting CDPad at level 1, MEM:1523.9M
[10/08 15:46:54    420s] 3DP is on.
[10/08 15:46:54    420s] 3DP OF M2 0.000, M4 0.000. Diff 0
[10/08 15:46:54    420s] design sh 0.131.
[10/08 15:46:54    420s] design sh 0.131.
[10/08 15:46:54    420s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[10/08 15:46:54    420s] design sh 0.131.
[10/08 15:46:54    420s] CDPadU 0.895 -> 0.765. R=0.695, N=139, GS=2.610
[10/08 15:46:54    420s] OPERPROF: Finished CDPad at level 1, CPU:0.000, REAL:0.001, MEM:1523.9M
[10/08 15:46:54    420s] OPERPROF: Starting InitSKP at level 1, MEM:1523.9M
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/08 15:46:54    420s] TLC MultiMap info (StdDelay):
[10/08 15:46:54    420s]   : max + slow + 1 + no RcCorner := 30.3ps
[10/08 15:46:54    420s]   : max + slow + 1 + Rc := 36.2ps
[10/08 15:46:54    420s]   : min + fast + 1 + no RcCorner := 9.9ps
[10/08 15:46:54    420s]   : min + fast + 1 + Rc := 12ps
[10/08 15:46:54    420s]  Setting StdDelay to: 12ps
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/08 15:46:54    420s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[10/08 15:46:54    420s] OPERPROF: Finished InitSKP at level 1, CPU:0.040, REAL:0.036, MEM:1527.9M
[10/08 15:46:54    420s] NP #FI/FS/SF FL/PI: 0/0/0 139/0
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] OPERPROF: Starting npPlace at level 1, MEM:1527.9M
[10/08 15:46:54    420s] Legalizing MH Cells... 0 / 0 / 0 (level 2)
[10/08 15:46:54    420s] No instances found in the vector
[10/08 15:46:54    420s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1527.9M, DRC: 0)
[10/08 15:46:54    420s] 0 (out of 0) MH cells were successfully legalized.
[10/08 15:46:54    420s] Iteration  4: Total net bbox = 1.586e+03 (7.55e+02 8.31e+02)
[10/08 15:46:54    420s]               Est.  stn bbox = 1.619e+03 (7.71e+02 8.48e+02)
[10/08 15:46:54    420s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1512.4M
[10/08 15:46:54    420s] OPERPROF: Finished npPlace at level 1, CPU:0.020, REAL:0.018, MEM:1512.4M
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] NP #FI/FS/SF FL/PI: 0/0/0 139/0
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] OPERPROF: Starting npPlace at level 1, MEM:1512.4M
[10/08 15:46:54    420s] Legalizing MH Cells... 0 / 0 / 0 (level 3)
[10/08 15:46:54    420s] No instances found in the vector
[10/08 15:46:54    420s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1512.4M, DRC: 0)
[10/08 15:46:54    420s] 0 (out of 0) MH cells were successfully legalized.
[10/08 15:46:54    420s] Iteration  5: Total net bbox = 1.558e+03 (7.34e+02 8.24e+02)
[10/08 15:46:54    420s]               Est.  stn bbox = 1.590e+03 (7.48e+02 8.42e+02)
[10/08 15:46:54    420s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1512.4M
[10/08 15:46:54    420s] OPERPROF: Finished npPlace at level 1, CPU:0.010, REAL:0.009, MEM:1512.4M
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] NP #FI/FS/SF FL/PI: 0/0/0 139/0
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] OPERPROF: Starting npPlace at level 1, MEM:1512.4M
[10/08 15:46:54    420s] Legalizing MH Cells... 0 / 0 / 0 (level 4)
[10/08 15:46:54    420s] No instances found in the vector
[10/08 15:46:54    420s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1512.4M, DRC: 0)
[10/08 15:46:54    420s] 0 (out of 0) MH cells were successfully legalized.
[10/08 15:46:54    420s] Iteration  6: Total net bbox = 1.698e+03 (8.10e+02 8.88e+02)
[10/08 15:46:54    420s]               Est.  stn bbox = 1.734e+03 (8.27e+02 9.07e+02)
[10/08 15:46:54    420s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1512.4M
[10/08 15:46:54    420s] OPERPROF: Finished npPlace at level 1, CPU:0.030, REAL:0.033, MEM:1512.4M
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] NP #FI/FS/SF FL/PI: 0/0/0 139/0
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] OPERPROF: Starting npPlace at level 1, MEM:1512.4M
[10/08 15:46:54    420s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[10/08 15:46:54    420s] No instances found in the vector
[10/08 15:46:54    420s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1512.4M, DRC: 0)
[10/08 15:46:54    420s] 0 (out of 0) MH cells were successfully legalized.
[10/08 15:46:54    420s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:1512.4M
[10/08 15:46:54    420s] Iteration  7: Total net bbox = 1.796e+03 (8.66e+02 9.30e+02)
[10/08 15:46:54    420s]               Est.  stn bbox = 1.832e+03 (8.83e+02 9.49e+02)
[10/08 15:46:54    420s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1512.4M
[10/08 15:46:54    420s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.053, MEM:1512.4M
[10/08 15:46:54    420s] Move report: Timing Driven Placement moves 139 insts, mean move: 2.47 um, max move: 10.65 um 
[10/08 15:46:54    420s] 	Max move on inst (g3378__8246): (17.69, 13.92) --> (20.76, 6.34)
[10/08 15:46:54    420s] no activity file in design. spp won't run.
[10/08 15:46:54    420s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:1512.4M
[10/08 15:46:54    420s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[10/08 15:46:54    420s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.002, MEM:1512.4M
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] Finished Incremental Placement (cpu=0:00:00.2, real=0:00:00.0, mem=1512.4M)
[10/08 15:46:54    420s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[10/08 15:46:54    420s] Type 'man IMPSP-9025' for more detail.
[10/08 15:46:54    420s] CongRepair sets shifter mode to gplace
[10/08 15:46:54    420s] TDRefine: refinePlace mode is spiral
[10/08 15:46:54    420s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1512.4M
[10/08 15:46:54    420s] z: 2, totalTracks: 1
[10/08 15:46:54    420s] z: 4, totalTracks: 1
[10/08 15:46:54    420s] z: 6, totalTracks: 1
[10/08 15:46:54    420s] z: 8, totalTracks: 1
[10/08 15:46:54    420s] #spOpts: minPadR=1.1 mergeVia=F 
[10/08 15:46:54    420s] All LLGs are deleted
[10/08 15:46:54    420s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.010, REAL:0.000, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1512.4M
[10/08 15:46:54    420s] Core basic site is gsclib090site
[10/08 15:46:54    420s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:1512.4M
[10/08 15:46:54    420s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.002, MEM:1513.2M
[10/08 15:46:54    420s] Fast DP-INIT is on for default
[10/08 15:46:54    420s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/08 15:46:54    420s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.011, MEM:1513.2M
[10/08 15:46:54    420s] OPERPROF:         Starting CMU at level 5, MEM:1513.2M
[10/08 15:46:54    420s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1513.2M
[10/08 15:46:54    420s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:1513.2M
[10/08 15:46:54    420s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1513.2MB).
[10/08 15:46:54    420s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.014, MEM:1513.2M
[10/08 15:46:54    420s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.014, MEM:1513.2M
[10/08 15:46:54    420s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23896.2
[10/08 15:46:54    420s] OPERPROF:   Starting RefinePlace at level 2, MEM:1513.2M
[10/08 15:46:54    420s] *** Starting refinePlace (0:07:00 mem=1513.2M) ***
[10/08 15:46:54    420s] Total net bbox length = 1.834e+03 (8.928e+02 9.414e+02) (ext = 6.566e+02)
[10/08 15:46:54    420s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/08 15:46:54    420s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1513.2M
[10/08 15:46:54    420s] Starting refinePlace ...
[10/08 15:46:54    420s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/08 15:46:54    420s] ** Cut row section cpu time 0:00:00.0.
[10/08 15:46:54    420s]    Spread Effort: high, pre-route mode, useDDP on.
[10/08 15:46:54    420s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1513.2MB) @(0:07:00 - 0:07:00).
[10/08 15:46:54    420s] Move report: preRPlace moves 139 insts, mean move: 0.62 um, max move: 1.50 um 
[10/08 15:46:54    420s] 	Max move on inst (g3501): (15.01, 23.17) --> (15.08, 21.75)
[10/08 15:46:54    420s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: CLKINVX1
[10/08 15:46:54    420s] wireLenOptFixPriorityInst 0 inst fixed
[10/08 15:46:54    420s] Placement tweakage begins.
[10/08 15:46:54    420s] wire length = 1.916e+03
[10/08 15:46:54    420s] wire length = 1.815e+03
[10/08 15:46:54    420s] Placement tweakage ends.
[10/08 15:46:54    420s] Move report: tweak moves 14 insts, mean move: 2.05 um, max move: 4.06 um 
[10/08 15:46:54    420s] 	Max move on inst (g3425): (22.33, 24.36) --> (18.27, 24.36)
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/08 15:46:54    420s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/08 15:46:54    420s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1513.2MB) @(0:07:00 - 0:07:00).
[10/08 15:46:54    420s] Move report: Detail placement moves 139 insts, mean move: 0.82 um, max move: 5.20 um 
[10/08 15:46:54    420s] 	Max move on inst (g3425): (22.34, 23.22) --> (18.27, 24.36)
[10/08 15:46:54    420s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1513.2MB
[10/08 15:46:54    420s] Statistics of distance of Instance movement in refine placement:
[10/08 15:46:54    420s]   maximum (X+Y) =         5.20 um
[10/08 15:46:54    420s]   inst (g3425) with max move: (22.337, 23.224) -> (18.27, 24.36)
[10/08 15:46:54    420s]   mean    (X+Y) =         0.82 um
[10/08 15:46:54    420s] Summary Report:
[10/08 15:46:54    420s] Instances move: 139 (out of 139 movable)
[10/08 15:46:54    420s] Instances flipped: 0
[10/08 15:46:54    420s] Mean displacement: 0.82 um
[10/08 15:46:54    420s] Max displacement: 5.20 um (Instance: g3425) (22.337, 23.224) -> (18.27, 24.36)
[10/08 15:46:54    420s] 	Length: 3 sites, height: 1 rows, site name: gsclib090site, cell type: INVXL
[10/08 15:46:54    420s] Total instances moved : 139
[10/08 15:46:54    420s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.010, REAL:0.011, MEM:1513.2M
[10/08 15:46:54    420s] Total net bbox length = 1.754e+03 (8.044e+02 9.497e+02) (ext = 6.487e+02)
[10/08 15:46:54    420s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1513.2MB
[10/08 15:46:54    420s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1513.2MB) @(0:07:00 - 0:07:00).
[10/08 15:46:54    420s] *** Finished refinePlace (0:07:00 mem=1513.2M) ***
[10/08 15:46:54    420s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23896.2
[10/08 15:46:54    420s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.010, REAL:0.013, MEM:1513.2M
[10/08 15:46:54    420s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1513.2M
[10/08 15:46:54    420s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:1513.2M
[10/08 15:46:54    420s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.030, REAL:0.028, MEM:1513.2M
[10/08 15:46:54    420s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1513.2M
[10/08 15:46:54    420s] Starting Early Global Route congestion estimation: mem = 1513.2M
[10/08 15:46:54    420s] (I)       Started Import and model ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Create place DB ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Import place data ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read instances and placement ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read nets ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Create route DB ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       == Non-default Options ==
[10/08 15:46:54    420s] (I)       Maximum routing layer                              : 9
[10/08 15:46:54    420s] (I)       Number of threads                                  : 1
[10/08 15:46:54    420s] (I)       Use non-blocking free Dbs wires                    : false
[10/08 15:46:54    420s] (I)       Method to set GCell size                           : row
[10/08 15:46:54    420s] (I)       Counted 274 PG shapes. We will not process PG shapes layer by layer.
[10/08 15:46:54    420s] (I)       Started Import route data (1T) ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Use row-based GCell size
[10/08 15:46:54    420s] (I)       Use row-based GCell align
[10/08 15:46:54    420s] (I)       GCell unit size   : 5220
[10/08 15:46:54    420s] (I)       GCell multiplier  : 1
[10/08 15:46:54    420s] (I)       GCell row height  : 5220
[10/08 15:46:54    420s] (I)       Actual row height : 5220
[10/08 15:46:54    420s] (I)       GCell align ref   : 12180 12180
[10/08 15:46:54    420s] [NR-eGR] Track table information for default rule: 
[10/08 15:46:54    420s] [NR-eGR] Metal1 has no routable track
[10/08 15:46:54    420s] [NR-eGR] Metal2 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal3 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal4 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal5 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal6 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal7 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal8 has single uniform track structure
[10/08 15:46:54    420s] [NR-eGR] Metal9 has single uniform track structure
[10/08 15:46:54    420s] (I)       =============== Default via ================
[10/08 15:46:54    420s] (I)       +---+------------------+-------------------+
[10/08 15:46:54    420s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[10/08 15:46:54    420s] (I)       +---+------------------+-------------------+
[10/08 15:46:54    420s] (I)       | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[10/08 15:46:54    420s] (I)       | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[10/08 15:46:54    420s] (I)       | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[10/08 15:46:54    420s] (I)       | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[10/08 15:46:54    420s] (I)       | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[10/08 15:46:54    420s] (I)       | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[10/08 15:46:54    420s] (I)       | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[10/08 15:46:54    420s] (I)       | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[10/08 15:46:54    420s] (I)       +---+------------------+-------------------+
[10/08 15:46:54    420s] (I)       Started Read blockages ( Layer 2-9 ) ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read routing blockages ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read instance blockages ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read PG blockages ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] Read 432 PG shapes
[10/08 15:46:54    420s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read boundary cut boxes ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] #Routing Blockages  : 0
[10/08 15:46:54    420s] [NR-eGR] #Instance Blockages : 0
[10/08 15:46:54    420s] [NR-eGR] #PG Blockages       : 432
[10/08 15:46:54    420s] [NR-eGR] #Halo Blockages     : 0
[10/08 15:46:54    420s] [NR-eGR] #Boundary Blockages : 0
[10/08 15:46:54    420s] (I)       Finished Read blockages ( Layer 2-9 ) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read blackboxes ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/08 15:46:54    420s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read prerouted ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/08 15:46:54    420s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read unlegalized nets ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read nets ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] Read numTotalNets=203  numIgnoredNets=0
[10/08 15:46:54    420s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Set up via pillars ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       early_global_route_priority property id does not exist.
[10/08 15:46:54    420s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Model blockages into capacity
[10/08 15:46:54    420s] (I)       Read Num Blocks=432  Num Prerouted Wires=0  Num CS=0
[10/08 15:46:54    420s] (I)       Started Initialize 3D capacity ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Layer 1 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 2 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 3 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 4 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 5 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 6 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 7 (V) : #blockages 84 : #preroutes 0
[10/08 15:46:54    420s] (I)       Layer 8 (H) : #blockages 60 : #preroutes 0
[10/08 15:46:54    420s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       -- layer congestion ratio --
[10/08 15:46:54    420s] (I)       Layer 1 : 0.100000
[10/08 15:46:54    420s] (I)       Layer 2 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 3 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 4 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 5 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 6 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 7 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 8 : 0.700000
[10/08 15:46:54    420s] (I)       Layer 9 : 0.700000
[10/08 15:46:54    420s] (I)       ----------------------------
[10/08 15:46:54    420s] (I)       Number of ignored nets                =      0
[10/08 15:46:54    420s] (I)       Number of connected nets              =      0
[10/08 15:46:54    420s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of clock nets                  =      0.  Ignored: No
[10/08 15:46:54    420s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/08 15:46:54    420s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/08 15:46:54    420s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Read aux data ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Others data preparation ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Create route kernel ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Ndr track 0 does not exist
[10/08 15:46:54    420s] (I)       ---------------------Grid Graph Info--------------------
[10/08 15:46:54    420s] (I)       Routing area        : (0, 0) - (84100, 81780)
[10/08 15:46:54    420s] (I)       Core area           : (12180, 12180) - (71920, 69600)
[10/08 15:46:54    420s] (I)       Site width          :   580  (dbu)
[10/08 15:46:54    420s] (I)       Row height          :  5220  (dbu)
[10/08 15:46:54    420s] (I)       GCell row height    :  5220  (dbu)
[10/08 15:46:54    420s] (I)       GCell width         :  5220  (dbu)
[10/08 15:46:54    420s] (I)       GCell height        :  5220  (dbu)
[10/08 15:46:54    420s] (I)       Grid                :    16    16     9
[10/08 15:46:54    420s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[10/08 15:46:54    420s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[10/08 15:46:54    420s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[10/08 15:46:54    420s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[10/08 15:46:54    420s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[10/08 15:46:54    420s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[10/08 15:46:54    420s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[10/08 15:46:54    420s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[10/08 15:46:54    420s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[10/08 15:46:54    420s] (I)       Total num of tracks :     0   145   141   145   141   145   141    47    46
[10/08 15:46:54    420s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/08 15:46:54    420s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/08 15:46:54    420s] (I)       --------------------------------------------------------
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] [NR-eGR] ============ Routing rule table ============
[10/08 15:46:54    420s] [NR-eGR] Rule id: 0  Nets: 203 
[10/08 15:46:54    420s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/08 15:46:54    420s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[10/08 15:46:54    420s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/08 15:46:54    420s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/08 15:46:54    420s] [NR-eGR] ========================================
[10/08 15:46:54    420s] [NR-eGR] 
[10/08 15:46:54    420s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer2 : = 362 / 2320 (15.60%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer3 : = 168 / 2256 (7.45%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer4 : = 362 / 2320 (15.60%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer5 : = 168 / 2256 (7.45%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer6 : = 362 / 2320 (15.60%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer7 : = 168 / 2256 (7.45%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer8 : = 482 / 752 (64.10%)
[10/08 15:46:54    420s] (I)       blocked tracks on layer9 : = 469 / 736 (63.72%)
[10/08 15:46:54    420s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Reset routing kernel
[10/08 15:46:54    420s] (I)       Started Global Routing ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Initialization ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       totalPins=570  totalGlobalPin=531 (93.16%)
[10/08 15:46:54    420s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Net group 1 ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Generate topology ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       total 2D Cap : 13495 = (6631 H, 6864 V)
[10/08 15:46:54    420s] [NR-eGR] Layer group 1: route 203 net(s) in layer range [2, 9]
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1a Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1a ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Pattern routing (1T) ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Usage: 643 = (295 H, 348 V) = (4.45% H, 5.07% V) = (7.700e+02um H, 9.083e+02um V)
[10/08 15:46:54    420s] (I)       Started Add via demand to 2D ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1b Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1b ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Usage: 643 = (295 H, 348 V) = (4.45% H, 5.07% V) = (7.700e+02um H, 9.083e+02um V)
[10/08 15:46:54    420s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678230e+03um
[10/08 15:46:54    420s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[10/08 15:46:54    420s] (I)       Congestion threshold : each 60.00, sum 90.00
[10/08 15:46:54    420s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1c Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1c ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Usage: 643 = (295 H, 348 V) = (4.45% H, 5.07% V) = (7.700e+02um H, 9.083e+02um V)
[10/08 15:46:54    420s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1d Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1d ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Usage: 643 = (295 H, 348 V) = (4.45% H, 5.07% V) = (7.700e+02um H, 9.083e+02um V)
[10/08 15:46:54    420s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1e Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1e ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Route legalization ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Usage: 643 = (295 H, 348 V) = (4.45% H, 5.07% V) = (7.700e+02um H, 9.083e+02um V)
[10/08 15:46:54    420s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678230e+03um
[10/08 15:46:54    420s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] (I)       ============  Phase 1l Route ============
[10/08 15:46:54    420s] (I)       Started Phase 1l ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Layer assignment (1T) ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Clean cong LA ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/08 15:46:54    420s] (I)       Layer  2:       2052       484         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  3:       2007       276         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  4:       2052        51         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  5:       2007        14         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  6:       2052         1         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  7:       2007         0         0           0        2160    ( 0.00%) 
[10/08 15:46:54    420s] (I)       Layer  8:        255         0         0         414         306    (57.50%) 
[10/08 15:46:54    420s] (I)       Layer  9:        246         0         0         393         327    (54.58%) 
[10/08 15:46:54    420s] (I)       Total:         12678       826         0         807       13593    ( 5.60%) 
[10/08 15:46:54    420s] (I)       
[10/08 15:46:54    420s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/08 15:46:54    420s] [NR-eGR]                        OverCon            
[10/08 15:46:54    420s] [NR-eGR]                         #Gcell     %Gcell
[10/08 15:46:54    420s] [NR-eGR]       Layer                (0)    OverCon 
[10/08 15:46:54    420s] [NR-eGR] ----------------------------------------------
[10/08 15:46:54    420s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR] ----------------------------------------------
[10/08 15:46:54    420s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/08 15:46:54    420s] [NR-eGR] 
[10/08 15:46:54    420s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Export 3D cong map ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       total 2D Cap : 13556 = (6658 H, 6898 V)
[10/08 15:46:54    420s] (I)       Started Export 2D cong map ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/08 15:46:54    420s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/08 15:46:54    420s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 1513.2M
[10/08 15:46:54    420s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.010, REAL:0.012, MEM:1513.2M
[10/08 15:46:54    420s] OPERPROF: Starting HotSpotCal at level 1, MEM:1513.2M
[10/08 15:46:54    420s] [hotspot] +------------+---------------+---------------+
[10/08 15:46:54    420s] [hotspot] |            |   max hotspot | total hotspot |
[10/08 15:46:54    420s] [hotspot] +------------+---------------+---------------+
[10/08 15:46:54    420s] [hotspot] | normalized |          0.00 |          0.00 |
[10/08 15:46:54    420s] [hotspot] +------------+---------------+---------------+
[10/08 15:46:54    420s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/08 15:46:54    420s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/08 15:46:54    420s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1513.2M
[10/08 15:46:54    420s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1513.2M
[10/08 15:46:54    420s] Starting Early Global Route wiring: mem = 1513.2M
[10/08 15:46:54    420s] (I)       Started Free existing wires ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Free existing wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       ============= Track Assignment ============
[10/08 15:46:54    420s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Track Assignment (1T) ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Initialize Track Assignment ( max pin layer : 10 )
[10/08 15:46:54    420s] (I)       Current Track Assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Run Multi-thread track assignment
[10/08 15:46:54    420s] (I)       Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Export ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] Started Export DB wires ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] Started Export all nets ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] Finished Export all nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] Started Set wire vias ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] Finished Set wire vias ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] Finished Export DB wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] [NR-eGR] --------------------------------------------------------------------------
[10/08 15:46:54    420s] [NR-eGR] Metal1  (1F) length: 0.000000e+00um, number of vias: 499
[10/08 15:46:54    420s] [NR-eGR] Metal2  (2V) length: 8.725750e+02um, number of vias: 670
[10/08 15:46:54    420s] [NR-eGR] Metal3  (3H) length: 7.615400e+02um, number of vias: 51
[10/08 15:46:54    420s] [NR-eGR] Metal4  (4V) length: 1.352200e+02um, number of vias: 18
[10/08 15:46:54    420s] [NR-eGR] Metal5  (5H) length: 6.916500e+01um, number of vias: 6
[10/08 15:46:54    420s] [NR-eGR] Metal6  (6V) length: 9.280000e+00um, number of vias: 0
[10/08 15:46:54    420s] [NR-eGR] Metal7  (7H) length: 0.000000e+00um, number of vias: 0
[10/08 15:46:54    420s] [NR-eGR] Metal8  (8V) length: 0.000000e+00um, number of vias: 0
[10/08 15:46:54    420s] [NR-eGR] Metal9  (9H) length: 0.000000e+00um, number of vias: 0
[10/08 15:46:54    420s] [NR-eGR] Total length: 1.847780e+03um, number of vias: 1244
[10/08 15:46:54    420s] [NR-eGR] --------------------------------------------------------------------------
[10/08 15:46:54    420s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[10/08 15:46:54    420s] [NR-eGR] --------------------------------------------------------------------------
[10/08 15:46:54    420s] (I)       Started Update net boxes ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Update net boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Update timing ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Update timing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Started Postprocess design ( Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] (I)       Finished Postprocess design ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1513.16 MB )
[10/08 15:46:54    420s] Early Global Route wiring runtime: 0.00 seconds, mem = 1513.2M
[10/08 15:46:54    420s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.004, MEM:1513.2M
[10/08 15:46:54    420s] 0 delay mode for cte disabled.
[10/08 15:46:54    420s] SKP cleared!
[10/08 15:46:54    420s] 
[10/08 15:46:54    420s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:00.0)***
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1497.2M
[10/08 15:46:54    420s] All LLGs are deleted
[10/08 15:46:54    420s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1497.2M
[10/08 15:46:54    420s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1497.2M
[10/08 15:46:54    420s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1497.2M
[10/08 15:46:54    420s] Start to check current routing status for nets...
[10/08 15:46:54    420s] All nets are already routed correctly.
[10/08 15:46:54    420s] End to check current routing status for nets (mem=1497.2M)
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] Extraction called for design 'pe64_if_else' of instances=139 and nets=205 using extraction engine 'preRoute' .
[10/08 15:46:54    420s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/08 15:46:54    420s] Type 'man IMPEXT-3530' for more detail.
[10/08 15:46:54    420s] PreRoute RC Extraction called for design pe64_if_else.
[10/08 15:46:54    420s] RC Extraction called in multi-corner(1) mode.
[10/08 15:46:54    420s] RCMode: PreRoute
[10/08 15:46:54    420s]       RC Corner Indexes            0   
[10/08 15:46:54    420s] Capacitance Scaling Factor   : 1.00000 
[10/08 15:46:54    420s] Resistance Scaling Factor    : 1.00000 
[10/08 15:46:54    420s] Clock Cap. Scaling Factor    : 1.00000 
[10/08 15:46:54    420s] Clock Res. Scaling Factor    : 1.00000 
[10/08 15:46:54    420s] Shrink Factor                : 1.00000
[10/08 15:46:54    420s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/08 15:46:54    420s] Using Quantus QRC technology file ...
[10/08 15:46:54    420s] LayerId::1 widthSet size::1
[10/08 15:46:54    420s] LayerId::2 widthSet size::1
[10/08 15:46:54    420s] LayerId::3 widthSet size::1
[10/08 15:46:54    420s] LayerId::4 widthSet size::1
[10/08 15:46:54    420s] LayerId::5 widthSet size::1
[10/08 15:46:54    420s] LayerId::6 widthSet size::1
[10/08 15:46:54    420s] LayerId::7 widthSet size::1
[10/08 15:46:54    420s] LayerId::8 widthSet size::1
[10/08 15:46:54    420s] LayerId::9 widthSet size::1
[10/08 15:46:54    420s] Updating RC grid for preRoute extraction ...
[10/08 15:46:54    420s] eee: pegSigSF::1.070000
[10/08 15:46:54    420s] Initializing multi-corner resistance tables ...
[10/08 15:46:54    420s] eee: l::1 avDens::0.048225 usedTrk::17.360920 availTrk::360.000000 sigTrk::17.360920
[10/08 15:46:54    420s] eee: l::2 avDens::0.092867 usedTrk::33.431993 availTrk::360.000000 sigTrk::33.431993
[10/08 15:46:54    420s] eee: l::3 avDens::0.081049 usedTrk::29.177778 availTrk::360.000000 sigTrk::29.177778
[10/08 15:46:54    420s] eee: l::4 avDens::0.014391 usedTrk::5.180843 availTrk::360.000000 sigTrk::5.180843
[10/08 15:46:54    420s] eee: l::5 avDens::0.007361 usedTrk::2.650000 availTrk::360.000000 sigTrk::2.650000
[10/08 15:46:54    420s] eee: l::6 avDens::0.001317 usedTrk::0.355556 availTrk::270.000000 sigTrk::0.355556
[10/08 15:46:54    420s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 15:46:54    420s] eee: l::8 avDens::0.116858 usedTrk::14.022989 availTrk::120.000000 sigTrk::14.022989
[10/08 15:46:54    420s] eee: l::9 avDens::0.120562 usedTrk::14.467433 availTrk::120.000000 sigTrk::14.467433
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:46:54    420s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.115633 ; aWlH: 0.000000 ; Pmax: 0.811400 ; wcR: 0.700000 ; newSi: 0.081700 ; pMod: 83 ; 
[10/08 15:46:54    420s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1497.160M)
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:54    420s] Compute RC Scale Done ...
[10/08 15:46:54    420s] **optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1263.0M, totSessionCpu=0:07:00 **
[10/08 15:46:54    420s] #################################################################################
[10/08 15:46:54    420s] # Design Stage: PreRoute
[10/08 15:46:54    420s] # Design Name: pe64_if_else
[10/08 15:46:54    420s] # Design Mode: 90nm
[10/08 15:46:54    420s] # Analysis Mode: MMMC Non-OCV 
[10/08 15:46:54    420s] # Parasitics Mode: No SPEF/RCDB 
[10/08 15:46:54    420s] # Signoff Settings: SI Off 
[10/08 15:46:54    420s] #################################################################################
[10/08 15:46:54    420s] Calculate delays in BcWc mode...
[10/08 15:46:54    420s] Topological Sorting (REAL = 0:00:00.0, MEM = 1497.2M, InitMEM = 1497.2M)
[10/08 15:46:54    420s] Start delay calculation (fullDC) (1 T). (MEM=1497.17)
[10/08 15:46:54    420s] End AAE Lib Interpolated Model. (MEM=1508.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 15:46:55    420s] Total number of fetched objects 203
[10/08 15:46:55    420s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 15:46:55    420s] End delay calculation. (MEM=1530.37 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 15:46:55    420s] End delay calculation (fullDC). (MEM=1530.37 CPU=0:00:00.0 REAL=0:00:01.0)
[10/08 15:46:55    420s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 1530.4M) ***
[10/08 15:46:55    420s] *** IncrReplace #1 [finish] : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:07:00.4/1:02:28.7 (0.1), mem = 1530.4M
[10/08 15:46:55    420s] 
[10/08 15:46:55    420s] =============================================================================================
[10/08 15:46:55    420s]  Step TAT Report for IncrReplace #1                                             20.14-s095_1
[10/08 15:46:55    420s] =============================================================================================
[10/08 15:46:55    420s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:46:55    420s] ---------------------------------------------------------------------------------------------
[10/08 15:46:55    420s] [ ExtractRC              ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.0
[10/08 15:46:55    420s] [ FullDelayCalc          ]      1   0:00:00.0  (   9.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/08 15:46:55    420s] [ CellServerInit         ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:55    420s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:55    420s] [ MISC                   ]          0:00:00.3  (  85.5 % )     0:00:00.3 /  0:00:00.3    1.0
[10/08 15:46:55    420s] ---------------------------------------------------------------------------------------------
[10/08 15:46:55    420s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[10/08 15:46:55    420s] ---------------------------------------------------------------------------------------------
[10/08 15:46:55    420s] 
[10/08 15:46:55    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:55    420s] *** Timing Is met
[10/08 15:46:55    420s] *** Check timing (0:00:00.0)
[10/08 15:46:55    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:55    420s] *** Timing Is met
[10/08 15:46:55    420s] *** Check timing (0:00:00.0)
[10/08 15:46:55    420s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[10/08 15:46:55    420s] ### Creating LA Mngr. totSessionCpu=0:07:00 mem=1546.4M
[10/08 15:46:55    420s] ### Creating LA Mngr, finished. totSessionCpu=0:07:00 mem=1546.4M
[10/08 15:46:55    420s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/08 15:46:55    420s] ### Creating PhyDesignMc. totSessionCpu=0:07:00 mem=1565.5M
[10/08 15:46:55    420s] OPERPROF: Starting DPlace-Init at level 1, MEM:1565.5M
[10/08 15:46:55    420s] z: 2, totalTracks: 1
[10/08 15:46:55    420s] z: 4, totalTracks: 1
[10/08 15:46:55    420s] z: 6, totalTracks: 1
[10/08 15:46:55    420s] z: 8, totalTracks: 1
[10/08 15:46:55    420s] #spOpts: minPadR=1.1 
[10/08 15:46:55    420s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1565.5M
[10/08 15:46:55    420s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1565.5M
[10/08 15:46:55    420s] Core basic site is gsclib090site
[10/08 15:46:55    420s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1565.5M
[10/08 15:46:55    420s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1597.5M
[10/08 15:46:55    420s] Fast DP-INIT is on for default
[10/08 15:46:55    420s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/08 15:46:55    420s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:1597.5M
[10/08 15:46:55    420s] OPERPROF:     Starting CMU at level 3, MEM:1597.5M
[10/08 15:46:55    420s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1597.5M
[10/08 15:46:55    420s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1597.5M
[10/08 15:46:55    420s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1597.5MB).
[10/08 15:46:55    420s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:1597.5M
[10/08 15:46:55    420s] TotalInstCnt at PhyDesignMc Initialization: 139
[10/08 15:46:55    420s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:00 mem=1597.5M
[10/08 15:46:55    420s] Begin: Area Reclaim Optimization
[10/08 15:46:55    420s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:07:00.4/1:02:28.8 (0.1), mem = 1597.5M
[10/08 15:46:55    420s] 
[10/08 15:46:55    420s] Creating Lib Analyzer ...
[10/08 15:46:55    420s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:46:55    420s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 BUFX20)
[10/08 15:46:55    420s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[10/08 15:46:55    420s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[10/08 15:46:55    420s] 
[10/08 15:46:55    420s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:46:55    421s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:01 mem=1597.5M
[10/08 15:46:55    421s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:01 mem=1597.5M
[10/08 15:46:55    421s] Creating Lib Analyzer, finished. 
[10/08 15:46:55    421s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23896.4
[10/08 15:46:55    421s] ### Creating RouteCongInterface, started
[10/08 15:46:55    421s] 
[10/08 15:46:55    421s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[10/08 15:46:55    421s] 
[10/08 15:46:55    421s] #optDebug: {0, 1.000}
[10/08 15:46:55    421s] ### Creating RouteCongInterface, finished
[10/08 15:46:55    421s] ### Creating LA Mngr. totSessionCpu=0:07:01 mem=1597.5M
[10/08 15:46:55    421s] ### Creating LA Mngr, finished. totSessionCpu=0:07:01 mem=1597.5M
[10/08 15:46:56    421s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1597.5M
[10/08 15:46:56    421s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1597.5M
[10/08 15:46:56    421s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.46
[10/08 15:46:56    421s] +---------+---------+--------+--------+------------+--------+
[10/08 15:46:56    421s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[10/08 15:46:56    421s] +---------+---------+--------+--------+------------+--------+
[10/08 15:46:56    421s] |   69.46%|        -|   0.000|   0.000|   0:00:00.0| 1597.5M|
[10/08 15:46:56    421s] #optDebug: <stH: 2.6100 MiSeL: 47.7330>
[10/08 15:46:56    421s] |   69.46%|        0|   0.000|   0.000|   0:00:00.0| 1597.5M|
[10/08 15:46:56    421s] |   69.46%|        0|   0.000|   0.000|   0:00:00.0| 1597.5M|
[10/08 15:46:56    421s] |   69.46%|        0|   0.000|   0.000|   0:00:00.0| 1597.5M|
[10/08 15:46:56    421s] #optDebug: <stH: 2.6100 MiSeL: 47.7330>
[10/08 15:46:56    421s] |   69.46%|        0|   0.000|   0.000|   0:00:00.0| 1597.5M|
[10/08 15:46:56    421s] +---------+---------+--------+--------+------------+--------+
[10/08 15:46:56    421s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.46
[10/08 15:46:56    421s] 
[10/08 15:46:56    421s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[10/08 15:46:56    421s] --------------------------------------------------------------
[10/08 15:46:56    421s] |                                   | Total     | Sequential |
[10/08 15:46:56    421s] --------------------------------------------------------------
[10/08 15:46:56    421s] | Num insts resized                 |       0  |       0    |
[10/08 15:46:56    421s] | Num insts undone                  |       0  |       0    |
[10/08 15:46:56    421s] | Num insts Downsized               |       0  |       0    |
[10/08 15:46:56    421s] | Num insts Samesized               |       0  |       0    |
[10/08 15:46:56    421s] | Num insts Upsized                 |       0  |       0    |
[10/08 15:46:56    421s] | Num multiple commits+uncommits    |       0  |       -    |
[10/08 15:46:56    421s] --------------------------------------------------------------
[10/08 15:46:56    421s] Bottom Preferred Layer:
[10/08 15:46:56    421s]     None
[10/08 15:46:56    421s] Via Pillar Rule:
[10/08 15:46:56    421s]     None
[10/08 15:46:56    421s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[10/08 15:46:56    421s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1597.5M
[10/08 15:46:56    421s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:       Starting CMU at level 4, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.008, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.010, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.011, MEM:1575.5M
[10/08 15:46:56    421s] TDRefine: refinePlace mode is spiral
[10/08 15:46:56    421s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23896.3
[10/08 15:46:56    421s] OPERPROF: Starting RefinePlace at level 1, MEM:1575.5M
[10/08 15:46:56    421s] *** Starting refinePlace (0:07:02 mem=1575.5M) ***
[10/08 15:46:56    421s] Total net bbox length = 1.754e+03 (8.044e+02 9.497e+02) (ext = 6.487e+02)
[10/08 15:46:56    421s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/08 15:46:56    421s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1575.5M
[10/08 15:46:56    421s] Starting refinePlace ...
[10/08 15:46:56    421s] One DDP V2 for no tweak run.
[10/08 15:46:56    421s] 
[10/08 15:46:56    421s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/08 15:46:56    421s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/08 15:46:56    421s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1575.5MB) @(0:07:02 - 0:07:02).
[10/08 15:46:56    421s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/08 15:46:56    421s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1575.5MB
[10/08 15:46:56    421s] Statistics of distance of Instance movement in refine placement:
[10/08 15:46:56    421s]   maximum (X+Y) =         0.00 um
[10/08 15:46:56    421s]   mean    (X+Y) =         0.00 um
[10/08 15:46:56    421s] Summary Report:
[10/08 15:46:56    421s] Instances move: 0 (out of 139 movable)
[10/08 15:46:56    421s] Instances flipped: 0
[10/08 15:46:56    421s] Mean displacement: 0.00 um
[10/08 15:46:56    421s] Max displacement: 0.00 um 
[10/08 15:46:56    421s] Total instances moved : 0
[10/08 15:46:56    421s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.002, MEM:1575.5M
[10/08 15:46:56    421s] Total net bbox length = 1.754e+03 (8.044e+02 9.497e+02) (ext = 6.487e+02)
[10/08 15:46:56    421s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1575.5MB
[10/08 15:46:56    421s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1575.5MB) @(0:07:02 - 0:07:02).
[10/08 15:46:56    421s] *** Finished refinePlace (0:07:02 mem=1575.5M) ***
[10/08 15:46:56    421s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23896.3
[10/08 15:46:56    421s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.004, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1575.5M
[10/08 15:46:56    421s] *** maximum move = 0.00 um ***
[10/08 15:46:56    421s] *** Finished re-routing un-routed nets (1575.5M) ***
[10/08 15:46:56    421s] OPERPROF: Starting DPlace-Init at level 1, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:     Starting CMU at level 3, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1575.5M
[10/08 15:46:56    421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1575.5M
[10/08 15:46:56    421s] 
[10/08 15:46:56    421s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1575.5M) ***
[10/08 15:46:56    421s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23896.4
[10/08 15:46:56    421s] *** AreaOpt #2 [finish] : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:07:01.6/1:02:29.9 (0.1), mem = 1575.5M
[10/08 15:46:56    421s] 
[10/08 15:46:56    421s] =============================================================================================
[10/08 15:46:56    421s]  Step TAT Report for AreaOpt #2                                                 20.14-s095_1
[10/08 15:46:56    421s] =============================================================================================
[10/08 15:46:56    421s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:46:56    421s] ---------------------------------------------------------------------------------------------
[10/08 15:46:56    421s] [ RefinePlace            ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.0
[10/08 15:46:56    421s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    421s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  53.9 % )     0:00:00.6 /  0:00:00.6    1.0
[10/08 15:46:56    421s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    421s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    421s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    421s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[10/08 15:46:56    421s] [ OptGetWeight           ]     44   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    421s] [ OptEval                ]     44   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    421s] [ OptCommit              ]     44   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    421s] [ PostCommitDelayUpdate  ]     44   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    421s] [ MISC                   ]          0:00:00.5  (  42.0 % )     0:00:00.5 /  0:00:00.5    1.0
[10/08 15:46:56    421s] ---------------------------------------------------------------------------------------------
[10/08 15:46:56    421s]  AreaOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[10/08 15:46:56    421s] ---------------------------------------------------------------------------------------------
[10/08 15:46:56    421s] 
[10/08 15:46:56    421s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1540.4M
[10/08 15:46:56    421s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1521.4M
[10/08 15:46:56    421s] TotalInstCnt at PhyDesignMc Destruction: 139
[10/08 15:46:56    421s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1521.38M, totSessionCpu=0:07:02).
[10/08 15:46:56    421s] **INFO: Flow update: Design timing is met.
[10/08 15:46:56    421s] Begin: GigaOpt postEco DRV Optimization
[10/08 15:46:56    421s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[10/08 15:46:56    421s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:07:01.6/1:02:30.0 (0.1), mem = 1521.4M
[10/08 15:46:56    421s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.23896.5
[10/08 15:46:56    421s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/08 15:46:56    421s] ### Creating PhyDesignMc. totSessionCpu=0:07:02 mem=1521.4M
[10/08 15:46:56    421s] OPERPROF: Starting DPlace-Init at level 1, MEM:1521.4M
[10/08 15:46:56    421s] z: 2, totalTracks: 1
[10/08 15:46:56    421s] z: 4, totalTracks: 1
[10/08 15:46:56    421s] z: 6, totalTracks: 1
[10/08 15:46:56    421s] z: 8, totalTracks: 1
[10/08 15:46:56    421s] #spOpts: minPadR=1.1 mergeVia=F 
[10/08 15:46:56    421s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1521.4M
[10/08 15:46:56    421s] OPERPROF:     Starting CMU at level 3, MEM:1521.4M
[10/08 15:46:56    421s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:1521.4M
[10/08 15:46:56    421s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.008, MEM:1521.4M
[10/08 15:46:56    421s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1521.4MB).
[10/08 15:46:56    421s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.010, MEM:1521.4M
[10/08 15:46:56    421s] TotalInstCnt at PhyDesignMc Initialization: 139
[10/08 15:46:56    421s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:02 mem=1521.4M
[10/08 15:46:56    421s] ### Creating RouteCongInterface, started
[10/08 15:46:56    421s] 
[10/08 15:46:56    421s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[10/08 15:46:56    421s] 
[10/08 15:46:56    421s] #optDebug: {0, 1.000}
[10/08 15:46:56    421s] ### Creating RouteCongInterface, finished
[10/08 15:46:56    421s] {MG  {8 0 9.4 0.788191} }
[10/08 15:46:56    421s] ### Creating LA Mngr. totSessionCpu=0:07:02 mem=1521.4M
[10/08 15:46:56    421s] ### Creating LA Mngr, finished. totSessionCpu=0:07:02 mem=1521.4M
[10/08 15:46:56    422s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1540.5M
[10/08 15:46:56    422s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1540.5M
[10/08 15:46:56    422s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/08 15:46:56    422s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[10/08 15:46:56    422s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/08 15:46:56    422s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/08 15:46:56    422s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/08 15:46:56    422s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/08 15:46:56    422s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.92|     0.00|       0|       0|       0| 69.46%|          |         |
[10/08 15:46:56    422s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/08 15:46:56    422s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.92|     0.00|       0|       0|       0| 69.46%| 0:00:00.0|  1540.5M|
[10/08 15:46:56    422s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/08 15:46:56    422s] Bottom Preferred Layer:
[10/08 15:46:56    422s]     None
[10/08 15:46:56    422s] Via Pillar Rule:
[10/08 15:46:56    422s]     None
[10/08 15:46:56    422s] 
[10/08 15:46:56    422s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1540.5M) ***
[10/08 15:46:56    422s] 
[10/08 15:46:56    422s] Total-nets :: 203, Stn-nets :: 0, ratio :: 0 %
[10/08 15:46:56    422s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.001, MEM:1521.4M
[10/08 15:46:56    422s] TotalInstCnt at PhyDesignMc Destruction: 139
[10/08 15:46:56    422s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.23896.5
[10/08 15:46:56    422s] *** DrvOpt #1 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:07:02.2/1:02:30.6 (0.1), mem = 1521.4M
[10/08 15:46:56    422s] 
[10/08 15:46:56    422s] =============================================================================================
[10/08 15:46:56    422s]  Step TAT Report for DrvOpt #1                                                  20.14-s095_1
[10/08 15:46:56    422s] =============================================================================================
[10/08 15:46:56    422s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:46:56    422s] ---------------------------------------------------------------------------------------------
[10/08 15:46:56    422s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    422s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    422s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[10/08 15:46:56    422s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    422s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    422s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    422s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:56    422s] [ MISC                   ]          0:00:00.6  (  97.8 % )     0:00:00.6 /  0:00:00.6    1.0
[10/08 15:46:56    422s] ---------------------------------------------------------------------------------------------
[10/08 15:46:56    422s]  DrvOpt #1 TOTAL                    0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[10/08 15:46:56    422s] ---------------------------------------------------------------------------------------------
[10/08 15:46:56    422s] 
[10/08 15:46:56    422s] End: GigaOpt postEco DRV Optimization
[10/08 15:46:56    422s] **INFO: Flow update: Design timing is met.
[10/08 15:46:56    422s] Running refinePlace -preserveRouting true -hardFence false
[10/08 15:46:56    422s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1521.4M
[10/08 15:46:56    422s] z: 2, totalTracks: 1
[10/08 15:46:56    422s] z: 4, totalTracks: 1
[10/08 15:46:56    422s] z: 6, totalTracks: 1
[10/08 15:46:56    422s] z: 8, totalTracks: 1
[10/08 15:46:56    422s] #spOpts: minPadR=1.1 
[10/08 15:46:56    422s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF:         Starting CMU at level 5, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.008, MEM:1521.4M
[10/08 15:46:56    422s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1521.4MB).
[10/08 15:46:56    422s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.010, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.010, MEM:1521.4M
[10/08 15:46:56    422s] TDRefine: refinePlace mode is spiral
[10/08 15:46:56    422s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.23896.4
[10/08 15:46:56    422s] OPERPROF:   Starting RefinePlace at level 2, MEM:1521.4M
[10/08 15:46:56    422s] *** Starting refinePlace (0:07:02 mem=1521.4M) ***
[10/08 15:46:56    422s] Total net bbox length = 1.754e+03 (8.044e+02 9.497e+02) (ext = 6.487e+02)
[10/08 15:46:56    422s] 
[10/08 15:46:56    422s] Starting Small incrNP...
[10/08 15:46:56    422s] User Input Parameters:
[10/08 15:46:56    422s] - Congestion Driven    : Off
[10/08 15:46:56    422s] - Timing Driven        : Off
[10/08 15:46:56    422s] - Area-Violation Based : Off
[10/08 15:46:56    422s] - Start Rollback Level : -5
[10/08 15:46:56    422s] - Legalized            : On
[10/08 15:46:56    422s] - Window Based         : Off
[10/08 15:46:56    422s] - eDen incr mode       : Off
[10/08 15:46:56    422s] - Small incr mode      : On
[10/08 15:46:56    422s] 
[10/08 15:46:56    422s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.000, MEM:1521.4M
[10/08 15:46:56    422s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[10/08 15:46:56    422s] Density distribution unevenness ratio = 0.000%
[10/08 15:46:56    422s] cost 0.800000, thresh 1.000000
[10/08 15:46:56    422s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1521.4M)
[10/08 15:46:56    422s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[10/08 15:46:56    422s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1521.4M
[10/08 15:46:56    422s] Starting refinePlace ...
[10/08 15:46:56    422s] One DDP V2 for no tweak run.
[10/08 15:46:56    422s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[10/08 15:46:56    422s] ** Cut row section cpu time 0:00:00.0.
[10/08 15:46:56    422s]    Spread Effort: high, pre-route mode, useDDP on.
[10/08 15:46:56    422s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1521.4MB) @(0:07:02 - 0:07:02).
[10/08 15:46:56    422s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/08 15:46:56    422s] wireLenOptFixPriorityInst 0 inst fixed
[10/08 15:46:56    422s] 
[10/08 15:46:56    422s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[10/08 15:46:56    422s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[10/08 15:46:56    422s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1521.4MB) @(0:07:02 - 0:07:02).
[10/08 15:46:56    422s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[10/08 15:46:56    422s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1521.4MB
[10/08 15:46:56    422s] Statistics of distance of Instance movement in refine placement:
[10/08 15:46:56    422s]   maximum (X+Y) =         0.00 um
[10/08 15:46:56    422s]   mean    (X+Y) =         0.00 um
[10/08 15:46:56    422s] Summary Report:
[10/08 15:46:56    422s] Instances move: 0 (out of 139 movable)
[10/08 15:46:56    422s] Instances flipped: 0
[10/08 15:46:56    422s] Mean displacement: 0.00 um
[10/08 15:46:56    422s] Max displacement: 0.00 um 
[10/08 15:46:56    422s] Total instances moved : 0
[10/08 15:46:56    422s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.000, REAL:0.004, MEM:1521.4M
[10/08 15:46:56    422s] Total net bbox length = 1.754e+03 (8.044e+02 9.497e+02) (ext = 6.487e+02)
[10/08 15:46:56    422s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1521.4MB
[10/08 15:46:56    422s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1521.4MB) @(0:07:02 - 0:07:02).
[10/08 15:46:56    422s] *** Finished refinePlace (0:07:02 mem=1521.4M) ***
[10/08 15:46:56    422s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.23896.4
[10/08 15:46:56    422s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.000, REAL:0.006, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.001, MEM:1521.4M
[10/08 15:46:56    422s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.010, REAL:0.018, MEM:1521.4M
[10/08 15:46:56    422s] **INFO: Flow update: Design timing is met.
[10/08 15:46:56    422s] **INFO: Flow update: Design timing is met.
[10/08 15:46:56    422s] **INFO: Flow update: Design timing is met.
[10/08 15:46:56    422s] 
[10/08 15:46:56    422s] Active setup views:
[10/08 15:46:56    422s]  bc
[10/08 15:46:56    422s]   Dominating endpoints: 0
[10/08 15:46:56    422s]   Dominating TNS: -0.000
[10/08 15:46:56    422s] 
[10/08 15:46:56    422s] Extraction called for design 'pe64_if_else' of instances=139 and nets=205 using extraction engine 'preRoute' .
[10/08 15:46:56    422s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/08 15:46:56    422s] Type 'man IMPEXT-3530' for more detail.
[10/08 15:46:56    422s] PreRoute RC Extraction called for design pe64_if_else.
[10/08 15:46:56    422s] RC Extraction called in multi-corner(1) mode.
[10/08 15:46:56    422s] RCMode: PreRoute
[10/08 15:46:56    422s]       RC Corner Indexes            0   
[10/08 15:46:56    422s] Capacitance Scaling Factor   : 1.00000 
[10/08 15:46:56    422s] Resistance Scaling Factor    : 1.00000 
[10/08 15:46:56    422s] Clock Cap. Scaling Factor    : 1.00000 
[10/08 15:46:56    422s] Clock Res. Scaling Factor    : 1.00000 
[10/08 15:46:56    422s] Shrink Factor                : 1.00000
[10/08 15:46:56    422s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[10/08 15:46:56    422s] Using Quantus QRC technology file ...
[10/08 15:46:56    422s] RC Grid backup saved.
[10/08 15:46:56    422s] LayerId::1 widthSet size::1
[10/08 15:46:56    422s] LayerId::2 widthSet size::1
[10/08 15:46:56    422s] LayerId::3 widthSet size::1
[10/08 15:46:56    422s] LayerId::4 widthSet size::1
[10/08 15:46:56    422s] LayerId::5 widthSet size::1
[10/08 15:46:56    422s] LayerId::6 widthSet size::1
[10/08 15:46:56    422s] LayerId::7 widthSet size::1
[10/08 15:46:56    422s] LayerId::8 widthSet size::1
[10/08 15:46:56    422s] LayerId::9 widthSet size::1
[10/08 15:46:56    422s] Skipped RC grid update for preRoute extraction.
[10/08 15:46:56    422s] eee: pegSigSF::1.070000
[10/08 15:46:56    422s] Initializing multi-corner resistance tables ...
[10/08 15:46:56    422s] eee: l::1 avDens::0.048225 usedTrk::17.360920 availTrk::360.000000 sigTrk::17.360920
[10/08 15:46:56    422s] eee: l::2 avDens::0.092867 usedTrk::33.431993 availTrk::360.000000 sigTrk::33.431993
[10/08 15:46:56    422s] eee: l::3 avDens::0.081049 usedTrk::29.177778 availTrk::360.000000 sigTrk::29.177778
[10/08 15:46:56    422s] eee: l::4 avDens::0.014391 usedTrk::5.180843 availTrk::360.000000 sigTrk::5.180843
[10/08 15:46:56    422s] eee: l::5 avDens::0.007361 usedTrk::2.650000 availTrk::360.000000 sigTrk::2.650000
[10/08 15:46:56    422s] eee: l::6 avDens::0.001317 usedTrk::0.355556 availTrk::270.000000 sigTrk::0.355556
[10/08 15:46:56    422s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[10/08 15:46:56    422s] eee: l::8 avDens::0.116858 usedTrk::14.022989 availTrk::120.000000 sigTrk::14.022989
[10/08 15:46:56    422s] eee: l::9 avDens::0.120562 usedTrk::14.467433 availTrk::120.000000 sigTrk::14.467433
[10/08 15:46:56    422s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:46:56    422s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.811400 ; wcR: 0.700000 ; newSi: 0.081700 ; pMod: 83 ; 
[10/08 15:46:56    422s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1509.863M)
[10/08 15:46:56    422s] Skewing Data Summary (End_of_FINAL)
[10/08 15:46:56    422s] --------------------------------------------------
[10/08 15:46:56    422s]  Total skewed count:0
[10/08 15:46:56    422s] --------------------------------------------------
[10/08 15:46:56    422s] Starting delay calculation for Setup views
[10/08 15:46:56    422s] #################################################################################
[10/08 15:46:56    422s] # Design Stage: PreRoute
[10/08 15:46:56    422s] # Design Name: pe64_if_else
[10/08 15:46:56    422s] # Design Mode: 90nm
[10/08 15:46:56    422s] # Analysis Mode: MMMC Non-OCV 
[10/08 15:46:56    422s] # Parasitics Mode: No SPEF/RCDB 
[10/08 15:46:56    422s] # Signoff Settings: SI Off 
[10/08 15:46:56    422s] #################################################################################
[10/08 15:46:56    422s] Calculate delays in BcWc mode...
[10/08 15:46:56    422s] Topological Sorting (REAL = 0:00:00.0, MEM = 1509.9M, InitMEM = 1509.9M)
[10/08 15:46:56    422s] Start delay calculation (fullDC) (1 T). (MEM=1509.87)
[10/08 15:46:56    422s] End AAE Lib Interpolated Model. (MEM=1521.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 15:46:56    422s] Total number of fetched objects 203
[10/08 15:46:56    422s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 15:46:56    422s] End delay calculation. (MEM=1537.07 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 15:46:56    422s] End delay calculation (fullDC). (MEM=1537.07 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 15:46:56    422s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1537.1M) ***
[10/08 15:46:56    422s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:07:02 mem=1537.1M)
[10/08 15:46:56    422s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Import and model ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Create place DB ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Import place data ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read instances and placement ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Read instances and placement ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read nets ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Import place data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Create place DB ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Create route DB ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       == Non-default Options ==
[10/08 15:46:56    422s] (I)       Build term to term wires                           : false
[10/08 15:46:56    422s] (I)       Maximum routing layer                              : 9
[10/08 15:46:56    422s] (I)       Number of threads                                  : 1
[10/08 15:46:56    422s] (I)       Method to set GCell size                           : row
[10/08 15:46:56    422s] (I)       Counted 274 PG shapes. We will not process PG shapes layer by layer.
[10/08 15:46:56    422s] (I)       Started Import route data (1T) ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Use row-based GCell size
[10/08 15:46:56    422s] (I)       Use row-based GCell align
[10/08 15:46:56    422s] (I)       GCell unit size   : 5220
[10/08 15:46:56    422s] (I)       GCell multiplier  : 1
[10/08 15:46:56    422s] (I)       GCell row height  : 5220
[10/08 15:46:56    422s] (I)       Actual row height : 5220
[10/08 15:46:56    422s] (I)       GCell align ref   : 12180 12180
[10/08 15:46:56    422s] [NR-eGR] Track table information for default rule: 
[10/08 15:46:56    422s] [NR-eGR] Metal1 has no routable track
[10/08 15:46:56    422s] [NR-eGR] Metal2 has single uniform track structure
[10/08 15:46:56    422s] [NR-eGR] Metal3 has single uniform track structure
[10/08 15:46:56    422s] [NR-eGR] Metal4 has single uniform track structure
[10/08 15:46:56    422s] [NR-eGR] Metal5 has single uniform track structure
[10/08 15:46:56    422s] [NR-eGR] Metal6 has single uniform track structure
[10/08 15:46:56    422s] [NR-eGR] Metal7 has single uniform track structure
[10/08 15:46:56    422s] [NR-eGR] Metal8 has single uniform track structure
[10/08 15:46:56    422s] [NR-eGR] Metal9 has single uniform track structure
[10/08 15:46:56    422s] (I)       =============== Default via ================
[10/08 15:46:56    422s] (I)       +---+------------------+-------------------+
[10/08 15:46:56    422s] (I)       | Z | Code  Single-Cut | Code  Multi-Cut   |
[10/08 15:46:56    422s] (I)       +---+------------------+-------------------+
[10/08 15:46:56    422s] (I)       | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[10/08 15:46:56    422s] (I)       | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[10/08 15:46:56    422s] (I)       | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[10/08 15:46:56    422s] (I)       | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[10/08 15:46:56    422s] (I)       | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[10/08 15:46:56    422s] (I)       | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[10/08 15:46:56    422s] (I)       | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[10/08 15:46:56    422s] (I)       | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[10/08 15:46:56    422s] (I)       +---+------------------+-------------------+
[10/08 15:46:56    422s] (I)       Started Read blockages ( Layer 2-9 ) ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read routing blockages ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Read routing blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read instance blockages ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Read instance blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read PG blockages ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] [NR-eGR] Read 432 PG shapes
[10/08 15:46:56    422s] (I)       Finished Read PG blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read boundary cut boxes ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Read boundary cut boxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] [NR-eGR] #Routing Blockages  : 0
[10/08 15:46:56    422s] [NR-eGR] #Instance Blockages : 0
[10/08 15:46:56    422s] [NR-eGR] #PG Blockages       : 432
[10/08 15:46:56    422s] [NR-eGR] #Halo Blockages     : 0
[10/08 15:46:56    422s] [NR-eGR] #Boundary Blockages : 0
[10/08 15:46:56    422s] (I)       Finished Read blockages ( Layer 2-9 ) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read blackboxes ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Design has 0 blackboxes considered as all layer blockages.
[10/08 15:46:56    422s] (I)       Finished Read blackboxes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read prerouted ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[10/08 15:46:56    422s] (I)       Finished Read prerouted ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read unlegalized nets ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Read unlegalized nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read nets ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] [NR-eGR] Read numTotalNets=203  numIgnoredNets=0
[10/08 15:46:56    422s] (I)       Finished Read nets ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Set up via pillars ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Set up via pillars ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       early_global_route_priority property id does not exist.
[10/08 15:46:56    422s] (I)       Started Initialize 3D grid graph ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Initialize 3D grid graph ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Model blockages into capacity
[10/08 15:46:56    422s] (I)       Read Num Blocks=432  Num Prerouted Wires=0  Num CS=0
[10/08 15:46:56    422s] (I)       Started Initialize 3D capacity ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Layer 1 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:56    422s] (I)       Layer 2 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:56    422s] (I)       Layer 3 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:56    422s] (I)       Layer 4 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:56    422s] (I)       Layer 5 (V) : #blockages 48 : #preroutes 0
[10/08 15:46:56    422s] (I)       Layer 6 (H) : #blockages 48 : #preroutes 0
[10/08 15:46:56    422s] (I)       Layer 7 (V) : #blockages 84 : #preroutes 0
[10/08 15:46:56    422s] (I)       Layer 8 (H) : #blockages 60 : #preroutes 0
[10/08 15:46:56    422s] (I)       Finished Initialize 3D capacity ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       -- layer congestion ratio --
[10/08 15:46:56    422s] (I)       Layer 1 : 0.100000
[10/08 15:46:56    422s] (I)       Layer 2 : 0.700000
[10/08 15:46:56    422s] (I)       Layer 3 : 0.700000
[10/08 15:46:56    422s] (I)       Layer 4 : 0.700000
[10/08 15:46:56    422s] (I)       Layer 5 : 0.700000
[10/08 15:46:56    422s] (I)       Layer 6 : 0.700000
[10/08 15:46:56    422s] (I)       Layer 7 : 0.700000
[10/08 15:46:56    422s] (I)       Layer 8 : 0.700000
[10/08 15:46:56    422s] (I)       Layer 9 : 0.700000
[10/08 15:46:56    422s] (I)       ----------------------------
[10/08 15:46:56    422s] (I)       Number of ignored nets                =      0
[10/08 15:46:56    422s] (I)       Number of connected nets              =      0
[10/08 15:46:56    422s] (I)       Number of fixed nets                  =      0.  Ignored: Yes
[10/08 15:46:56    422s] (I)       Number of clock nets                  =      0.  Ignored: No
[10/08 15:46:56    422s] (I)       Number of analog nets                 =      0.  Ignored: Yes
[10/08 15:46:56    422s] (I)       Number of special nets                =      0.  Ignored: Yes
[10/08 15:46:56    422s] (I)       Number of mixed signal nets           =      0.  Ignored: Yes
[10/08 15:46:56    422s] (I)       Number of skip routing nets           =      0.  Ignored: Yes
[10/08 15:46:56    422s] (I)       Number of nets with ignore route flag =      0.  Ignored: No
[10/08 15:46:56    422s] (I)       Number of nets with one or no pins    =      0.  Ignored: Yes
[10/08 15:46:56    422s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[10/08 15:46:56    422s] (I)       Finished Import route data (1T) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Create route DB ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Read aux data ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Read aux data ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Others data preparation ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Others data preparation ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Create route kernel ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Ndr track 0 does not exist
[10/08 15:46:56    422s] (I)       ---------------------Grid Graph Info--------------------
[10/08 15:46:56    422s] (I)       Routing area        : (0, 0) - (84100, 81780)
[10/08 15:46:56    422s] (I)       Core area           : (12180, 12180) - (71920, 69600)
[10/08 15:46:56    422s] (I)       Site width          :   580  (dbu)
[10/08 15:46:56    422s] (I)       Row height          :  5220  (dbu)
[10/08 15:46:56    422s] (I)       GCell row height    :  5220  (dbu)
[10/08 15:46:56    422s] (I)       GCell width         :  5220  (dbu)
[10/08 15:46:56    422s] (I)       GCell height        :  5220  (dbu)
[10/08 15:46:56    422s] (I)       Grid                :    16    16     9
[10/08 15:46:56    422s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9
[10/08 15:46:56    422s] (I)       Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[10/08 15:46:56    422s] (I)       Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[10/08 15:46:56    422s] (I)       Default wire width  :   240   280   280   280   280   280   280   880   880
[10/08 15:46:56    422s] (I)       Default wire space  :   240   280   280   280   280   280   280   800   800
[10/08 15:46:56    422s] (I)       Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[10/08 15:46:56    422s] (I)       Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[10/08 15:46:56    422s] (I)       First track coord   :     0   290   290   290   290   290   290  2030  2030
[10/08 15:46:56    422s] (I)       Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[10/08 15:46:56    422s] (I)       Total num of tracks :     0   145   141   145   141   145   141    47    46
[10/08 15:46:56    422s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1
[10/08 15:46:56    422s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0
[10/08 15:46:56    422s] (I)       --------------------------------------------------------
[10/08 15:46:56    422s] 
[10/08 15:46:56    422s] [NR-eGR] ============ Routing rule table ============
[10/08 15:46:56    422s] [NR-eGR] Rule id: 0  Nets: 203 
[10/08 15:46:56    422s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[10/08 15:46:56    422s] (I)       Pitch:  L1=480  L2=580  L3=580  L4=580  L5=580  L6=580  L7=580  L8=1740  L9=1740
[10/08 15:46:56    422s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/08 15:46:56    422s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1
[10/08 15:46:56    422s] [NR-eGR] ========================================
[10/08 15:46:56    422s] [NR-eGR] 
[10/08 15:46:56    422s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[10/08 15:46:56    422s] (I)       blocked tracks on layer2 : = 362 / 2320 (15.60%)
[10/08 15:46:56    422s] (I)       blocked tracks on layer3 : = 168 / 2256 (7.45%)
[10/08 15:46:56    422s] (I)       blocked tracks on layer4 : = 362 / 2320 (15.60%)
[10/08 15:46:56    422s] (I)       blocked tracks on layer5 : = 168 / 2256 (7.45%)
[10/08 15:46:56    422s] (I)       blocked tracks on layer6 : = 362 / 2320 (15.60%)
[10/08 15:46:56    422s] (I)       blocked tracks on layer7 : = 168 / 2256 (7.45%)
[10/08 15:46:56    422s] (I)       blocked tracks on layer8 : = 482 / 752 (64.10%)
[10/08 15:46:56    422s] (I)       blocked tracks on layer9 : = 469 / 736 (63.72%)
[10/08 15:46:56    422s] (I)       Finished Create route kernel ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Reset routing kernel
[10/08 15:46:56    422s] (I)       Started Global Routing ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Initialization ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       totalPins=570  totalGlobalPin=531 (93.16%)
[10/08 15:46:56    422s] (I)       Finished Initialization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Net group 1 ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Generate topology ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Generate topology ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       total 2D Cap : 13495 = (6631 H, 6864 V)
[10/08 15:46:56    422s] [NR-eGR] Layer group 1: route 203 net(s) in layer range [2, 9]
[10/08 15:46:56    422s] (I)       
[10/08 15:46:56    422s] (I)       ============  Phase 1a Route ============
[10/08 15:46:56    422s] (I)       Started Phase 1a ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Pattern routing (1T) ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Pattern routing (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Usage: 643 = (295 H, 348 V) = (4.45% H, 5.07% V) = (7.700e+02um H, 9.083e+02um V)
[10/08 15:46:56    422s] (I)       Started Add via demand to 2D ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Add via demand to 2D ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       
[10/08 15:46:56    422s] (I)       ============  Phase 1b Route ============
[10/08 15:46:56    422s] (I)       Started Phase 1b ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Usage: 643 = (295 H, 348 V) = (4.45% H, 5.07% V) = (7.700e+02um H, 9.083e+02um V)
[10/08 15:46:56    422s] (I)       Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678230e+03um
[10/08 15:46:56    422s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[10/08 15:46:56    422s] (I)       Congestion threshold : each 60.00, sum 90.00
[10/08 15:46:56    422s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       
[10/08 15:46:56    422s] (I)       ============  Phase 1c Route ============
[10/08 15:46:56    422s] (I)       Started Phase 1c ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Usage: 643 = (295 H, 348 V) = (4.45% H, 5.07% V) = (7.700e+02um H, 9.083e+02um V)
[10/08 15:46:56    422s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       
[10/08 15:46:56    422s] (I)       ============  Phase 1d Route ============
[10/08 15:46:56    422s] (I)       Started Phase 1d ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Usage: 643 = (295 H, 348 V) = (4.45% H, 5.07% V) = (7.700e+02um H, 9.083e+02um V)
[10/08 15:46:56    422s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       
[10/08 15:46:56    422s] (I)       ============  Phase 1e Route ============
[10/08 15:46:56    422s] (I)       Started Phase 1e ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Route legalization ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Route legalization ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Usage: 643 = (295 H, 348 V) = (4.45% H, 5.07% V) = (7.700e+02um H, 9.083e+02um V)
[10/08 15:46:56    422s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.678230e+03um
[10/08 15:46:56    422s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       
[10/08 15:46:56    422s] (I)       ============  Phase 1l Route ============
[10/08 15:46:56    422s] (I)       Started Phase 1l ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Started Layer assignment (1T) ( Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Current Layer assignment (1T) [Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1537.07 MB )
[10/08 15:46:56    422s] (I)       Finished Layer assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] (I)       Finished Net group 1 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] (I)       Started Clean cong LA ( Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] (I)       Finished Clean cong LA ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] (I)                   capacity    demand   overflow    blocked   non-blocked   
[10/08 15:46:56    422s] (I)       Layer  2:       2052       484         0           0        2160    ( 0.00%) 
[10/08 15:46:56    422s] (I)       Layer  3:       2007       276         0           0        2160    ( 0.00%) 
[10/08 15:46:56    422s] (I)       Layer  4:       2052        51         0           0        2160    ( 0.00%) 
[10/08 15:46:56    422s] (I)       Layer  5:       2007        14         0           0        2160    ( 0.00%) 
[10/08 15:46:56    422s] (I)       Layer  6:       2052         1         0           0        2160    ( 0.00%) 
[10/08 15:46:56    422s] (I)       Layer  7:       2007         0         0           0        2160    ( 0.00%) 
[10/08 15:46:56    422s] (I)       Layer  8:        255         0         0         414         306    (57.50%) 
[10/08 15:46:56    422s] (I)       Layer  9:        246         0         0         393         327    (54.58%) 
[10/08 15:46:56    422s] (I)       Total:         12678       826         0         807       13593    ( 5.60%) 
[10/08 15:46:56    422s] (I)       
[10/08 15:46:56    422s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[10/08 15:46:56    422s] [NR-eGR]                        OverCon            
[10/08 15:46:56    422s] [NR-eGR]                         #Gcell     %Gcell
[10/08 15:46:56    422s] [NR-eGR]       Layer                (0)    OverCon 
[10/08 15:46:56    422s] [NR-eGR] ----------------------------------------------
[10/08 15:46:56    422s] [NR-eGR]  Metal1  (1)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:56    422s] [NR-eGR]  Metal2  (2)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:56    422s] [NR-eGR]  Metal3  (3)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:56    422s] [NR-eGR]  Metal4  (4)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:56    422s] [NR-eGR]  Metal5  (5)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:56    422s] [NR-eGR]  Metal6  (6)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:56    422s] [NR-eGR]  Metal7  (7)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:56    422s] [NR-eGR]  Metal8  (8)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:56    422s] [NR-eGR]  Metal9  (9)         0( 0.00%)   ( 0.00%) 
[10/08 15:46:56    422s] [NR-eGR] ----------------------------------------------
[10/08 15:46:56    422s] [NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[10/08 15:46:56    422s] [NR-eGR] 
[10/08 15:46:56    422s] (I)       Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] (I)       Started Export 3D cong map ( Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] (I)       total 2D Cap : 13556 = (6658 H, 6898 V)
[10/08 15:46:56    422s] (I)       Started Export 2D cong map ( Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] [NR-eGR] Overflow after Early Global Route (GR compatible) 0.00% H + 0.00% V
[10/08 15:46:56    422s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[10/08 15:46:56    422s] (I)       Finished Export 2D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] (I)       Finished Export 3D cong map ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1545.08 MB )
[10/08 15:46:56    422s] OPERPROF: Starting HotSpotCal at level 1, MEM:1545.1M
[10/08 15:46:56    422s] [hotspot] +------------+---------------+---------------+
[10/08 15:46:56    422s] [hotspot] |            |   max hotspot | total hotspot |
[10/08 15:46:56    422s] [hotspot] +------------+---------------+---------------+
[10/08 15:46:56    422s] [hotspot] | normalized |          0.00 |          0.00 |
[10/08 15:46:56    422s] [hotspot] +------------+---------------+---------------+
[10/08 15:46:56    422s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/08 15:46:56    422s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/08 15:46:56    422s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:1545.1M
[10/08 15:46:56    422s] Reported timing to dir ./timingReports
[10/08 15:46:56    422s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1287.6M, totSessionCpu=0:07:02 **
[10/08 15:46:56    422s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1499.1M
[10/08 15:46:56    422s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.008, MEM:1499.1M
[10/08 15:46:57    422s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.920  |  0.920  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    1    |    1    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.462%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1288.2M, totSessionCpu=0:07:02 **
[10/08 15:46:57    422s] 
[10/08 15:46:57    422s] TimeStamp Deleting Cell Server Begin ...
[10/08 15:46:57    422s] Deleting Lib Analyzer.
[10/08 15:46:57    422s] 
[10/08 15:46:57    422s] TimeStamp Deleting Cell Server End ...
[10/08 15:46:57    422s] *** Finished optDesign ***
[10/08 15:46:57    422s] 
[10/08 15:46:57    422s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:08.3 real=0:00:08.9)
[10/08 15:46:57    422s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.4 real=0:00:01.4)
[10/08 15:46:57    422s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[10/08 15:46:57    422s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.2 real=0:00:02.2)
[10/08 15:46:57    422s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.3 real=0:00:00.3)
[10/08 15:46:57    422s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.6 real=0:00:00.6)
[10/08 15:46:57    422s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[10/08 15:46:57    422s] Info: pop threads available for lower-level modules during optimization.
[10/08 15:46:57    422s] clean pInstBBox. size 0
[10/08 15:46:57    422s] All LLGs are deleted
[10/08 15:46:57    422s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1514.4M
[10/08 15:46:57    422s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1514.4M
[10/08 15:46:57    422s] #optDebug: fT-D <X 1 0 0 0>
[10/08 15:46:57    422s] VSMManager cleared!
[10/08 15:46:57    422s] **place_opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 1444.4M **
[10/08 15:46:57    422s] *** Finished GigaPlace ***
[10/08 15:46:57    422s] 
[10/08 15:46:57    422s] *** Summary of all messages that are not suppressed in this session:
[10/08 15:46:57    422s] Severity  ID               Count  Summary                                  
[10/08 15:46:57    422s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[10/08 15:46:57    422s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[10/08 15:46:57    422s] *** Message Summary: 4 warning(s), 0 error(s)
[10/08 15:46:57    422s] 
[10/08 15:46:57    422s] *** place_opt_design #1 [finish] : cpu/real = 0:00:07.6/0:00:08.2 (0.9), totSession cpu/real = 0:07:02.4/1:02:31.4 (0.1), mem = 1444.4M
[10/08 15:46:57    422s] 
[10/08 15:46:57    422s] =============================================================================================
[10/08 15:46:57    422s]  Final TAT Report for place_opt_design #1                                       20.14-s095_1
[10/08 15:46:57    422s] =============================================================================================
[10/08 15:46:57    422s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:46:57    422s] ---------------------------------------------------------------------------------------------
[10/08 15:46:57    422s] [ InitOpt                ]      1   0:00:01.3  (  15.6 % )     0:00:01.4 /  0:00:01.4    1.0
[10/08 15:46:57    422s] [ GlobalOpt              ]      1   0:00:01.3  (  15.6 % )     0:00:01.3 /  0:00:01.3    1.0
[10/08 15:46:57    422s] [ DrvOpt                 ]      1   0:00:00.6  (   7.5 % )     0:00:00.6 /  0:00:00.6    1.0
[10/08 15:46:57    422s] [ SimplifyNetlist        ]      1   0:00:01.4  (  16.5 % )     0:00:01.4 /  0:00:01.4    1.0
[10/08 15:46:57    422s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:57    422s] [ AreaOpt                ]      2   0:00:02.2  (  26.5 % )     0:00:02.2 /  0:00:02.2    1.0
[10/08 15:46:57    422s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:57    422s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:57    422s] [ IncrReplace            ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.3    1.0
[10/08 15:46:57    422s] [ RefinePlace            ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/08 15:46:57    422s] [ EarlyGlobalRoute       ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.0
[10/08 15:46:57    422s] [ ExtractRC              ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[10/08 15:46:57    422s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[10/08 15:46:57    422s] [ FullDelayCalc          ]      3   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/08 15:46:57    422s] [ OptSummaryReport       ]      2   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.1    0.1
[10/08 15:46:57    422s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:57    422s] [ DrvReport              ]      2   0:00:00.6  (   7.8 % )     0:00:00.6 /  0:00:00.0    0.0
[10/08 15:46:57    422s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:57    422s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:57    422s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:57    422s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[10/08 15:46:57    422s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:57    422s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:46:57    422s] [ MISC                   ]          0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.3    1.1
[10/08 15:46:57    422s] ---------------------------------------------------------------------------------------------
[10/08 15:46:57    422s]  place_opt_design #1 TOTAL          0:00:08.2  ( 100.0 % )     0:00:08.2 /  0:00:07.6    0.9
[10/08 15:46:57    422s] ---------------------------------------------------------------------------------------------
[10/08 15:46:57    422s] 
[10/08 15:49:10    434s] <CMD> setLayerPreference node_layer -isVisible 0
[10/08 15:53:24    460s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/08 15:53:24    460s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix pe64_if_else_postCTS -outDir timingReports
[10/08 15:53:24    460s] *** timeDesign #2 [begin] : totSession cpu/real = 0:07:40.9/1:08:58.7 (0.1), mem = 1454.7M
[10/08 15:53:25    460s] Turning off fast DC mode.
[10/08 15:53:25    460s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:53:25    460s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1433.1M
[10/08 15:53:25    460s] All LLGs are deleted
[10/08 15:53:25    460s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1433.1M
[10/08 15:53:25    460s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1433.1M
[10/08 15:53:25    460s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1433.1M
[10/08 15:53:25    460s] Start to check current routing status for nets...
[10/08 15:53:25    460s] All nets are already routed correctly.
[10/08 15:53:25    460s] End to check current routing status for nets (mem=1433.1M)
[10/08 15:53:25    460s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1435.1M
[10/08 15:53:25    460s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1435.1M
[10/08 15:53:25    460s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1435.1M
[10/08 15:53:25    461s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.003, MEM:1443.9M
[10/08 15:53:25    461s] Fast DP-INIT is on for default
[10/08 15:53:25    461s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1443.9M
[10/08 15:53:25    461s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:1443.9M
[10/08 15:53:25    461s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1443.9M
[10/08 15:53:25    461s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1443.9M
[10/08 15:53:25    461s] Starting delay calculation for Setup views
[10/08 15:53:25    461s] #################################################################################
[10/08 15:53:25    461s] # Design Stage: PreRoute
[10/08 15:53:25    461s] # Design Name: pe64_if_else
[10/08 15:53:25    461s] # Design Mode: 90nm
[10/08 15:53:25    461s] # Analysis Mode: MMMC Non-OCV 
[10/08 15:53:25    461s] # Parasitics Mode: No SPEF/RCDB 
[10/08 15:53:25    461s] # Signoff Settings: SI Off 
[10/08 15:53:25    461s] #################################################################################
[10/08 15:53:25    461s] Calculate delays in BcWc mode...
[10/08 15:53:25    461s] Topological Sorting (REAL = 0:00:00.0, MEM = 1443.9M, InitMEM = 1443.9M)
[10/08 15:53:25    461s] Start delay calculation (fullDC) (1 T). (MEM=1443.89)
[10/08 15:53:25    461s] End AAE Lib Interpolated Model. (MEM=1455.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 15:53:25    461s] Total number of fetched objects 203
[10/08 15:53:25    461s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 15:53:25    461s] End delay calculation. (MEM=1471.09 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 15:53:25    461s] End delay calculation (fullDC). (MEM=1471.09 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 15:53:25    461s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1471.1M) ***
[10/08 15:53:25    461s] *** Done Building Timing Graph (cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:07:41 mem=1471.1M)
[10/08 15:53:25    461s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.920  |  0.920  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    1    |    1    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/08 15:53:25    461s] Density: 69.462%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[10/08 15:53:25    461s] Total CPU time: 0.13 sec
[10/08 15:53:25    461s] Total Real time: 1.0 sec
[10/08 15:53:25    461s] Total Memory Usage: 1437.355469 Mbytes
[10/08 15:53:25    461s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.1/0:00:00.7 (0.2), totSession cpu/real = 0:07:41.1/1:08:59.5 (0.1), mem = 1437.4M
[10/08 15:53:25    461s] 
[10/08 15:53:25    461s] =============================================================================================
[10/08 15:53:25    461s]  Final TAT Report for timeDesign #2                                             20.14-s095_1
[10/08 15:53:25    461s] =============================================================================================
[10/08 15:53:25    461s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:53:25    461s] ---------------------------------------------------------------------------------------------
[10/08 15:53:25    461s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:53:25    461s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[10/08 15:53:25    461s] [ FullDelayCalc          ]      1   0:00:00.0  (   5.7 % )     0:00:00.0 /  0:00:00.0    0.9
[10/08 15:53:25    461s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.4 % )     0:00:00.7 /  0:00:00.1    0.1
[10/08 15:53:25    461s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:53:25    461s] [ DrvReport              ]      1   0:00:00.6  (  85.0 % )     0:00:00.6 /  0:00:00.0    0.0
[10/08 15:53:25    461s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:53:25    461s] [ MISC                   ]          0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    1.0
[10/08 15:53:25    461s] ---------------------------------------------------------------------------------------------
[10/08 15:53:25    461s]  timeDesign #2 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.1    0.2
[10/08 15:53:25    461s] ---------------------------------------------------------------------------------------------
[10/08 15:53:25    461s] 
[10/08 15:53:25    461s] Info: pop threads available for lower-level modules during optimization.
[10/08 15:53:44    463s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/08 15:53:44    463s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix pe64_if_else_postCTS -outDir timingReports
[10/08 15:53:44    463s] *** timeDesign #3 [begin] : totSession cpu/real = 0:07:43.0/1:09:18.7 (0.1), mem = 1447.6M
[10/08 15:53:44    463s] **Info: Trial Route has Max Route Layer 15/9.
[10/08 15:53:44    463s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1436.6M
[10/08 15:53:44    463s] All LLGs are deleted
[10/08 15:53:44    463s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1436.6M
[10/08 15:53:44    463s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1436.6M
[10/08 15:53:44    463s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1436.6M
[10/08 15:53:44    463s] Start to check current routing status for nets...
[10/08 15:53:44    463s] All nets are already routed correctly.
[10/08 15:53:44    463s] End to check current routing status for nets (mem=1436.6M)
[10/08 15:53:44    463s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1438.6M
[10/08 15:53:44    463s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1438.6M
[10/08 15:53:44    463s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1438.6M
[10/08 15:53:44    463s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1455.3M
[10/08 15:53:44    463s] Fast DP-INIT is on for default
[10/08 15:53:44    463s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1455.3M
[10/08 15:53:44    463s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1455.3M
[10/08 15:53:44    463s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1455.3M
[10/08 15:53:44    463s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1455.3M
[10/08 15:53:45    463s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.920  |  0.920  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    1    |    1    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/08 15:53:45    463s] Density: 69.462%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
[10/08 15:53:45    463s] Total CPU time: 0.05 sec
[10/08 15:53:45    463s] Total Real time: 1.0 sec
[10/08 15:53:45    463s] Total Memory Usage: 1453.308594 Mbytes
[10/08 15:53:45    463s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.1/0:00:00.7 (0.1), totSession cpu/real = 0:07:43.1/1:09:19.3 (0.1), mem = 1453.3M
[10/08 15:53:45    463s] 
[10/08 15:53:45    463s] =============================================================================================
[10/08 15:53:45    463s]  Final TAT Report for timeDesign #3                                             20.14-s095_1
[10/08 15:53:45    463s] =============================================================================================
[10/08 15:53:45    463s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 15:53:45    463s] ---------------------------------------------------------------------------------------------
[10/08 15:53:45    463s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:53:45    463s] [ TimingUpdate           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:53:45    463s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.7 % )     0:00:00.7 /  0:00:00.0    0.1
[10/08 15:53:45    463s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:53:45    463s] [ DrvReport              ]      1   0:00:00.6  (  93.5 % )     0:00:00.6 /  0:00:00.0    0.0
[10/08 15:53:45    463s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 15:53:45    463s] [ MISC                   ]          0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.6
[10/08 15:53:45    463s] ---------------------------------------------------------------------------------------------
[10/08 15:53:45    463s]  timeDesign #3 TOTAL                0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.1    0.1
[10/08 15:53:45    463s] ---------------------------------------------------------------------------------------------
[10/08 15:53:45    463s] 
[10/08 15:53:45    463s] Info: pop threads available for lower-level modules during optimization.
[10/08 15:54:28    467s] <CMD> report_area
[10/08 15:54:36    467s] <CMD> report_power
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Begin Power Analysis
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s]              0V	    VSS
[10/08 15:54:36    467s]            1.1V	    VDD
[10/08 15:54:36    467s] Begin Processing Timing Library for Power Calculation
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Begin Processing Timing Library for Power Calculation
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Begin Processing Power Net/Grid for Power Calculation
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1219.55MB/2719.79MB/1288.21MB)
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Begin Processing Timing Window Data for Power Calculation
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1219.55MB/2719.79MB/1288.21MB)
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Begin Processing User Attributes
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1219.55MB/2719.79MB/1288.21MB)
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Begin Processing Signal Activity
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1219.55MB/2719.79MB/1288.21MB)
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] Begin Power Computation
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s]       ----------------------------------------------------------
[10/08 15:54:36    467s]       # of cell(s) missing both power/leakage table: 0
[10/08 15:54:36    467s]       # of cell(s) missing power table: 0
[10/08 15:54:36    467s]       # of cell(s) missing leakage table: 0
[10/08 15:54:36    467s]       # of MSMV cell(s) missing power_level: 0
[10/08 15:54:36    467s]       ----------------------------------------------------------
[10/08 15:54:36    467s] 
[10/08 15:54:36    467s] 
[10/08 15:54:36    468s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1219.55MB/2719.79MB/1288.21MB)
[10/08 15:54:36    468s] 
[10/08 15:54:36    468s] Begin Processing User Attributes
[10/08 15:54:36    468s] 
[10/08 15:54:36    468s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1219.55MB/2719.79MB/1288.21MB)
[10/08 15:54:36    468s] 
[10/08 15:54:36    468s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1219.55MB/2719.79MB/1288.21MB)
[10/08 15:54:36    468s] 
[10/08 15:54:36    468s] *



[10/08 15:54:36    468s] Total Power
[10/08 15:54:36    468s] -----------------------------------------------------------------------------------------
[10/08 15:54:36    468s] Total Internal Power:        0.01021735 	   51.7768%
[10/08 15:54:36    468s] Total Switching Power:       0.00413231 	   20.9406%
[10/08 15:54:36    468s] Total Leakage Power:         0.00538378 	   27.2825%
[10/08 15:54:36    468s] Total Power:                 0.01973344
[10/08 15:54:36    468s] -----------------------------------------------------------------------------------------
[10/08 15:54:36    468s] Processing average sequential pin duty cycle 
[10/08 15:54:36    468s] 
[10/08 15:54:36    468s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/08 15:54:36    468s] Summary for sequential cells identification: 
[10/08 15:54:36    468s]   Identified SBFF number: 112
[10/08 15:54:36    468s]   Identified MBFF number: 0
[10/08 15:54:36    468s]   Identified SB Latch number: 0
[10/08 15:54:36    468s]   Identified MB Latch number: 0
[10/08 15:54:36    468s]   Not identified SBFF number: 8
[10/08 15:54:36    468s]   Not identified MBFF number: 0
[10/08 15:54:36    468s]   Not identified SB Latch number: 0
[10/08 15:54:36    468s]   Not identified MB Latch number: 0
[10/08 15:54:36    468s]   Number of sequential cells which are not FFs: 32
[10/08 15:54:36    468s]  Visiting view : bc
[10/08 15:54:36    468s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[10/08 15:54:36    468s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[10/08 15:54:36    468s]  Visiting view : wc
[10/08 15:54:36    468s]    : PowerDomain = none : Weighted F : unweighted  = 36.20 (1.000) with rcCorner = 0
[10/08 15:54:36    468s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[10/08 15:54:36    468s] TLC MultiMap info (StdDelay):
[10/08 15:54:36    468s]   : max + slow + 1 + no RcCorner := 30.3ps
[10/08 15:54:36    468s]   : max + slow + 1 + Rc := 36.2ps
[10/08 15:54:36    468s]   : min + fast + 1 + no RcCorner := 9.9ps
[10/08 15:54:36    468s]   : min + fast + 1 + Rc := 12ps
[10/08 15:54:36    468s]  Setting StdDelay to: 12ps
[10/08 15:54:36    468s] 
[10/08 15:54:36    468s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/08 15:54:58    470s] <CMD> setLayerPreference node_route -isVisible 0
[10/08 15:55:00    470s] <CMD> setLayerPreference node_route -isVisible 1
[10/08 15:55:01    470s] <CMD> setLayerPreference node_layer -isVisible 1
[10/08 15:56:43    481s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[10/08 15:56:43    481s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[10/08 15:56:43    481s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 9
[10/08 15:56:43    481s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[10/08 15:56:43    481s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[10/08 15:56:43    481s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[10/08 15:56:43    481s] <CMD> setNanoRouteMode -quiet -drouteEndIteration 1
[10/08 15:56:43    481s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/08 15:56:43    481s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[10/08 15:56:43    481s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[10/08 15:56:43    481s] Running Native NanoRoute ...
[10/08 15:56:43    481s] <CMD> routeDesign -globalDetail
[10/08 15:56:43    481s] ### Time Record (routeDesign) is installed.
[10/08 15:56:43    481s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.79 (MB), peak = 1290.86 (MB)
[10/08 15:56:43    481s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/08 15:56:43    481s] **INFO: User settings:
[10/08 15:56:43    481s] setNanoRouteMode -drouteEndIteration                            1
[10/08 15:56:43    481s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[10/08 15:56:43    481s] setNanoRouteMode -droutePostRouteWidenWireRule                  LEFDefaultRouteSpec_gpdk090
[10/08 15:56:43    481s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/08 15:56:43    481s] setNanoRouteMode -grouteExpTdStdDelay                           12
[10/08 15:56:43    481s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[10/08 15:56:43    481s] setNanoRouteMode -routeBottomRoutingLayer                       1
[10/08 15:56:43    481s] setNanoRouteMode -routeTopRoutingLayer                          9
[10/08 15:56:43    481s] setNanoRouteMode -routeWithSiDriven                             true
[10/08 15:56:43    481s] setNanoRouteMode -routeWithTimingDriven                         true
[10/08 15:56:43    481s] setNanoRouteMode -timingEngine                                  {}
[10/08 15:56:43    481s] setExtractRCMode -engine                                        preRoute
[10/08 15:56:43    481s] setDelayCalMode -enable_high_fanout                             true
[10/08 15:56:43    481s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[10/08 15:56:43    481s] setDelayCalMode -engine                                         aae
[10/08 15:56:43    481s] setDelayCalMode -ignoreNetLoad                                  false
[10/08 15:56:43    481s] setDelayCalMode -socv_accuracy_mode                             low
[10/08 15:56:43    481s] setSIMode -separate_delta_delay_on_data                         true
[10/08 15:56:43    481s] 
[10/08 15:56:43    481s] #**INFO: setDesignMode -flowEffort standard
[10/08 15:56:43    481s] #**INFO: multi-cut via swapping will not be performed after routing.
[10/08 15:56:43    481s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/08 15:56:43    481s] OPERPROF: Starting checkPlace at level 1, MEM:1453.5M
[10/08 15:56:43    481s] z: 2, totalTracks: 1
[10/08 15:56:43    481s] z: 4, totalTracks: 1
[10/08 15:56:43    481s] z: 6, totalTracks: 1
[10/08 15:56:43    481s] z: 8, totalTracks: 1
[10/08 15:56:43    481s] All LLGs are deleted
[10/08 15:56:43    481s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1453.5M
[10/08 15:56:43    481s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1453.5M
[10/08 15:56:43    481s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1453.5M
[10/08 15:56:43    481s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1453.5M
[10/08 15:56:43    481s] Core basic site is gsclib090site
[10/08 15:56:43    481s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1453.5M
[10/08 15:56:43    481s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.002, MEM:1453.5M
[10/08 15:56:43    481s] SiteArray: non-trimmed site array dimensions = 11 x 103
[10/08 15:56:43    481s] SiteArray: use 12,288 bytes
[10/08 15:56:43    481s] SiteArray: current memory after site array memory allocation 1453.5M
[10/08 15:56:43    481s] SiteArray: FP blocked sites are writable
[10/08 15:56:43    481s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.003, MEM:1453.5M
[10/08 15:56:43    481s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.003, MEM:1453.5M
[10/08 15:56:43    481s] Begin checking placement ... (start mem=1453.5M, init mem=1453.5M)
[10/08 15:56:43    481s] 
[10/08 15:56:43    481s] Running CheckPlace using 1 thread in normal mode...
[10/08 15:56:43    481s] 
[10/08 15:56:43    481s] ...checkPlace normal is done!
[10/08 15:56:43    481s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1453.5M
[10/08 15:56:43    481s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:1453.5M
[10/08 15:56:43    481s] *info: Placed = 139           
[10/08 15:56:43    481s] *info: Unplaced = 0           
[10/08 15:56:43    481s] Placement Density:69.46%(596/858)
[10/08 15:56:43    481s] Placement Density (including fixed std cells):69.46%(596/858)
[10/08 15:56:43    481s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1453.5M
[10/08 15:56:43    481s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1453.5M
[10/08 15:56:43    481s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1453.5M)
[10/08 15:56:43    481s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.007, MEM:1453.5M
[10/08 15:56:43    481s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[10/08 15:56:44    481s] 
[10/08 15:56:44    481s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/08 15:56:44    481s] *** Changed status on (0) nets in Clock.
[10/08 15:56:44    481s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1453.5M) ***
[10/08 15:56:44    481s] 
[10/08 15:56:44    481s] globalDetailRoute
[10/08 15:56:44    481s] 
[10/08 15:56:44    481s] ### Time Record (globalDetailRoute) is installed.
[10/08 15:56:44    481s] #Start globalDetailRoute on Wed Oct  8 15:56:44 2025
[10/08 15:56:44    481s] #
[10/08 15:56:44    481s] ### Time Record (Pre Callback) is installed.
[10/08 15:56:44    481s] ### Time Record (Pre Callback) is uninstalled.
[10/08 15:56:44    481s] ### Time Record (DB Import) is installed.
[10/08 15:56:44    481s] ### Time Record (Timing Data Generation) is installed.
[10/08 15:56:44    481s] #Generating timing data, please wait...
[10/08 15:56:44    481s] #203 total nets, 203 already routed, 203 will ignore in trialRoute
[10/08 15:56:44    481s] ### run_trial_route starts on Wed Oct  8 15:56:44 2025 with memory = 1202.11 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/08 15:56:44    481s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/08 15:56:44    481s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[10/08 15:56:44    481s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[10/08 15:56:44    481s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:44    481s] ### dump_timing_file starts on Wed Oct  8 15:56:44 2025 with memory = 1194.33 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] 
[10/08 15:56:44    481s] TimeStamp Deleting Cell Server Begin ...
[10/08 15:56:44    481s] 
[10/08 15:56:44    481s] TimeStamp Deleting Cell Server End ...
[10/08 15:56:44    481s] ### extractRC starts on Wed Oct  8 15:56:44 2025 with memory = 1190.51 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/08 15:56:44    481s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:56:44    481s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:44    481s] ### view bc is currectly active
[10/08 15:56:44    481s] 0 out of 1 active views are pruned
[10/08 15:56:44    481s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1186.20 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] ### generate_timing_data starts on Wed Oct  8 15:56:44 2025 with memory = 1186.21 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] #Reporting timing...
[10/08 15:56:44    481s] ### report_timing starts on Wed Oct  8 15:56:44 2025 with memory = 1186.22 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:44    481s] 
[10/08 15:56:44    481s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/08 15:56:44    481s] TLC MultiMap info (StdDelay):
[10/08 15:56:44    481s]   : max + slow + 1 + no RcCorner := 30.3ps
[10/08 15:56:44    481s]   : max + slow + 1 + Rc := 36.2ps
[10/08 15:56:44    481s]   : min + fast + 1 + no RcCorner := 9.9ps
[10/08 15:56:44    481s]   : min + fast + 1 + Rc := 12ps
[10/08 15:56:44    481s]  Setting StdDelay to: 12ps
[10/08 15:56:44    481s] 
[10/08 15:56:44    481s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/08 15:56:44    481s] #Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
[10/08 15:56:44    481s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.84 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] #Library Standard Delay: 12.00ps
[10/08 15:56:44    481s] #Slack threshold: 24.00ps
[10/08 15:56:44    481s] ### generate_cdm_net_timing starts on Wed Oct  8 15:56:44 2025 with memory = 1209.84 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:44    481s] #*** Analyzed 0 timing critical paths
[10/08 15:56:44    481s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1209.90 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] ### Use bna from skp: 0
[10/08 15:56:44    481s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:56:44    481s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1215.19 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1215.20 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:44    481s] #Current view: bc 
[10/08 15:56:44    481s] #Current enabled view: bc 
[10/08 15:56:44    481s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1215.20 (MB), peak = 1290.86 (MB)
[10/08 15:56:44    481s] ### dump_timing_file cpu:00:00:01, real:00:00:01, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:44    481s] #Done generating timing data.
[10/08 15:56:44    481s] ### Time Record (Timing Data Generation) is uninstalled.
[10/08 15:56:44    481s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[10/08 15:56:44    481s] ### Net info: total nets: 205
[10/08 15:56:44    481s] ### Net info: dirty nets: 0
[10/08 15:56:44    481s] ### Net info: marked as disconnected nets: 0
[10/08 15:56:44    481s] #num needed restored net=0
[10/08 15:56:44    481s] #need_extraction net=0 (total=205)
[10/08 15:56:44    481s] ### Net info: fully routed nets: 0
[10/08 15:56:44    481s] ### Net info: trivial (< 2 pins) nets: 2
[10/08 15:56:44    481s] ### Net info: unrouted nets: 203
[10/08 15:56:44    481s] ### Net info: re-extraction nets: 0
[10/08 15:56:44    481s] ### Net info: ignored nets: 0
[10/08 15:56:44    481s] ### Net info: skip routing nets: 0
[10/08 15:56:44    481s] ### import design signature (5): route=888368893 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=2053147237 dirty_area=572007806 del_dirty_area=0 cell=722966013 placement=1673642074 pin_access=1 inst_pattern=1 halo=0
[10/08 15:56:44    481s] ### Time Record (DB Import) is uninstalled.
[10/08 15:56:44    481s] #NanoRoute Version 20.14-s095_1 NR210411-1939/20_14-UB
[10/08 15:56:44    481s] #RTESIG:78da95943b4fc330148599f915576e8720b5c1d7cf78459409012a8fb50a8d9b46e45125
[10/08 15:56:44    481s] #       cec0bfc70896a212bb1eedcfc7d7c7c777367f5bad81309aa2580ed4c80dc2c39a211588
[10/08 15:56:44    481s] #       4b34dc5c33baf14baf37e472367f7c7a614c034252b5ce96b65fc038d81e06eb5cd59657
[10/08 15:56:44    481s] #       bf8816b0cbebc142f2de75f5028acf366faa2d1476978fb5fb832bae8020816470bd9f3d
[10/08 15:56:44    481s] #       29a9040372bfbabbfd515877a3b3cf07bbdd9487e2831a3abddb30765cd00906297270fd
[10/08 15:56:44    481s] #       38cd886366fa621e1767e1529e879b7370f4c5d0944aea0724bbbacbdde94ba2d240f655
[10/08 15:56:44    481s] #       b99f361551f33841e6d743ce72d4e127e23e7b623a7bc83985a53f31a5345818970a641c
[10/08 15:56:44    481s] #       9801a63202d41258946296853d3126c8088a110c0b333c4287877f8810be3d4439205484
[10/08 15:56:44    481s] #       9a8f5830154267401a5b54631348ac88305df94c04fa1b2a85513f447f77adc1e56d91f7
[10/08 15:56:44    481s] #       85676d3b36ff911c48dbb576923232f8483ef9124ca03f5326c33a6ccaab8b2f295fe3b9
[10/08 15:56:44    481s] #
[10/08 15:56:44    481s] ### Time Record (Data Preparation) is installed.
[10/08 15:56:44    481s] #RTESIG:78da9594494fc330108539f32b466e0f416a83c76b7c4594130254966b151a378dc85225
[10/08 15:56:44    481s] #       ce817f8f592ea012bb39c69f9fc7cf6f66367f59ad81309aa2580ed4c80dc2dd9a211588
[10/08 15:56:44    481s] #       4b34dc5c32baf14bcf57e47c36bf7f78624c034252b5ce96b65fc038d81e06eb5cd59617
[10/08 15:56:44    481s] #       3f8816b0cbebc142f2da75f5028af7366faa2d1476978fb5fb832bae8020816470bdff7b
[10/08 15:56:44    481s] #       54520906e4767573fdadb0ee46671f0f76bb290fc51b35747ab761ec77414718a4c8c1f5
[10/08 15:56:44    481s] #       e334237e33d317f3b8380997f234dc9c82a32f86a65452ff41b2abbbdc1dbf242a0d645f
[10/08 15:56:44    481s] #       95fb695311358f13647e3de42c471d7e22eeb327a6b3879c5358fa13534a838571a940c6
[10/08 15:56:44    481s] #       8119602a23402d8145296659d81363828ca018c1b030c3237478b84384f0e321ca01a122
[10/08 15:56:44    481s] #       d47cc482a9103a03d2d8a21a9b40624584e9ca672230df50298cea10fd39b50697b745de
[10/08 15:56:44    481s] #       179eb5edd8fc4772206dd7da692aa340befc081c6c64f0357d8b483081414e990cebb029
[10/08 15:56:44    481s] #       53cf3e00aa8df06d
[10/08 15:56:44    481s] #
[10/08 15:56:44    481s] ### Time Record (Data Preparation) is uninstalled.
[10/08 15:56:44    481s] ### Time Record (Global Routing) is installed.
[10/08 15:56:44    481s] ### Time Record (Global Routing) is uninstalled.
[10/08 15:56:44    481s] ### Time Record (Data Preparation) is installed.
[10/08 15:56:44    481s] #Start routing data preparation on Wed Oct  8 15:56:44 2025
[10/08 15:56:44    481s] #
[10/08 15:56:44    481s] #Minimum voltage of a net in the design = 0.000.
[10/08 15:56:44    481s] #Maximum voltage of a net in the design = 1.100.
[10/08 15:56:44    481s] #Voltage range [0.000 - 1.100] has 203 nets.
[10/08 15:56:44    481s] #Voltage range [0.900 - 1.100] has 1 net.
[10/08 15:56:44    481s] #Voltage range [0.000 - 0.000] has 1 net.
[10/08 15:56:44    481s] ### Time Record (Cell Pin Access) is installed.
[10/08 15:56:44    481s] #Rebuild pin access data for design.
[10/08 15:56:44    481s] #Initial pin access analysis.
[10/08 15:56:45    482s] #Detail pin access analysis.
[10/08 15:56:45    482s] ### Time Record (Cell Pin Access) is uninstalled.
[10/08 15:56:45    482s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[10/08 15:56:45    482s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 15:56:45    482s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 15:56:45    482s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 15:56:45    482s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 15:56:45    482s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 15:56:45    482s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 15:56:45    482s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[10/08 15:56:45    482s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[10/08 15:56:45    482s] #Monitoring time of adding inner blkg by smac
[10/08 15:56:45    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1221.92 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #Regenerating Ggrids automatically.
[10/08 15:56:45    482s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[10/08 15:56:45    482s] #Using automatically generated G-grids.
[10/08 15:56:45    482s] #Done routing data preparation.
[10/08 15:56:45    482s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1234.24 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### Time Record (Data Preparation) is uninstalled.
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Summary of active signal nets routing constraints set by OPT:
[10/08 15:56:45    482s] #	preferred routing layers      : 0
[10/08 15:56:45    482s] #	preferred routing layer effort: 0
[10/08 15:56:45    482s] #	preferred extra space         : 0
[10/08 15:56:45    482s] #	preferred multi-cut via       : 0
[10/08 15:56:45    482s] #	avoid detour                  : 0
[10/08 15:56:45    482s] #	expansion ratio               : 0
[10/08 15:56:45    482s] #	net priority                  : 0
[10/08 15:56:45    482s] #	s2s control                   : 0
[10/08 15:56:45    482s] #	avoid chaining                : 0
[10/08 15:56:45    482s] #	inst-based stacking via       : 0
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Summary of active signal nets routing constraints set by USER:
[10/08 15:56:45    482s] #	preferred routing layers      : 0
[10/08 15:56:45    482s] #	preferred routing layer effort     : 0
[10/08 15:56:45    482s] #	preferred extra space              : 0
[10/08 15:56:45    482s] #	preferred multi-cut via            : 0
[10/08 15:56:45    482s] #	avoid detour                       : 0
[10/08 15:56:45    482s] #	net weight                         : 0
[10/08 15:56:45    482s] #	avoid chaining                     : 0
[10/08 15:56:45    482s] #	cell-based stacking via (required) : 0
[10/08 15:56:45    482s] #	cell-based stacking via (optional) : 0
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Start timing driven prevention iteration
[10/08 15:56:45    482s] ### td_prevention_read_timing_data starts on Wed Oct  8 15:56:45 2025 with memory = 1234.26 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #----------------------------------------------------
[10/08 15:56:45    482s] # Summary of active signal nets routing constraints
[10/08 15:56:45    482s] #+--------------------------+-----------+
[10/08 15:56:45    482s] #+--------------------------+-----------+
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #----------------------------------------------------
[10/08 15:56:45    482s] #Done timing-driven prevention
[10/08 15:56:45    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1234.27 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[10/08 15:56:45    482s] #Total number of routable nets = 203.
[10/08 15:56:45    482s] #Total number of nets in the design = 205.
[10/08 15:56:45    482s] #203 routable nets do not have any wires.
[10/08 15:56:45    482s] #203 nets will be global routed.
[10/08 15:56:45    482s] ### Time Record (Data Preparation) is installed.
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Finished routing data preparation on Wed Oct  8 15:56:45 2025
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Cpu time = 00:00:00
[10/08 15:56:45    482s] #Elapsed time = 00:00:00
[10/08 15:56:45    482s] #Increased memory = 0.19 (MB)
[10/08 15:56:45    482s] #Total memory = 1234.46 (MB)
[10/08 15:56:45    482s] #Peak memory = 1290.86 (MB)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### Time Record (Data Preparation) is uninstalled.
[10/08 15:56:45    482s] ### Time Record (Global Routing) is installed.
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Start global routing on Wed Oct  8 15:56:45 2025
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Start global routing initialization on Wed Oct  8 15:56:45 2025
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Number of eco nets is 0
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Start global routing data preparation on Wed Oct  8 15:56:45 2025
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### build_merged_routing_blockage_rect_list starts on Wed Oct  8 15:56:45 2025 with memory = 1234.52 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] #Start routing resource analysis on Wed Oct  8 15:56:45 2025
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### init_is_bin_blocked starts on Wed Oct  8 15:56:45 2025 with memory = 1234.54 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### PDHT_Row_Thread::compute_flow_cap starts on Wed Oct  8 15:56:45 2025 with memory = 1234.69 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### adjust_flow_cap starts on Wed Oct  8 15:56:45 2025 with memory = 1234.86 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### adjust_partial_route_blockage starts on Wed Oct  8 15:56:45 2025 with memory = 1234.86 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### set_via_blocked starts on Wed Oct  8 15:56:45 2025 with memory = 1234.86 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### copy_flow starts on Wed Oct  8 15:56:45 2025 with memory = 1234.86 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] #Routing resource analysis is done on Wed Oct  8 15:56:45 2025
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### report_flow_cap starts on Wed Oct  8 15:56:45 2025 with memory = 1234.86 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #  Resource Analysis:
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/08 15:56:45    482s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/08 15:56:45    482s] #  --------------------------------------------------------------
[10/08 15:56:45    482s] #  Metal1         H         141           0          90    45.56%
[10/08 15:56:45    482s] #  Metal2         V         145           0          90     0.00%
[10/08 15:56:45    482s] #  Metal3         H         141           0          90     0.00%
[10/08 15:56:45    482s] #  Metal4         V         145           0          90     0.00%
[10/08 15:56:45    482s] #  Metal5         H         141           0          90     0.00%
[10/08 15:56:45    482s] #  Metal6         V         145           0          90     0.00%
[10/08 15:56:45    482s] #  Metal7         H         141           0          90     0.00%
[10/08 15:56:45    482s] #  Metal8         V          17          30          90    30.00%
[10/08 15:56:45    482s] #  Metal9         H          17          29          90    40.00%
[10/08 15:56:45    482s] #  --------------------------------------------------------------
[10/08 15:56:45    482s] #  Total                   1033      14.10%         810    12.84%
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### analyze_m2_tracks starts on Wed Oct  8 15:56:45 2025 with memory = 1234.87 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### report_initial_resource starts on Wed Oct  8 15:56:45 2025 with memory = 1234.87 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### mark_pg_pins_accessibility starts on Wed Oct  8 15:56:45 2025 with memory = 1234.87 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### set_net_region starts on Wed Oct  8 15:56:45 2025 with memory = 1234.87 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Global routing data preparation is done on Wed Oct  8 15:56:45 2025
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1234.88 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### prepare_level starts on Wed Oct  8 15:56:45 2025 with memory = 1234.89 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### init level 1 starts on Wed Oct  8 15:56:45 2025 with memory = 1234.90 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### Level 1 hgrid = 10 X 9
[10/08 15:56:45    482s] ### prepare_level_flow starts on Wed Oct  8 15:56:45 2025 with memory = 1234.94 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Global routing initialization is done on Wed Oct  8 15:56:45 2025
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1234.94 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Skip 1/3 round for no nets in the round...
[10/08 15:56:45    482s] #Skip 2/3 round for no nets in the round...
[10/08 15:56:45    482s] #Route nets in 3/3 round...
[10/08 15:56:45    482s] #start global routing iteration 1...
[10/08 15:56:45    482s] ### init_flow_edge starts on Wed Oct  8 15:56:45 2025 with memory = 1234.99 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### cal_flow starts on Wed Oct  8 15:56:45 2025 with memory = 1237.97 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### routing at level 1 (topmost level) iter 0
[10/08 15:56:45    482s] ### measure_qor starts on Wed Oct  8 15:56:45 2025 with memory = 1238.44 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### measure_congestion starts on Wed Oct  8 15:56:45 2025 with memory = 1238.44 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.41 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #start global routing iteration 2...
[10/08 15:56:45    482s] ### routing at level 1 (topmost level) iter 1
[10/08 15:56:45    482s] ### measure_qor starts on Wed Oct  8 15:56:45 2025 with memory = 1238.49 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### measure_congestion starts on Wed Oct  8 15:56:45 2025 with memory = 1238.49 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.49 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### route_end starts on Wed Oct  8 15:56:45 2025 with memory = 1238.49 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[10/08 15:56:45    482s] #Total number of routable nets = 203.
[10/08 15:56:45    482s] #Total number of nets in the design = 205.
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #203 routable nets have routed wires.
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Routed nets constraints summary:
[10/08 15:56:45    482s] #-----------------------------
[10/08 15:56:45    482s] #        Rules   Unconstrained  
[10/08 15:56:45    482s] #-----------------------------
[10/08 15:56:45    482s] #      Default             203  
[10/08 15:56:45    482s] #-----------------------------
[10/08 15:56:45    482s] #        Total             203  
[10/08 15:56:45    482s] #-----------------------------
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Routing constraints summary of the whole design:
[10/08 15:56:45    482s] #-----------------------------
[10/08 15:56:45    482s] #        Rules   Unconstrained  
[10/08 15:56:45    482s] #-----------------------------
[10/08 15:56:45    482s] #      Default             203  
[10/08 15:56:45    482s] #-----------------------------
[10/08 15:56:45    482s] #        Total             203  
[10/08 15:56:45    482s] #-----------------------------
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### cal_base_flow starts on Wed Oct  8 15:56:45 2025 with memory = 1238.50 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### init_flow_edge starts on Wed Oct  8 15:56:45 2025 with memory = 1238.50 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### cal_flow starts on Wed Oct  8 15:56:45 2025 with memory = 1238.58 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### report_overcon starts on Wed Oct  8 15:56:45 2025 with memory = 1238.59 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #                 OverCon          
[10/08 15:56:45    482s] #                  #Gcell    %Gcell
[10/08 15:56:45    482s] #     Layer           (1)   OverCon  Flow/Cap
[10/08 15:56:45    482s] #  ----------------------------------------------
[10/08 15:56:45    482s] #  Metal1        0(0.00%)   (0.00%)     0.44  
[10/08 15:56:45    482s] #  Metal2        0(0.00%)   (0.00%)     0.51  
[10/08 15:56:45    482s] #  Metal3        0(0.00%)   (0.00%)     0.34  
[10/08 15:56:45    482s] #  Metal4        0(0.00%)   (0.00%)     0.19  
[10/08 15:56:45    482s] #  Metal5        0(0.00%)   (0.00%)     0.11  
[10/08 15:56:45    482s] #  Metal6        0(0.00%)   (0.00%)     0.16  
[10/08 15:56:45    482s] #  Metal7        0(0.00%)   (0.00%)     0.09  
[10/08 15:56:45    482s] #  Metal8        0(0.00%)   (0.00%)     0.00  
[10/08 15:56:45    482s] #  Metal9        0(0.00%)   (0.00%)     0.00  
[10/08 15:56:45    482s] #  ----------------------------------------------
[10/08 15:56:45    482s] #     Total      0(0.00%)   (0.00%)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/08 15:56:45    482s] #  Overflow after GR: 0.00% H + 0.00% V
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### cal_base_flow starts on Wed Oct  8 15:56:45 2025 with memory = 1238.61 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### init_flow_edge starts on Wed Oct  8 15:56:45 2025 with memory = 1238.61 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### cal_flow starts on Wed Oct  8 15:56:45 2025 with memory = 1238.61 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### export_cong_map starts on Wed Oct  8 15:56:45 2025 with memory = 1238.61 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### PDZT_Export::export_cong_map starts on Wed Oct  8 15:56:45 2025 with memory = 1238.61 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### import_cong_map starts on Wed Oct  8 15:56:45 2025 with memory = 1238.62 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #Hotspot report including placement blocked areas
[10/08 15:56:45    482s] OPERPROF: Starting HotSpotCal at level 1, MEM:1472.8M
[10/08 15:56:45    482s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/08 15:56:45    482s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/08 15:56:45    482s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/08 15:56:45    482s] [hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[10/08 15:56:45    482s] [hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[10/08 15:56:45    482s] [hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[10/08 15:56:45    482s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[10/08 15:56:45    482s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[10/08 15:56:45    482s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[10/08 15:56:45    482s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[10/08 15:56:45    482s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[10/08 15:56:45    482s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[10/08 15:56:45    482s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/08 15:56:45    482s] [hotspot] |      worst     |              0.00 |              0.00 |                                     |
[10/08 15:56:45    482s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/08 15:56:45    482s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[10/08 15:56:45    482s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/08 15:56:45    482s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/08 15:56:45    482s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[10/08 15:56:45    482s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/08 15:56:45    482s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:1472.8M
[10/08 15:56:45    482s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### update starts on Wed Oct  8 15:56:45 2025 with memory = 1238.62 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #Complete Global Routing.
[10/08 15:56:45    482s] #Total wire length = 1575 um.
[10/08 15:56:45    482s] #Total half perimeter of net bounding box = 1960 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal1 = 0 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal2 = 720 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal3 = 711 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal4 = 64 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal5 = 71 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal6 = 10 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal7 = 0 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal8 = 0 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal9 = 0 um.
[10/08 15:56:45    482s] #Total number of vias = 771
[10/08 15:56:45    482s] #Up-Via Summary (total 771):
[10/08 15:56:45    482s] #           
[10/08 15:56:45    482s] #-----------------------
[10/08 15:56:45    482s] # Metal1            470
[10/08 15:56:45    482s] # Metal2            261
[10/08 15:56:45    482s] # Metal3             23
[10/08 15:56:45    482s] # Metal4             15
[10/08 15:56:45    482s] # Metal5              2
[10/08 15:56:45    482s] #-----------------------
[10/08 15:56:45    482s] #                   771 
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Total number of involved regular nets 11
[10/08 15:56:45    482s] #Maximum src to sink distance  26.8
[10/08 15:56:45    482s] #Average of max src_to_sink distance  22.4
[10/08 15:56:45    482s] #Average of ave src_to_sink distance  18.2
[10/08 15:56:45    482s] ### update cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### report_overcon starts on Wed Oct  8 15:56:45 2025 with memory = 1239.07 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### report_overcon starts on Wed Oct  8 15:56:45 2025 with memory = 1239.07 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #Max overcon = 0 track.
[10/08 15:56:45    482s] #Total overcon = 0.00%.
[10/08 15:56:45    482s] #Worst layer Gcell overcon rate = 0.00%.
[10/08 15:56:45    482s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### global_route design signature (8): route=540465287 net_attr=2052108920
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Global routing statistics:
[10/08 15:56:45    482s] #Cpu time = 00:00:00
[10/08 15:56:45    482s] #Elapsed time = 00:00:00
[10/08 15:56:45    482s] #Increased memory = 4.17 (MB)
[10/08 15:56:45    482s] #Total memory = 1238.63 (MB)
[10/08 15:56:45    482s] #Peak memory = 1290.86 (MB)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Finished global routing on Wed Oct  8 15:56:45 2025
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### Time Record (Global Routing) is uninstalled.
[10/08 15:56:45    482s] ### Time Record (Data Preparation) is installed.
[10/08 15:56:45    482s] ### Time Record (Data Preparation) is uninstalled.
[10/08 15:56:45    482s] ### track-assign external-init starts on Wed Oct  8 15:56:45 2025 with memory = 1238.64 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### Time Record (Track Assignment) is installed.
[10/08 15:56:45    482s] ### Time Record (Track Assignment) is uninstalled.
[10/08 15:56:45    482s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.64 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### track-assign engine-init starts on Wed Oct  8 15:56:45 2025 with memory = 1238.66 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### Time Record (Track Assignment) is installed.
[10/08 15:56:45    482s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### track-assign core-engine starts on Wed Oct  8 15:56:45 2025 with memory = 1238.70 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #Start Track Assignment.
[10/08 15:56:45    482s] #Done with 187 horizontal wires in 1 hboxes and 178 vertical wires in 1 hboxes.
[10/08 15:56:45    482s] #Done with 42 horizontal wires in 1 hboxes and 37 vertical wires in 1 hboxes.
[10/08 15:56:45    482s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Track assignment summary:
[10/08 15:56:45    482s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/08 15:56:45    482s] #------------------------------------------------------------------------
[10/08 15:56:45    482s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:45    482s] # Metal2       713.18 	  0.10%  	  0.00% 	  0.00%
[10/08 15:56:45    482s] # Metal3       661.54 	  0.34%  	  0.00% 	  0.00%
[10/08 15:56:45    482s] # Metal4        62.03 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:45    482s] # Metal5        77.85 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:45    482s] # Metal6         9.28 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:45    482s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:45    482s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:45    482s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:45    482s] #------------------------------------------------------------------------
[10/08 15:56:45    482s] # All        1523.87  	  0.19% 	  0.00% 	  0.00%
[10/08 15:56:45    482s] #Complete Track Assignment.
[10/08 15:56:45    482s] #Total wire length = 1707 um.
[10/08 15:56:45    482s] #Total half perimeter of net bounding box = 1960 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal1 = 146 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal2 = 698 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal3 = 716 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal4 = 60 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal5 = 78 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal6 = 9 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal7 = 0 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal8 = 0 um.
[10/08 15:56:45    482s] #Total wire length on LAYER Metal9 = 0 um.
[10/08 15:56:45    482s] #Total number of vias = 771
[10/08 15:56:45    482s] #Up-Via Summary (total 771):
[10/08 15:56:45    482s] #           
[10/08 15:56:45    482s] #-----------------------
[10/08 15:56:45    482s] # Metal1            470
[10/08 15:56:45    482s] # Metal2            261
[10/08 15:56:45    482s] # Metal3             23
[10/08 15:56:45    482s] # Metal4             15
[10/08 15:56:45    482s] # Metal5              2
[10/08 15:56:45    482s] #-----------------------
[10/08 15:56:45    482s] #                   771 
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### track_assign design signature (11): route=1179268682
[10/08 15:56:45    482s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
[10/08 15:56:45    482s] ### Time Record (Track Assignment) is uninstalled.
[10/08 15:56:45    482s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.88 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Start post global route fixing for timing critical nets ...
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] ### update_timing_after_routing starts on Wed Oct  8 15:56:45 2025 with memory = 1238.88 (MB), peak = 1290.86 (MB)
[10/08 15:56:45    482s] ### Time Record (Timing Data Generation) is installed.
[10/08 15:56:45    482s] #* Updating design timing data...
[10/08 15:56:45    482s] #Extracting RC...
[10/08 15:56:45    482s] Un-suppress "**WARN ..." messages.
[10/08 15:56:45    482s] #
[10/08 15:56:45    482s] #Start tQuantus RC extraction...
[10/08 15:56:45    482s] #Extract in track assign mode
[10/08 15:56:45    482s] #Start building rc corner(s)...
[10/08 15:56:45    482s] #Number of RC Corner = 1
[10/08 15:56:45    482s] #Corner Rc /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[10/08 15:56:45    482s] #METAL_1 -> Metal1 (1)
[10/08 15:56:45    482s] #METAL_2 -> Metal2 (2)
[10/08 15:56:45    482s] #METAL_3 -> Metal3 (3)
[10/08 15:56:45    482s] #METAL_4 -> Metal4 (4)
[10/08 15:56:45    482s] #METAL_5 -> Metal5 (5)
[10/08 15:56:45    482s] #METAL_6 -> Metal6 (6)
[10/08 15:56:45    482s] #METAL_7 -> Metal7 (7)
[10/08 15:56:45    482s] #METAL_8 -> Metal8 (8)
[10/08 15:56:45    482s] #METAL_9 -> Metal9 (9)
[10/08 15:56:45    482s] #SADV_On
[10/08 15:56:45    482s] # Corner(s) : 
[10/08 15:56:45    482s] #Rc [25.00]
[10/08 15:56:46    483s] # Corner id: 0
[10/08 15:56:46    483s] # Layout Scale: 1.000000
[10/08 15:56:46    483s] # Has Metal Fill model: yes
[10/08 15:56:46    483s] # Temperature was set
[10/08 15:56:46    483s] # Temperature : 25.000000
[10/08 15:56:46    483s] # Ref. Temp   : 25.000000
[10/08 15:56:46    483s] #SADV_Off
[10/08 15:56:46    483s] #
[10/08 15:56:46    483s] #layer[8] tech spc 800 != ict spc 880.0
[10/08 15:56:46    483s] #
[10/08 15:56:46    483s] #layer[9] tech spc 800 != ict spc 880.0
[10/08 15:56:46    483s] #total pattern=165 [9, 450]
[10/08 15:56:46    483s] #Generating the tQuantus model file automatically.
[10/08 15:56:46    483s] #num_tile=13860 avg_aspect_ratio=1.067518 
[10/08 15:56:46    483s] #Vertical num_row 42 per_row= 324 halo= 92812 
[10/08 15:56:46    483s] #hor_num_col = 114 final aspect_ratio= 0.746056
[10/08 15:56:56    493s] #Build RC corners: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1269.53 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] #Start init net ripin tree building
[10/08 15:56:57    494s] #Finish init net ripin tree building
[10/08 15:56:57    494s] #Cpu time = 00:00:00
[10/08 15:56:57    494s] #Elapsed time = 00:00:00
[10/08 15:56:57    494s] #Increased memory = 0.19 (MB)
[10/08 15:56:57    494s] #Total memory = 1273.78 (MB)
[10/08 15:56:57    494s] #Peak memory = 1424.00 (MB)
[10/08 15:56:57    494s] #begin processing metal fill model file
[10/08 15:56:57    494s] #end processing metal fill model file
[10/08 15:56:57    494s] ### track-assign external-init starts on Wed Oct  8 15:56:57 2025 with memory = 1273.79 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is installed.
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is uninstalled.
[10/08 15:56:57    494s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[10/08 15:56:57    494s] ### track-assign engine-init starts on Wed Oct  8 15:56:57 2025 with memory = 1273.91 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is installed.
[10/08 15:56:57    494s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[10/08 15:56:57    494s] #
[10/08 15:56:57    494s] #Start Post Track Assignment Wire Spread.
[10/08 15:56:57    494s] #Done with 31 horizontal wires in 1 hboxes and 29 vertical wires in 1 hboxes.
[10/08 15:56:57    494s] #Complete Post Track Assignment Wire Spread.
[10/08 15:56:57    494s] #
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is uninstalled.
[10/08 15:56:57    494s] #Length limit = 200 pitches
[10/08 15:56:57    494s] #opt mode = 2
[10/08 15:56:57    494s] #Start generate extraction boxes.
[10/08 15:56:57    494s] #
[10/08 15:56:57    494s] #Extract using 30 x 30 Hboxes
[10/08 15:56:57    494s] #2x2 initial hboxes
[10/08 15:56:57    494s] #Use area based hbox pruning.
[10/08 15:56:57    494s] #0/0 hboxes pruned.
[10/08 15:56:57    494s] #Complete generating extraction boxes.
[10/08 15:56:57    494s] #Extract 1 hboxes with single thread on machine with  Core_i7 4.39GHz 12288KB Cache 12CPU...
[10/08 15:56:57    494s] #Process 0 special clock nets for rc extraction
[10/08 15:56:57    494s] #Total 203 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[10/08 15:56:57    494s] #Run Statistics for Extraction:
[10/08 15:56:57    494s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 15:56:57    494s] #   Increased memory =     1.27 (MB), total memory =  1274.48 (MB), peak memory =  1424.00 (MB)
[10/08 15:56:57    494s] #
[10/08 15:56:57    494s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[10/08 15:56:57    494s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1274.58 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] #RC Statistics: 513 Res, 315 Ground Cap, 0 XCap (Edge to Edge)
[10/08 15:56:57    494s] #RC V/H edge ratio: 0.46, Avg V/H Edge Length: 2836.13 (266), Avg L-Edge Length: 11485.32 (77)
[10/08 15:56:57    494s] #Start writing rcdb into /tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d
[10/08 15:56:57    494s] #Finish writing rcdb with 885 nodes, 682 edges, and 0 xcaps
[10/08 15:56:57    494s] #0 inserted nodes are removed
[10/08 15:56:57    494s] ### track-assign external-init starts on Wed Oct  8 15:56:57 2025 with memory = 1275.79 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is installed.
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is uninstalled.
[10/08 15:56:57    494s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[10/08 15:56:57    494s] ### track-assign engine-init starts on Wed Oct  8 15:56:57 2025 with memory = 1275.79 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is installed.
[10/08 15:56:57    494s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[10/08 15:56:57    494s] #Remove Post Track Assignment Wire Spread
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is uninstalled.
[10/08 15:56:57    494s] Restoring parasitic data from file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d' ...
[10/08 15:56:57    494s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d' for reading (mem: 1618.309M)
[10/08 15:56:57    494s] Reading RCDB with compressed RC data.
[10/08 15:56:57    494s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d' for content verification (mem: 1618.309M)
[10/08 15:56:57    494s] Reading RCDB with compressed RC data.
[10/08 15:56:57    494s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d': 0 access done (mem: 1618.309M)
[10/08 15:56:57    494s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d': 0 access done (mem: 1618.309M)
[10/08 15:56:57    494s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1618.309M)
[10/08 15:56:57    494s] Following multi-corner parasitics specified:
[10/08 15:56:57    494s] 	/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d (rcdb)
[10/08 15:56:57    494s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d' for reading (mem: 1618.309M)
[10/08 15:56:57    494s] Reading RCDB with compressed RC data.
[10/08 15:56:57    494s] 		Cell pe64_if_else has rcdb /tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d specified
[10/08 15:56:57    494s] Cell pe64_if_else, hinst 
[10/08 15:56:57    494s] processing rcdb (/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d) for hinst (top) of cell (pe64_if_else);
[10/08 15:56:57    494s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_PzlgQe.rcdb.d': 0 access done (mem: 1618.309M)
[10/08 15:56:57    494s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1618.309M)
[10/08 15:56:57    494s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_YIwyJP.rcdb.d/pe64_if_else.rcdb.d' for reading (mem: 1618.309M)
[10/08 15:56:57    494s] Reading RCDB with compressed RC data.
[10/08 15:56:57    494s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_YIwyJP.rcdb.d/pe64_if_else.rcdb.d': 0 access done (mem: 1618.309M)
[10/08 15:56:57    494s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1618.309M)
[10/08 15:56:57    494s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1618.309M)
[10/08 15:56:57    494s] #
[10/08 15:56:57    494s] #Restore RCDB.
[10/08 15:56:57    494s] ### track-assign external-init starts on Wed Oct  8 15:56:57 2025 with memory = 1276.21 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is installed.
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is uninstalled.
[10/08 15:56:57    494s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[10/08 15:56:57    494s] ### track-assign engine-init starts on Wed Oct  8 15:56:57 2025 with memory = 1276.21 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is installed.
[10/08 15:56:57    494s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[10/08 15:56:57    494s] #Remove Post Track Assignment Wire Spread
[10/08 15:56:57    494s] ### Time Record (Track Assignment) is uninstalled.
[10/08 15:56:57    494s] #
[10/08 15:56:57    494s] #Complete tQuantus RC extraction.
[10/08 15:56:57    494s] #Cpu time = 00:00:12
[10/08 15:56:57    494s] #Elapsed time = 00:00:12
[10/08 15:56:57    494s] #Increased memory = 37.32 (MB)
[10/08 15:56:57    494s] #Total memory = 1276.20 (MB)
[10/08 15:56:57    494s] #Peak memory = 1424.00 (MB)
[10/08 15:56:57    494s] #
[10/08 15:56:57    494s] Un-suppress "**WARN ..." messages.
[10/08 15:56:57    494s] #RC Extraction Completed...
[10/08 15:56:57    494s] ### update_timing starts on Wed Oct  8 15:56:57 2025 with memory = 1276.20 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] 
[10/08 15:56:57    494s] TimeStamp Deleting Cell Server Begin ...
[10/08 15:56:57    494s] Deleting Lib Analyzer.
[10/08 15:56:57    494s] 
[10/08 15:56:57    494s] TimeStamp Deleting Cell Server End ...
[10/08 15:56:57    494s] ### generate_timing_data starts on Wed Oct  8 15:56:57 2025 with memory = 1266.68 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] #Reporting timing...
[10/08 15:56:57    494s] ### report_timing starts on Wed Oct  8 15:56:57 2025 with memory = 1266.68 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] ### report_timing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[10/08 15:56:57    494s] #Normalized TNS: 0.000 -> -nan, r2r 0.000 -> -nan, unit 1000.000, clk period 0.000 (ns)
[10/08 15:56:57    494s] #Stage 1: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1276.60 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] #Library Standard Delay: 12.00ps
[10/08 15:56:57    494s] #Slack threshold: 0.00ps
[10/08 15:56:57    494s] ### generate_cdm_net_timing starts on Wed Oct  8 15:56:57 2025 with memory = 1276.60 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] ### generate_cdm_net_timing cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[10/08 15:56:57    494s] #*** Analyzed 0 timing critical paths
[10/08 15:56:57    494s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1276.60 (MB), peak = 1424.00 (MB)
[10/08 15:56:57    494s] ### Use bna from skp: 0
[10/08 15:56:57    494s] 
[10/08 15:56:57    494s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/08 15:56:57    494s] TLC MultiMap info (StdDelay):
[10/08 15:56:57    494s]   : max + slow + 1 + no RcCorner := 30.3ps
[10/08 15:56:57    494s]   : max + slow + 1 + Rc := 36.2ps
[10/08 15:56:57    494s]   : min + fast + 1 + no RcCorner := 9.9ps
[10/08 15:56:57    494s]   : min + fast + 1 + Rc := 12ps
[10/08 15:56:57    494s]  Setting StdDelay to: 12ps
[10/08 15:56:57    494s] 
[10/08 15:56:57    494s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/08 15:56:57    494s] {RT Rc 0 9 9 {8 0} 1}
[10/08 15:56:58    495s] #Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1282.02 (MB), peak = 1424.00 (MB)
[10/08 15:56:58    495s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[10/08 15:56:58    495s] Worst slack reported in the design = 0.866000 (late)
[10/08 15:56:58    495s] *** writeDesignTiming (0:00:00.0) ***
[10/08 15:56:58    495s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.21 (MB), peak = 1424.00 (MB)
[10/08 15:56:58    495s] Un-suppress "**WARN ..." messages.
[10/08 15:56:58    495s] ### generate_timing_data cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.4 GB
[10/08 15:56:58    495s] #Number of victim nets: 0
[10/08 15:56:58    495s] #Number of aggressor nets: 0
[10/08 15:56:58    495s] #Number of weak nets: 0
[10/08 15:56:58    495s] #Number of critical nets: 0
[10/08 15:56:58    495s] #	level 1 [   0.0, -1000.0]: 0 nets
[10/08 15:56:58    495s] #	level 2 [   0.0, -1000.0]: 0 nets
[10/08 15:56:58    495s] #	level 3 [   0.0, -1000.0]: 0 nets
[10/08 15:56:58    495s] #Total number of nets: 203
[10/08 15:56:58    495s] ### update_timing cpu:00:00:01, real:00:00:01, mem:1.3 GB, peak:1.4 GB
[10/08 15:56:58    495s] ### Time Record (Timing Data Generation) is uninstalled.
[10/08 15:56:58    495s] ### update_timing_after_routing cpu:00:00:12, real:00:00:13, mem:1.3 GB, peak:1.4 GB
[10/08 15:56:58    495s] #Total number of significant detoured timing critical nets is 0
[10/08 15:56:58    495s] #Total number of selected detoured timing critical nets is 0
[10/08 15:56:58    495s] #
[10/08 15:56:58    495s] #----------------------------------------------------
[10/08 15:56:58    495s] # Summary of active signal nets routing constraints
[10/08 15:56:58    495s] #+--------------------------+-----------+
[10/08 15:56:58    495s] #+--------------------------+-----------+
[10/08 15:56:58    495s] #
[10/08 15:56:58    495s] #----------------------------------------------------
[10/08 15:56:58    495s] ### run_free_timing_graph starts on Wed Oct  8 15:56:58 2025 with memory = 1282.23 (MB), peak = 1424.00 (MB)
[10/08 15:56:58    495s] ### Time Record (Timing Data Generation) is installed.
[10/08 15:56:58    495s] ### Time Record (Timing Data Generation) is uninstalled.
[10/08 15:56:58    495s] ### run_free_timing_graph cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[10/08 15:56:58    495s] ### run_build_timing_graph starts on Wed Oct  8 15:56:58 2025 with memory = 1270.88 (MB), peak = 1424.00 (MB)
[10/08 15:56:58    495s] ### Time Record (Timing Data Generation) is installed.
[10/08 15:56:58    495s] Current (total cpu=0:08:16, real=1:12:34, peak res=1424.0M, current mem=1299.1M)
[10/08 15:56:58    495s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1302.1M, current mem=1302.1M)
[10/08 15:56:58    495s] Current (total cpu=0:08:16, real=1:12:34, peak res=1424.0M, current mem=1302.1M)
[10/08 15:56:58    495s] ### Time Record (Timing Data Generation) is uninstalled.
[10/08 15:56:58    495s] ### run_build_timing_graph cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[10/08 15:56:58    495s] ### track-assign external-init starts on Wed Oct  8 15:56:58 2025 with memory = 1310.09 (MB), peak = 1424.00 (MB)
[10/08 15:56:58    495s] ### Time Record (Track Assignment) is installed.
[10/08 15:56:58    495s] ### Time Record (Track Assignment) is uninstalled.
[10/08 15:56:58    495s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[10/08 15:56:58    495s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.09 (MB), peak = 1424.00 (MB)
[10/08 15:56:58    495s] #* Importing design timing data...
[10/08 15:56:58    495s] #Number of victim nets: 0
[10/08 15:56:58    495s] #Number of aggressor nets: 0
[10/08 15:56:58    495s] #Number of weak nets: 0
[10/08 15:56:58    495s] #Number of critical nets: 0
[10/08 15:56:58    495s] #	level 1 [   0.0, -1000.0]: 0 nets
[10/08 15:56:58    495s] #	level 2 [   0.0, -1000.0]: 0 nets
[10/08 15:56:58    495s] #	level 3 [   0.0, -1000.0]: 0 nets
[10/08 15:56:58    495s] #Total number of nets: 203
[10/08 15:56:58    495s] ### track-assign engine-init starts on Wed Oct  8 15:56:58 2025 with memory = 1310.09 (MB), peak = 1424.00 (MB)
[10/08 15:56:58    495s] ### Time Record (Track Assignment) is installed.
[10/08 15:56:58    495s] #
[10/08 15:56:58    495s] #timing driven effort level: 3
[10/08 15:56:58    495s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[10/08 15:56:58    495s] ### track-assign core-engine starts on Wed Oct  8 15:56:58 2025 with memory = 1310.09 (MB), peak = 1424.00 (MB)
[10/08 15:56:58    495s] #Start Track Assignment With Timing Driven.
[10/08 15:56:58    495s] #Done with 2 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
[10/08 15:56:58    495s] #Done with 0 horizontal wires in 1 hboxes and 2 vertical wires in 1 hboxes.
[10/08 15:56:58    495s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[10/08 15:56:58    495s] #
[10/08 15:56:58    495s] #Track assignment summary:
[10/08 15:56:58    495s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/08 15:56:58    495s] #------------------------------------------------------------------------
[10/08 15:56:58    495s] # Metal1         0.00 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:58    495s] # Metal2       716.08 	  0.06%  	  0.00% 	  0.00%
[10/08 15:56:58    495s] # Metal3       662.12 	  0.32%  	  0.00% 	  0.00%
[10/08 15:56:58    495s] # Metal4        62.03 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:58    495s] # Metal5        77.85 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:58    495s] # Metal6         9.28 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:58    495s] # Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:58    495s] # Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:58    495s] # Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[10/08 15:56:58    495s] #------------------------------------------------------------------------
[10/08 15:56:58    495s] # All        1527.35  	  0.16% 	  0.00% 	  0.00%
[10/08 15:56:58    495s] #Complete Track Assignment With Timing Driven.
[10/08 15:56:58    495s] #Total wire length = 1710 um.
[10/08 15:56:58    495s] #Total half perimeter of net bounding box = 1960 um.
[10/08 15:56:58    495s] #Total wire length on LAYER Metal1 = 140 um.
[10/08 15:56:58    495s] #Total wire length on LAYER Metal2 = 700 um.
[10/08 15:56:58    495s] #Total wire length on LAYER Metal3 = 722 um.
[10/08 15:56:58    495s] #Total wire length on LAYER Metal4 = 60 um.
[10/08 15:56:58    495s] #Total wire length on LAYER Metal5 = 78 um.
[10/08 15:56:58    495s] #Total wire length on LAYER Metal6 = 9 um.
[10/08 15:56:58    495s] #Total wire length on LAYER Metal7 = 0 um.
[10/08 15:56:58    495s] #Total wire length on LAYER Metal8 = 0 um.
[10/08 15:56:58    495s] #Total wire length on LAYER Metal9 = 0 um.
[10/08 15:56:58    495s] #Total number of vias = 771
[10/08 15:56:58    495s] #Up-Via Summary (total 771):
[10/08 15:56:58    495s] #           
[10/08 15:56:58    495s] #-----------------------
[10/08 15:56:58    495s] # Metal1            470
[10/08 15:56:58    495s] # Metal2            261
[10/08 15:56:58    495s] # Metal3             23
[10/08 15:56:58    495s] # Metal4             15
[10/08 15:56:58    495s] # Metal5              2
[10/08 15:56:58    495s] #-----------------------
[10/08 15:56:58    495s] #                   771 
[10/08 15:56:58    495s] #
[10/08 15:56:58    495s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[10/08 15:56:58    495s] ### Time Record (Track Assignment) is uninstalled.
[10/08 15:56:58    495s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1310.09 (MB), peak = 1424.00 (MB)
[10/08 15:56:58    495s] #
[10/08 15:56:58    495s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/08 15:56:58    495s] #Cpu time = 00:00:14
[10/08 15:56:58    495s] #Elapsed time = 00:00:14
[10/08 15:56:58    495s] #Increased memory = 94.02 (MB)
[10/08 15:56:58    495s] #Total memory = 1310.10 (MB)
[10/08 15:56:58    495s] #Peak memory = 1424.00 (MB)
[10/08 15:56:58    495s] ### Time Record (Detail Routing) is installed.
[10/08 15:56:58    495s] #Start reading timing information from file .timing_file_23896.tif.gz ...
[10/08 15:56:58    495s] #Read in timing information for 71 ports, 139 instances from timing file .timing_file_23896.tif.gz.
[10/08 15:56:58    495s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[10/08 15:56:59    495s] #
[10/08 15:56:59    495s] #Start Detail Routing..
[10/08 15:56:59    495s] #start initial detail routing ...
[10/08 15:56:59    495s] ### Design has 0 dirty nets, has valid drcs
[10/08 15:56:59    496s] #   number of violations = 0
[10/08 15:56:59    496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.76 (MB), peak = 1424.00 (MB)
[10/08 15:56:59    496s] #Complete Detail Routing.
[10/08 15:56:59    496s] #Total wire length = 1892 um.
[10/08 15:56:59    496s] #Total half perimeter of net bounding box = 1960 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal1 = 163 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal2 = 931 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal3 = 533 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal4 = 168 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal5 = 87 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal6 = 10 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal7 = 0 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal8 = 0 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal9 = 0 um.
[10/08 15:56:59    496s] #Total number of vias = 822
[10/08 15:56:59    496s] #Up-Via Summary (total 822):
[10/08 15:56:59    496s] #           
[10/08 15:56:59    496s] #-----------------------
[10/08 15:56:59    496s] # Metal1            485
[10/08 15:56:59    496s] # Metal2            261
[10/08 15:56:59    496s] # Metal3             58
[10/08 15:56:59    496s] # Metal4             16
[10/08 15:56:59    496s] # Metal5              2
[10/08 15:56:59    496s] #-----------------------
[10/08 15:56:59    496s] #                   822 
[10/08 15:56:59    496s] #
[10/08 15:56:59    496s] #Total number of DRC violations = 0
[10/08 15:56:59    496s] ### Time Record (Detail Routing) is uninstalled.
[10/08 15:56:59    496s] #Cpu time = 00:00:01
[10/08 15:56:59    496s] #Elapsed time = 00:00:01
[10/08 15:56:59    496s] #Increased memory = 2.87 (MB)
[10/08 15:56:59    496s] #Total memory = 1312.96 (MB)
[10/08 15:56:59    496s] #Peak memory = 1424.00 (MB)
[10/08 15:56:59    496s] ### Time Record (Post Route Wire Spreading) is installed.
[10/08 15:56:59    496s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[10/08 15:56:59    496s] #
[10/08 15:56:59    496s] #Start Post Route wire spreading..
[10/08 15:56:59    496s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[10/08 15:56:59    496s] #
[10/08 15:56:59    496s] #Start DRC checking..
[10/08 15:56:59    496s] #   number of violations = 0
[10/08 15:56:59    496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.56 (MB), peak = 1424.00 (MB)
[10/08 15:56:59    496s] #CELL_VIEW pe64_if_else,init has no DRC violation.
[10/08 15:56:59    496s] #Total number of DRC violations = 0
[10/08 15:56:59    496s] #Total number of process antenna violations = 0
[10/08 15:56:59    496s] #Total number of net violated process antenna rule = 0 ant fix stage
[10/08 15:56:59    496s] #
[10/08 15:56:59    496s] #Start data preparation for wire spreading...
[10/08 15:56:59    496s] #
[10/08 15:56:59    496s] #Data preparation is done on Wed Oct  8 15:56:59 2025
[10/08 15:56:59    496s] #
[10/08 15:56:59    496s] ### track-assign engine-init starts on Wed Oct  8 15:56:59 2025 with memory = 1316.56 (MB), peak = 1424.00 (MB)
[10/08 15:56:59    496s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[10/08 15:56:59    496s] #
[10/08 15:56:59    496s] #Start Post Route Wire Spread.
[10/08 15:56:59    496s] #Done with 12 horizontal wires in 1 hboxes and 14 vertical wires in 1 hboxes.
[10/08 15:56:59    496s] #Complete Post Route Wire Spread.
[10/08 15:56:59    496s] #
[10/08 15:56:59    496s] #Total wire length = 1903 um.
[10/08 15:56:59    496s] #Total half perimeter of net bounding box = 1960 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal1 = 163 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal2 = 934 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal3 = 538 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal4 = 170 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal5 = 87 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal6 = 10 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal7 = 0 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal8 = 0 um.
[10/08 15:56:59    496s] #Total wire length on LAYER Metal9 = 0 um.
[10/08 15:56:59    496s] #Total number of vias = 822
[10/08 15:56:59    496s] #Up-Via Summary (total 822):
[10/08 15:56:59    496s] #           
[10/08 15:56:59    496s] #-----------------------
[10/08 15:56:59    496s] # Metal1            485
[10/08 15:56:59    496s] # Metal2            261
[10/08 15:56:59    496s] # Metal3             58
[10/08 15:56:59    496s] # Metal4             16
[10/08 15:56:59    496s] # Metal5              2
[10/08 15:56:59    496s] #-----------------------
[10/08 15:56:59    496s] #                   822 
[10/08 15:56:59    496s] #
[10/08 15:56:59    496s] ### drc_pitch = 9000 ( 4.50000 um) drc_range = 7000 ( 3.50000 um) route_pitch = 4800 ( 2.40000 um) patch_pitch = 10080 ( 5.04000 um) top_route_layer = 9 top_pin_layer = 9
[10/08 15:56:59    496s] #
[10/08 15:56:59    496s] #Start DRC checking..
[10/08 15:57:00    496s] #   number of violations = 0
[10/08 15:57:00    496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.23 (MB), peak = 1424.00 (MB)
[10/08 15:57:00    496s] #CELL_VIEW pe64_if_else,init has no DRC violation.
[10/08 15:57:00    496s] #Total number of DRC violations = 0
[10/08 15:57:00    496s] #Total number of process antenna violations = 0
[10/08 15:57:00    496s] #Total number of net violated process antenna rule = 0 ant fix stage
[10/08 15:57:00    496s] #   number of violations = 0
[10/08 15:57:00    496s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1316.23 (MB), peak = 1424.00 (MB)
[10/08 15:57:00    496s] #CELL_VIEW pe64_if_else,init has no DRC violation.
[10/08 15:57:00    496s] #Total number of DRC violations = 0
[10/08 15:57:00    496s] #Total number of process antenna violations = 0
[10/08 15:57:00    496s] #Total number of net violated process antenna rule = 0 ant fix stage
[10/08 15:57:00    496s] #Post Route wire spread is done.
[10/08 15:57:00    496s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/08 15:57:00    496s] #Total wire length = 1903 um.
[10/08 15:57:00    496s] #Total half perimeter of net bounding box = 1960 um.
[10/08 15:57:00    496s] #Total wire length on LAYER Metal1 = 163 um.
[10/08 15:57:00    496s] #Total wire length on LAYER Metal2 = 934 um.
[10/08 15:57:00    496s] #Total wire length on LAYER Metal3 = 538 um.
[10/08 15:57:00    496s] #Total wire length on LAYER Metal4 = 170 um.
[10/08 15:57:00    496s] #Total wire length on LAYER Metal5 = 87 um.
[10/08 15:57:00    496s] #Total wire length on LAYER Metal6 = 10 um.
[10/08 15:57:00    496s] #Total wire length on LAYER Metal7 = 0 um.
[10/08 15:57:00    496s] #Total wire length on LAYER Metal8 = 0 um.
[10/08 15:57:00    496s] #Total wire length on LAYER Metal9 = 0 um.
[10/08 15:57:00    496s] #Total number of vias = 822
[10/08 15:57:00    496s] #Up-Via Summary (total 822):
[10/08 15:57:00    496s] #           
[10/08 15:57:00    496s] #-----------------------
[10/08 15:57:00    496s] # Metal1            485
[10/08 15:57:00    496s] # Metal2            261
[10/08 15:57:00    496s] # Metal3             58
[10/08 15:57:00    496s] # Metal4             16
[10/08 15:57:00    496s] # Metal5              2
[10/08 15:57:00    496s] #-----------------------
[10/08 15:57:00    496s] #                   822 
[10/08 15:57:00    496s] #
[10/08 15:57:00    496s] #detailRoute Statistics:
[10/08 15:57:00    496s] #Cpu time = 00:00:01
[10/08 15:57:00    496s] #Elapsed time = 00:00:01
[10/08 15:57:00    496s] #Increased memory = 2.33 (MB)
[10/08 15:57:00    496s] #Total memory = 1312.43 (MB)
[10/08 15:57:00    496s] #Peak memory = 1424.00 (MB)
[10/08 15:57:00    496s] ### global_detail_route design signature (38): route=512020575 flt_obj=0 vio=1905142130 shield_wire=1
[10/08 15:57:00    496s] ### Time Record (DB Export) is installed.
[10/08 15:57:00    496s] ### export design design signature (39): route=512020575 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1329974792 dirty_area=0 del_dirty_area=0 cell=722966013 placement=1673642074 pin_access=1763462770 inst_pattern=1 halo=811303122
[10/08 15:57:00    496s] ### Time Record (DB Export) is uninstalled.
[10/08 15:57:00    496s] ### Time Record (Post Callback) is installed.
[10/08 15:57:00    496s] ### Time Record (Post Callback) is uninstalled.
[10/08 15:57:00    496s] #
[10/08 15:57:00    496s] #globalDetailRoute statistics:
[10/08 15:57:00    496s] #Cpu time = 00:00:16
[10/08 15:57:00    496s] #Elapsed time = 00:00:16
[10/08 15:57:00    496s] #Increased memory = 103.22 (MB)
[10/08 15:57:00    496s] #Total memory = 1315.26 (MB)
[10/08 15:57:00    496s] #Peak memory = 1424.00 (MB)
[10/08 15:57:00    496s] #Number of warnings = 2
[10/08 15:57:00    496s] #Total number of warnings = 14
[10/08 15:57:00    496s] #Number of fails = 0
[10/08 15:57:00    496s] #Total number of fails = 0
[10/08 15:57:00    496s] #Complete globalDetailRoute on Wed Oct  8 15:57:00 2025
[10/08 15:57:00    496s] #
[10/08 15:57:00    496s] ### import design signature (40): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1763462770 inst_pattern=1 halo=0
[10/08 15:57:00    496s] ### Time Record (globalDetailRoute) is uninstalled.
[10/08 15:57:00    496s] 
[10/08 15:57:00    496s] TimeStamp Deleting Cell Server Begin ...
[10/08 15:57:00    496s] 
[10/08 15:57:00    496s] TimeStamp Deleting Cell Server End ...
[10/08 15:57:00    497s] #Default setup view is reset to bc.
[10/08 15:57:00    497s] #Default setup view is reset to bc.
[10/08 15:57:00    497s] #routeDesign: cpu time = 00:00:16, elapsed time = 00:00:16, memory = 1296.89 (MB), peak = 1424.00 (MB)
[10/08 15:57:00    497s] 
[10/08 15:57:00    497s] *** Summary of all messages that are not suppressed in this session:
[10/08 15:57:00    497s] Severity  ID               Count  Summary                                  
[10/08 15:57:00    497s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[10/08 15:57:00    497s] WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
[10/08 15:57:00    497s] WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
[10/08 15:57:00    497s] WARNING   TCLCMD-1403          1  '%s'                                     
[10/08 15:57:00    497s] *** Message Summary: 8 warning(s), 0 error(s)
[10/08 15:57:00    497s] 
[10/08 15:57:00    497s] ### Time Record (routeDesign) is uninstalled.
[10/08 15:57:00    497s] ### 
[10/08 15:57:00    497s] ###   Scalability Statistics
[10/08 15:57:00    497s] ### 
[10/08 15:57:00    497s] ### --------------------------------+----------------+----------------+----------------+
[10/08 15:57:00    497s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[10/08 15:57:00    497s] ### --------------------------------+----------------+----------------+----------------+
[10/08 15:57:00    497s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/08 15:57:00    497s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/08 15:57:00    497s] ###   Timing Data Generation        |        00:00:13|        00:00:14|             1.0|
[10/08 15:57:00    497s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[10/08 15:57:00    497s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[10/08 15:57:00    497s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[10/08 15:57:00    497s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[10/08 15:57:00    497s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/08 15:57:00    497s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/08 15:57:00    497s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[10/08 15:57:00    497s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[10/08 15:57:00    497s] ###   Entire Command                |        00:00:16|        00:00:16|             1.0|
[10/08 15:57:00    497s] ### --------------------------------+----------------+----------------+----------------+
[10/08 15:57:00    497s] ### 
[10/08 15:59:30    511s] <CMD> getMultiCpuUsage -localCpu
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -disable_rules -quiet
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -quiet -area
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -quiet -layer_range
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -check_only -quiet
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[10/08 15:59:30    511s] <CMD> get_verify_drc_mode -limit -quiet
[10/08 15:59:58    514s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report pe64_if_else.drc.rpt -limit 1000
[10/08 15:59:58    514s] <CMD> verify_drc
[10/08 15:59:58    514s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[10/08 15:59:58    514s] #-report pe64_if_else.drc.rpt            # string, default="", user setting
[10/08 15:59:58    514s]  *** Starting Verify DRC (MEM: 1628.4) ***
[10/08 15:59:58    514s] 
[10/08 15:59:58    514s]   VERIFY DRC ...... Starting Verification
[10/08 15:59:58    514s]   VERIFY DRC ...... Initializing
[10/08 15:59:58    514s]   VERIFY DRC ...... Deleting Existing Violations
[10/08 15:59:58    514s]   VERIFY DRC ...... Creating Sub-Areas
[10/08 15:59:58    514s]   VERIFY DRC ...... Using new threading
[10/08 15:59:58    514s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 42.050 40.890} 1 of 1
[10/08 15:59:58    514s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[10/08 15:59:58    514s] 
[10/08 15:59:58    514s]   Verification Complete : 0 Viols.
[10/08 15:59:58    514s] 
[10/08 15:59:58    514s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[10/08 15:59:58    514s] 
[10/08 15:59:58    514s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[10/08 16:00:56    520s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[10/08 16:00:56    520s] VERIFY_CONNECTIVITY use new engine.
[10/08 16:00:56    520s] 
[10/08 16:00:56    520s] ******** Start: VERIFY CONNECTIVITY ********
[10/08 16:00:56    520s] Start Time: Wed Oct  8 16:00:56 2025
[10/08 16:00:56    520s] 
[10/08 16:00:56    520s] Design Name: pe64_if_else
[10/08 16:00:56    520s] Database Units: 2000
[10/08 16:00:56    520s] Design Boundary: (0.0000, 0.0000) (42.0500, 40.8900)
[10/08 16:00:56    520s] Error Limit = 1000; Warning Limit = 50
[10/08 16:00:56    520s] Check all nets
[10/08 16:00:56    520s] 
[10/08 16:00:56    520s] Begin Summary 
[10/08 16:00:56    520s]   Found no problems or warnings.
[10/08 16:00:56    520s] End Summary
[10/08 16:00:56    520s] 
[10/08 16:00:56    520s] End Time: Wed Oct  8 16:00:56 2025
[10/08 16:00:56    520s] Time Elapsed: 0:00:00.0
[10/08 16:00:56    520s] 
[10/08 16:00:56    520s] ******** End: VERIFY CONNECTIVITY ********
[10/08 16:00:56    520s]   Verification Complete : 0 Viols.  0 Wrngs.
[10/08 16:00:56    520s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[10/08 16:00:56    520s] 
[10/08 16:01:55    525s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/08 16:01:55    525s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix pe64_if_else_postRoute -outDir timingReports
[10/08 16:01:55    525s] Switching SI Aware to true by default in postroute mode   
[10/08 16:01:55    525s] 
[10/08 16:01:55    525s] **ERROR: (IMPOPT-7027):	The analysis mode needs to be set to 'OCV' in post route stage for post route timing & optimization. To avoid this message & allow post route steps to proceed set 'setAnalysisMode -analysisType onChipVariation'. It is also recommended to set '-cppr both' alongside this to remove clock re-convergence pessimism for both setup and hold modes.
[10/08 16:01:55    525s] 
[10/08 16:02:53    531s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[10/08 16:04:07    538s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[10/08 16:07:22    557s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[10/08 16:07:41    559s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/08 16:07:41    559s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix pe64_if_else_postRoute -outDir timingReports
[10/08 16:07:41    559s] *** timeDesign #4 [begin] : totSession cpu/real = 0:09:19.6/1:23:15.3 (0.1), mem = 1628.4M
[10/08 16:07:41    559s]  Reset EOS DB
[10/08 16:07:41    559s] Ignoring AAE DB Resetting ...
[10/08 16:07:41    559s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[10/08 16:07:41    559s] ### Net info: total nets: 205
[10/08 16:07:41    559s] ### Net info: dirty nets: 0
[10/08 16:07:41    559s] ### Net info: marked as disconnected nets: 0
[10/08 16:07:41    559s] #num needed restored net=0
[10/08 16:07:41    559s] #need_extraction net=0 (total=205)
[10/08 16:07:41    559s] ### Net info: fully routed nets: 203
[10/08 16:07:41    559s] ### Net info: trivial (< 2 pins) nets: 2
[10/08 16:07:41    559s] ### Net info: unrouted nets: 0
[10/08 16:07:41    559s] ### Net info: re-extraction nets: 0
[10/08 16:07:41    559s] ### Net info: ignored nets: 0
[10/08 16:07:41    559s] ### Net info: skip routing nets: 0
[10/08 16:07:41    559s] ### import design signature (41): route=2050528035 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1769295985 dirty_area=0 del_dirty_area=0 cell=722966013 placement=1673642074 pin_access=1763462770 inst_pattern=1 halo=0
[10/08 16:07:41    559s] #Extract in post route mode
[10/08 16:07:41    559s] #Start routing data preparation on Wed Oct  8 16:07:41 2025
[10/08 16:07:41    559s] #
[10/08 16:07:41    559s] # Metal1       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.25500
[10/08 16:07:41    559s] # Metal2       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 16:07:41    559s] # Metal3       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 16:07:41    559s] # Metal4       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 16:07:41    559s] # Metal5       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 16:07:41    559s] # Metal6       V   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 16:07:41    559s] # Metal7       H   Track-Pitch = 0.29000    Line-2-Via Pitch = 0.28500
[10/08 16:07:41    559s] # Metal8       V   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[10/08 16:07:41    559s] # Metal9       H   Track-Pitch = 0.87000    Line-2-Via Pitch = 0.85000
[10/08 16:07:41    559s] #Regenerating Ggrids automatically.
[10/08 16:07:41    559s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.29000.
[10/08 16:07:41    559s] #Using automatically generated G-grids.
[10/08 16:07:41    559s] #Done routing data preparation.
[10/08 16:07:41    559s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1302.91 (MB), peak = 1424.00 (MB)
[10/08 16:07:41    559s] #
[10/08 16:07:41    559s] #Start tQuantus RC extraction...
[10/08 16:07:41    559s] #Start building rc corner(s)...
[10/08 16:07:41    559s] #Number of RC Corner = 1
[10/08 16:07:41    559s] #Corner Rc /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[10/08 16:07:41    559s] #METAL_1 -> Metal1 (1)
[10/08 16:07:41    559s] #METAL_2 -> Metal2 (2)
[10/08 16:07:41    559s] #METAL_3 -> Metal3 (3)
[10/08 16:07:41    559s] #METAL_4 -> Metal4 (4)
[10/08 16:07:41    559s] #METAL_5 -> Metal5 (5)
[10/08 16:07:41    559s] #METAL_6 -> Metal6 (6)
[10/08 16:07:41    559s] #METAL_7 -> Metal7 (7)
[10/08 16:07:41    559s] #METAL_8 -> Metal8 (8)
[10/08 16:07:41    559s] #METAL_9 -> Metal9 (9)
[10/08 16:07:41    559s] #SADV-On
[10/08 16:07:41    559s] # Corner(s) : 
[10/08 16:07:41    559s] #Rc [25.00]
[10/08 16:07:42    560s] # Corner id: 0
[10/08 16:07:42    560s] # Layout Scale: 1.000000
[10/08 16:07:42    560s] # Has Metal Fill model: yes
[10/08 16:07:42    560s] # Temperature was set
[10/08 16:07:42    560s] # Temperature : 25.000000
[10/08 16:07:42    560s] # Ref. Temp   : 25.000000
[10/08 16:07:42    560s] #SADV-Off
[10/08 16:07:42    560s] #
[10/08 16:07:42    560s] #layer[8] tech spc 800 != ict spc 880.0
[10/08 16:07:42    560s] #
[10/08 16:07:42    560s] #layer[9] tech spc 800 != ict spc 880.0
[10/08 16:07:42    560s] #total pattern=165 [9, 450]
[10/08 16:07:42    560s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[10/08 16:07:42    560s] #found CAPMODEL /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch
[10/08 16:07:42    560s] #found RESMODEL /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 
[10/08 16:07:42    560s] #number model r/c [1,1] [9,450] read
[10/08 16:07:42    560s] #0 rcmodel(s) requires rebuild
[10/08 16:07:42    560s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.30 (MB), peak = 1424.00 (MB)
[10/08 16:07:42    560s] #Start building rc corner(s)...
[10/08 16:07:42    560s] #Number of RC Corner = 1
[10/08 16:07:42    560s] #Corner Rc /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 (real) 
[10/08 16:07:42    560s] #METAL_1 -> Metal1 (1)
[10/08 16:07:42    560s] #METAL_2 -> Metal2 (2)
[10/08 16:07:42    560s] #METAL_3 -> Metal3 (3)
[10/08 16:07:42    560s] #METAL_4 -> Metal4 (4)
[10/08 16:07:42    560s] #METAL_5 -> Metal5 (5)
[10/08 16:07:42    560s] #METAL_6 -> Metal6 (6)
[10/08 16:07:42    560s] #METAL_7 -> Metal7 (7)
[10/08 16:07:42    560s] #METAL_8 -> Metal8 (8)
[10/08 16:07:42    560s] #METAL_9 -> Metal9 (9)
[10/08 16:07:42    560s] #SADV-On
[10/08 16:07:42    560s] # Corner(s) : 
[10/08 16:07:42    560s] #Rc [25.00]
[10/08 16:07:42    560s] # Corner id: 0
[10/08 16:07:42    560s] # Layout Scale: 1.000000
[10/08 16:07:42    560s] # Has Metal Fill model: yes
[10/08 16:07:42    560s] # Temperature was set
[10/08 16:07:42    560s] # Temperature : 25.000000
[10/08 16:07:42    560s] # Ref. Temp   : 25.000000
[10/08 16:07:42    560s] #SADV-Off
[10/08 16:07:42    560s] #
[10/08 16:07:42    560s] #layer[8] tech spc 800 != ict spc 880.0
[10/08 16:07:42    560s] #
[10/08 16:07:42    560s] #layer[9] tech spc 800 != ict spc 880.0
[10/08 16:07:42    560s] #total pattern=165 [9, 450]
[10/08 16:07:42    560s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[10/08 16:07:42    560s] #found CAPMODEL /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch
[10/08 16:07:42    560s] #found RESMODEL /home/install/FOUNDRY/digital/90nm/dig/qx/gpdk090_9l.tch 25.000000 
[10/08 16:07:42    560s] #number model r/c [1,1] [9,450] read
[10/08 16:07:42    560s] #0 rcmodel(s) requires rebuild
[10/08 16:07:42    560s] #Build RC corners: cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1306.44 (MB), peak = 1424.00 (MB)
[10/08 16:07:42    560s] #Start init net ripin tree building
[10/08 16:07:42    560s] #Finish init net ripin tree building
[10/08 16:07:42    560s] #Cpu time = 00:00:00
[10/08 16:07:42    560s] #Elapsed time = 00:00:00
[10/08 16:07:42    560s] #Increased memory = 0.00 (MB)
[10/08 16:07:42    560s] #Total memory = 1306.44 (MB)
[10/08 16:07:42    560s] #Peak memory = 1424.00 (MB)
[10/08 16:07:42    560s] #begin processing metal fill model file
[10/08 16:07:42    560s] #end processing metal fill model file
[10/08 16:07:42    560s] #Length limit = 200 pitches
[10/08 16:07:42    560s] #opt mode = 2
[10/08 16:07:42    560s] #Start generate extraction boxes.
[10/08 16:07:42    560s] #
[10/08 16:07:42    560s] #Extract using 30 x 30 Hboxes
[10/08 16:07:42    560s] #2x2 initial hboxes
[10/08 16:07:42    560s] #Use area based hbox pruning.
[10/08 16:07:42    560s] #0/0 hboxes pruned.
[10/08 16:07:42    560s] #Complete generating extraction boxes.
[10/08 16:07:42    560s] #Extract 1 hboxes with single thread on machine with  Core_i7 4.30GHz 12288KB Cache 12CPU...
[10/08 16:07:42    560s] #Process 0 special clock nets for rc extraction
[10/08 16:07:42    560s] #Total 203 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[10/08 16:07:42    560s] #Run Statistics for Extraction:
[10/08 16:07:42    560s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:42    560s] #   Increased memory =     0.51 (MB), total memory =  1306.95 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:42    560s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1306.98 (MB), peak = 1424.00 (MB)
[10/08 16:07:42    560s] #RC Statistics: 709 Res, 345 Ground Cap, 0 XCap (Edge to Edge)
[10/08 16:07:42    560s] #RC V/H edge ratio: 0.28, Avg V/H Edge Length: 1960.23 (345), Avg L-Edge Length: 7854.49 (225)
[10/08 16:07:42    560s] #Start writing rcdb into /tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d
[10/08 16:07:42    560s] #Finish writing rcdb with 915 nodes, 712 edges, and 0 xcaps
[10/08 16:07:42    560s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1309.00 (MB), peak = 1424.00 (MB)
[10/08 16:07:42    560s] Restoring parasitic data from file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d' ...
[10/08 16:07:42    560s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d' for reading (mem: 1638.219M)
[10/08 16:07:42    560s] Reading RCDB with compressed RC data.
[10/08 16:07:42    560s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d' for content verification (mem: 1638.219M)
[10/08 16:07:42    560s] Reading RCDB with compressed RC data.
[10/08 16:07:42    560s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d': 0 access done (mem: 1638.219M)
[10/08 16:07:42    560s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d': 0 access done (mem: 1638.219M)
[10/08 16:07:42    560s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1638.219M)
[10/08 16:07:42    560s] Following multi-corner parasitics specified:
[10/08 16:07:42    560s] 	/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d (rcdb)
[10/08 16:07:42    560s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d' for reading (mem: 1638.219M)
[10/08 16:07:42    560s] Reading RCDB with compressed RC data.
[10/08 16:07:42    560s] 		Cell pe64_if_else has rcdb /tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d specified
[10/08 16:07:42    560s] Cell pe64_if_else, hinst 
[10/08 16:07:42    560s] processing rcdb (/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d) for hinst (top) of cell (pe64_if_else);
[10/08 16:07:42    560s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/nr23896_nhhJ5X.rcdb.d': 0 access done (mem: 1638.219M)
[10/08 16:07:42    560s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1638.219M)
[10/08 16:07:42    560s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d' for reading (mem: 1638.219M)
[10/08 16:07:42    560s] Reading RCDB with compressed RC data.
[10/08 16:07:42    560s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d': 0 access done (mem: 1638.219M)
[10/08 16:07:42    560s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=1638.219M)
[10/08 16:07:42    560s] Done read_parasitics... (cpu: 0:00:00.2 real: 0:00:00.0 mem: 1638.219M)
[10/08 16:07:42    560s] #
[10/08 16:07:42    560s] #Restore RCDB.
[10/08 16:07:42    560s] #
[10/08 16:07:42    560s] #Complete tQuantus RC extraction.
[10/08 16:07:42    560s] #Cpu time = 00:00:01
[10/08 16:07:42    560s] #Elapsed time = 00:00:01
[10/08 16:07:42    560s] #Increased memory = 6.08 (MB)
[10/08 16:07:42    560s] #Total memory = 1308.99 (MB)
[10/08 16:07:42    560s] #Peak memory = 1424.00 (MB)
[10/08 16:07:42    560s] #
[10/08 16:07:42    560s] #0 inserted nodes are removed
[10/08 16:07:42    560s] ### export design design signature (43): route=1756806546 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=603568324 dirty_area=0 del_dirty_area=0 cell=722966013 placement=1673642074 pin_access=1763462770 inst_pattern=1 halo=811303122
[10/08 16:07:43    560s] ### import design signature (44): route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1763462770 inst_pattern=1 halo=0
[10/08 16:07:43    560s] #Start Inst Signature in MT(0)
[10/08 16:07:43    560s] #Start Net Signature in MT(66733723)
[10/08 16:07:43    560s] #Calculate SNet Signature in MT (93764334)
[10/08 16:07:43    560s] #Run time and memory report for RC extraction:
[10/08 16:07:43    560s] #RC extraction running on  Core_i7 4.30GHz 12288KB Cache 12CPU.
[10/08 16:07:43    560s] #Run Statistics for snet signature:
[10/08 16:07:43    560s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:43    560s] #   Increased memory =     0.00 (MB), total memory =  1308.11 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:43    560s] #Run Statistics for Net Final Signature:
[10/08 16:07:43    560s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:43    560s] #   Increased memory =     0.00 (MB), total memory =  1308.11 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:43    560s] #Run Statistics for Net launch:
[10/08 16:07:43    560s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:43    560s] #   Increased memory =     0.00 (MB), total memory =  1308.11 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:43    560s] #Run Statistics for Net init_dbsNet_slist:
[10/08 16:07:43    560s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:43    560s] #   Increased memory =     0.00 (MB), total memory =  1308.11 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:43    560s] #Run Statistics for net signature:
[10/08 16:07:43    560s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:43    560s] #   Increased memory =     0.01 (MB), total memory =  1308.11 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:43    560s] #Run Statistics for inst signature:
[10/08 16:07:43    560s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:43    560s] #   Increased memory =    -0.01 (MB), total memory =  1308.10 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:43    560s] Starting delay calculation for Setup views
[10/08 16:07:43    560s] AAE DB initialization (MEM=1653.32 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/08 16:07:43    560s] Starting SI iteration 1 using Infinite Timing Windows
[10/08 16:07:43    560s] #################################################################################
[10/08 16:07:43    560s] # Design Stage: PostRoute
[10/08 16:07:43    560s] # Design Name: pe64_if_else
[10/08 16:07:43    560s] # Design Mode: 90nm
[10/08 16:07:43    560s] # Analysis Mode: MMMC OCV 
[10/08 16:07:43    560s] # Parasitics Mode: SPEF/RCDB 
[10/08 16:07:43    560s] # Signoff Settings: SI On 
[10/08 16:07:43    560s] #################################################################################
[10/08 16:07:43    560s] AAE_INFO: 1 threads acquired from CTE.
[10/08 16:07:43    560s] Setting infinite Tws ...
[10/08 16:07:43    560s] First Iteration Infinite Tw... 
[10/08 16:07:43    560s] Calculate early delays in OCV mode...
[10/08 16:07:43    560s] Calculate late delays in OCV mode...
[10/08 16:07:43    560s] Topological Sorting (REAL = 0:00:00.0, MEM = 1663.1M, InitMEM = 1663.1M)
[10/08 16:07:43    560s] Start delay calculation (fullDC) (1 T). (MEM=1663.1)
[10/08 16:07:43    560s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[10/08 16:07:43    560s] Start AAE Lib Loading. (MEM=1674.71)
[10/08 16:07:43    560s] End AAE Lib Loading. (MEM=1684.25 CPU=0:00:00.0 Real=0:00:00.0)
[10/08 16:07:43    560s] End AAE Lib Interpolated Model. (MEM=1684.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:07:43    560s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d' for reading (mem: 1684.246M)
[10/08 16:07:43    560s] Reading RCDB with compressed RC data.
[10/08 16:07:43    560s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1677.0M)
[10/08 16:07:43    560s] Total number of fetched objects 203
[10/08 16:07:43    560s] AAE_INFO-618: Total number of nets in the design is 205,  98.5 percent of the nets selected for SI analysis
[10/08 16:07:43    560s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:07:43    560s] End delay calculation. (MEM=1681.59 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:07:43    560s] End delay calculation (fullDC). (MEM=1654.51 CPU=0:00:00.1 REAL=0:00:00.0)
[10/08 16:07:43    560s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1654.5M) ***
[10/08 16:07:43    560s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1654.5M)
[10/08 16:07:43    560s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/08 16:07:43    560s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1654.5M)
[10/08 16:07:43    560s] Starting SI iteration 2
[10/08 16:07:43    560s] Calculate early delays in OCV mode...
[10/08 16:07:43    560s] Calculate late delays in OCV mode...
[10/08 16:07:43    560s] Start delay calculation (fullDC) (1 T). (MEM=1579.41)
[10/08 16:07:43    560s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[10/08 16:07:43    560s] End AAE Lib Interpolated Model. (MEM=1579.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:07:43    560s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
[10/08 16:07:43    560s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 203. 
[10/08 16:07:43    560s] Total number of fetched objects 203
[10/08 16:07:43    560s] AAE_INFO-618: Total number of nets in the design is 205,  0.0 percent of the nets selected for SI analysis
[10/08 16:07:43    560s] End delay calculation. (MEM=1617.57 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:07:43    560s] End delay calculation (fullDC). (MEM=1617.57 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:07:43    560s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1617.6M) ***
[10/08 16:07:43    561s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:09:21 mem=1617.6M)
[10/08 16:07:43    561s] All LLGs are deleted
[10/08 16:07:43    561s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1581.6M
[10/08 16:07:43    561s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1581.6M
[10/08 16:07:43    561s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1581.6M
[10/08 16:07:43    561s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1581.6M
[10/08 16:07:43    561s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1581.6M
[10/08 16:07:43    561s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1613.6M
[10/08 16:07:43    561s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1613.6M
[10/08 16:07:43    561s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1613.6M
[10/08 16:07:43    561s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1613.6M
[10/08 16:07:43    561s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1613.6M
[10/08 16:07:43    561s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1613.6M
[10/08 16:07:43    561s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1613.6M
[10/08 16:07:43    561s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.910  |  0.910  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    1    |    1    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/08 16:07:43    561s] Density: 69.462%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[10/08 16:07:43    561s] Total CPU time: 1.45 sec
[10/08 16:07:43    561s] Total Real time: 2.0 sec
[10/08 16:07:43    561s] Total Memory Usage: 1611.585938 Mbytes
[10/08 16:07:43    561s] Info: pop threads available for lower-level modules during optimization.
[10/08 16:07:43    561s] Reset AAE Options
[10/08 16:07:43    561s] *** timeDesign #4 [finish] : cpu/real = 0:00:01.4/0:00:02.4 (0.6), totSession cpu/real = 0:09:21.1/1:23:17.7 (0.1), mem = 1611.6M
[10/08 16:07:43    561s] 
[10/08 16:07:43    561s] =============================================================================================
[10/08 16:07:43    561s]  Final TAT Report for timeDesign #4                                             20.14-s095_1
[10/08 16:07:43    561s] =============================================================================================
[10/08 16:07:43    561s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 16:07:43    561s] ---------------------------------------------------------------------------------------------
[10/08 16:07:43    561s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:07:43    561s] [ ExtractRC              ]      1   0:00:01.4  (  58.9 % )     0:00:01.4 /  0:00:01.2    0.8
[10/08 16:07:43    561s] [ TimingUpdate           ]      2   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[10/08 16:07:43    561s] [ FullDelayCalc          ]      1   0:00:00.2  (   8.0 % )     0:00:00.2 /  0:00:00.2    0.9
[10/08 16:07:43    561s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.7 % )     0:00:00.7 /  0:00:00.0    0.1
[10/08 16:07:43    561s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:07:43    561s] [ DrvReport              ]      1   0:00:00.7  (  30.1 % )     0:00:00.7 /  0:00:00.0    0.0
[10/08 16:07:43    561s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:07:43    561s] [ MISC                   ]          0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[10/08 16:07:43    561s] ---------------------------------------------------------------------------------------------
[10/08 16:07:43    561s]  timeDesign #4 TOTAL                0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:01.4    0.6
[10/08 16:07:43    561s] ---------------------------------------------------------------------------------------------
[10/08 16:07:43    561s] 
[10/08 16:07:57    562s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/08 16:07:57    562s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix pe64_if_else_postRoute -outDir timingReports
[10/08 16:07:57    562s] *** timeDesign #5 [begin] : totSession cpu/real = 0:09:22.3/1:23:31.0 (0.1), mem = 1616.8M
[10/08 16:07:57    562s]  Reset EOS DB
[10/08 16:07:57    562s] Ignoring AAE DB Resetting ...
[10/08 16:07:57    562s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d': 203 access done (mem: 1616.789M)
[10/08 16:07:57    562s] tQuantus: Use design signature to decide re-extraction is ON
[10/08 16:07:57    562s] #Start Inst Signature in MT(0)
[10/08 16:07:57    562s] #Start Net Signature in MT(66733723)
[10/08 16:07:57    562s] #Calculate SNet Signature in MT (93764334)
[10/08 16:07:57    562s] #Run time and memory report for RC extraction:
[10/08 16:07:57    562s] #RC extraction running on  Core_i7 4.36GHz 12288KB Cache 12CPU.
[10/08 16:07:57    562s] #Run Statistics for snet signature:
[10/08 16:07:57    562s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:57    562s] #   Increased memory =     0.00 (MB), total memory =  1284.51 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:57    562s] #Run Statistics for Net Final Signature:
[10/08 16:07:57    562s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:57    562s] #   Increased memory =     0.00 (MB), total memory =  1284.51 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:57    562s] #Run Statistics for Net launch:
[10/08 16:07:57    562s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:57    562s] #   Increased memory =     0.00 (MB), total memory =  1284.51 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:57    562s] #Run Statistics for Net init_dbsNet_slist:
[10/08 16:07:57    562s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:57    562s] #   Increased memory =     0.00 (MB), total memory =  1284.51 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:57    562s] #Run Statistics for net signature:
[10/08 16:07:57    562s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:57    562s] #   Increased memory =     0.00 (MB), total memory =  1284.51 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:57    562s] #Run Statistics for inst signature:
[10/08 16:07:57    562s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:07:57    562s] #   Increased memory =    -7.20 (MB), total memory =  1284.51 (MB), peak memory =  1424.00 (MB)
[10/08 16:07:57    562s] tQuantus: Original signature = 110116729, new signature = 110116729
[10/08 16:07:57    562s] tQuantus: Design is clean by design signature
[10/08 16:07:57    562s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d' for reading (mem: 1609.789M)
[10/08 16:07:57    562s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d': 0 access done (mem: 1609.789M)
[10/08 16:07:57    562s] The design is extracted. Skipping TQuantus.
[10/08 16:07:57    562s] All LLGs are deleted
[10/08 16:07:57    562s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1611.8M
[10/08 16:07:57    562s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1611.8M
[10/08 16:07:57    562s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1611.8M
[10/08 16:07:57    562s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1611.8M
[10/08 16:07:57    562s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1611.8M
[10/08 16:07:57    562s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1611.8M
[10/08 16:07:57    562s] Fast DP-INIT is on for default
[10/08 16:07:57    562s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1611.8M
[10/08 16:07:57    562s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:1611.8M
[10/08 16:07:57    562s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1611.8M
[10/08 16:07:57    562s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1611.8M
[10/08 16:07:58    562s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 bc 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.910  |  0.910  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    1    |    1    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/08 16:07:58    562s] Density: 69.462%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir timingReports
[10/08 16:07:58    562s] Total CPU time: 0.0699999999999 sec
[10/08 16:07:58    562s] Total Real time: 1.0 sec
[10/08 16:07:58    562s] Total Memory Usage: 1609.796875 Mbytes
[10/08 16:07:58    562s] Info: pop threads available for lower-level modules during optimization.
[10/08 16:07:58    562s] Reset AAE Options
[10/08 16:07:58    562s] *** timeDesign #5 [finish] : cpu/real = 0:00:00.1/0:00:00.8 (0.1), totSession cpu/real = 0:09:22.4/1:23:31.7 (0.1), mem = 1609.8M
[10/08 16:07:58    562s] 
[10/08 16:07:58    562s] =============================================================================================
[10/08 16:07:58    562s]  Final TAT Report for timeDesign #5                                             20.14-s095_1
[10/08 16:07:58    562s] =============================================================================================
[10/08 16:07:58    562s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 16:07:58    562s] ---------------------------------------------------------------------------------------------
[10/08 16:07:58    562s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:07:58    562s] [ ExtractRC              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:07:58    562s] [ TimingUpdate           ]      2   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:07:58    562s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.5 % )     0:00:00.7 /  0:00:00.0    0.1
[10/08 16:07:58    562s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:07:58    562s] [ DrvReport              ]      1   0:00:00.7  (  91.9 % )     0:00:00.7 /  0:00:00.0    0.0
[10/08 16:07:58    562s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:07:58    562s] [ MISC                   ]          0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    1.4
[10/08 16:07:58    562s] ---------------------------------------------------------------------------------------------
[10/08 16:07:58    562s]  timeDesign #5 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.1    0.1
[10/08 16:07:58    562s] ---------------------------------------------------------------------------------------------
[10/08 16:07:58    562s] 
[10/08 16:09:02    568s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/08 16:09:02    568s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix pe64_if_else_postRoute -outDir timingReports
[10/08 16:09:02    568s] *** timeDesign #6 [begin] : totSession cpu/real = 0:09:28.5/1:24:35.8 (0.1), mem = 1620.0M
[10/08 16:09:02    568s]  Reset EOS DB
[10/08 16:09:02    568s] Ignoring AAE DB Resetting ...
[10/08 16:09:02    568s] tQuantus: Use design signature to decide re-extraction is ON
[10/08 16:09:02    568s] #Start Inst Signature in MT(0)
[10/08 16:09:02    568s] #Start Net Signature in MT(66733723)
[10/08 16:09:02    568s] #Calculate SNet Signature in MT (93764334)
[10/08 16:09:02    568s] #Run time and memory report for RC extraction:
[10/08 16:09:02    568s] #RC extraction running on  Core_i7 4.48GHz 12288KB Cache 12CPU.
[10/08 16:09:02    568s] #Run Statistics for snet signature:
[10/08 16:09:02    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:02    568s] #   Increased memory =     0.00 (MB), total memory =  1284.43 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:02    568s] #Run Statistics for Net Final Signature:
[10/08 16:09:02    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:02    568s] #   Increased memory =     0.00 (MB), total memory =  1284.43 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:02    568s] #Run Statistics for Net launch:
[10/08 16:09:02    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:02    568s] #   Increased memory =     0.00 (MB), total memory =  1284.43 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:02    568s] #Run Statistics for Net init_dbsNet_slist:
[10/08 16:09:02    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:02    568s] #   Increased memory =     0.00 (MB), total memory =  1284.43 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:02    568s] #Run Statistics for net signature:
[10/08 16:09:02    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:02    568s] #   Increased memory =     0.00 (MB), total memory =  1284.43 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:02    568s] #Run Statistics for inst signature:
[10/08 16:09:02    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:02    568s] #   Increased memory =   -10.20 (MB), total memory =  1284.43 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:02    568s] tQuantus: Original signature = 110116729, new signature = 110116729
[10/08 16:09:02    568s] tQuantus: Design is clean by design signature
[10/08 16:09:02    568s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d' for reading (mem: 1610.000M)
[10/08 16:09:02    568s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d': 0 access done (mem: 1610.000M)
[10/08 16:09:02    568s] The design is extracted. Skipping TQuantus.
[10/08 16:09:02    568s] All LLGs are deleted
[10/08 16:09:02    568s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1597.5M
[10/08 16:09:02    568s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1597.5M
[10/08 16:09:02    568s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1597.5M
[10/08 16:09:02    568s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1597.5M
[10/08 16:09:02    568s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1597.5M
[10/08 16:09:02    568s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.002, MEM:1597.5M
[10/08 16:09:02    568s] Fast DP-INIT is on for default
[10/08 16:09:02    568s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1597.5M
[10/08 16:09:02    568s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1597.5M
[10/08 16:09:02    568s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1597.5M
[10/08 16:09:02    568s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1597.5M
[10/08 16:09:02    568s] Starting delay calculation for Hold views
[10/08 16:09:02    568s] Starting SI iteration 1 using Infinite Timing Windows
[10/08 16:09:02    568s] #################################################################################
[10/08 16:09:02    568s] # Design Stage: PostRoute
[10/08 16:09:02    568s] # Design Name: pe64_if_else
[10/08 16:09:02    568s] # Design Mode: 90nm
[10/08 16:09:02    568s] # Analysis Mode: MMMC OCV 
[10/08 16:09:02    568s] # Parasitics Mode: SPEF/RCDB 
[10/08 16:09:02    568s] # Signoff Settings: SI On 
[10/08 16:09:02    568s] #################################################################################
[10/08 16:09:02    568s] AAE_INFO: 1 threads acquired from CTE.
[10/08 16:09:02    568s] Setting infinite Tws ...
[10/08 16:09:02    568s] First Iteration Infinite Tw... 
[10/08 16:09:02    568s] Calculate late delays in OCV mode...
[10/08 16:09:02    568s] Calculate early delays in OCV mode...
[10/08 16:09:02    568s] Topological Sorting (REAL = 0:00:00.0, MEM = 1601.0M, InitMEM = 1601.0M)
[10/08 16:09:02    568s] Start delay calculation (fullDC) (1 T). (MEM=1601)
[10/08 16:09:02    568s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[10/08 16:09:02    568s] *** Calculating scaling factor for slow libraries using the default operating condition of each library.
[10/08 16:09:02    568s] End AAE Lib Interpolated Model. (MEM=1612.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:09:02    568s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d' for reading (mem: 1612.613M)
[10/08 16:09:02    568s] Reading RCDB with compressed RC data.
[10/08 16:09:02    568s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1612.6M)
[10/08 16:09:02    568s] Total number of fetched objects 203
[10/08 16:09:02    568s] AAE_INFO-618: Total number of nets in the design is 205,  98.5 percent of the nets selected for SI analysis
[10/08 16:09:02    568s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:09:02    568s] End delay calculation. (MEM=1628.3 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:09:02    568s] End delay calculation (fullDC). (MEM=1628.3 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:09:02    568s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1628.3M) ***
[10/08 16:09:02    568s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1628.3M)
[10/08 16:09:02    568s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/08 16:09:02    568s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1628.3M)
[10/08 16:09:02    568s] Starting SI iteration 2
[10/08 16:09:02    568s] Calculate late delays in OCV mode...
[10/08 16:09:02    568s] Calculate early delays in OCV mode...
[10/08 16:09:02    568s] Start delay calculation (fullDC) (1 T). (MEM=1581.21)
[10/08 16:09:02    568s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[10/08 16:09:02    568s] End AAE Lib Interpolated Model. (MEM=1581.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:09:02    568s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
[10/08 16:09:02    568s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 203. 
[10/08 16:09:02    568s] Total number of fetched objects 203
[10/08 16:09:02    568s] AAE_INFO-618: Total number of nets in the design is 205,  0.0 percent of the nets selected for SI analysis
[10/08 16:09:02    568s] End delay calculation. (MEM=1621.38 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:09:02    568s] End delay calculation (fullDC). (MEM=1621.38 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:09:02    568s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1621.4M) ***
[10/08 16:09:02    568s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:09:29 mem=1621.4M)
[10/08 16:09:02    568s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 wc 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/08 16:09:02    568s] Density: 69.462%
------------------------------------------------------------------
Reported timing to dir timingReports
[10/08 16:09:02    568s] Total CPU time: 0.19 sec
[10/08 16:09:02    568s] Total Real time: 0.0 sec
[10/08 16:09:02    568s] Total Memory Usage: 1568.859375 Mbytes
[10/08 16:09:02    568s] Reset AAE Options
[10/08 16:09:02    568s] *** timeDesign #6 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:09:28.7/1:24:36.0 (0.1), mem = 1568.9M
[10/08 16:09:02    568s] 
[10/08 16:09:02    568s] =============================================================================================
[10/08 16:09:02    568s]  Final TAT Report for timeDesign #6                                             20.14-s095_1
[10/08 16:09:02    568s] =============================================================================================
[10/08 16:09:02    568s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 16:09:02    568s] ---------------------------------------------------------------------------------------------
[10/08 16:09:02    568s] [ ViewPruning            ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:09:02    568s] [ ExtractRC              ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:09:02    568s] [ TimingUpdate           ]      1   0:00:00.0  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[10/08 16:09:02    568s] [ FullDelayCalc          ]      1   0:00:00.1  (  54.6 % )     0:00:00.1 /  0:00:00.1    1.0
[10/08 16:09:02    568s] [ OptSummaryReport       ]      1   0:00:00.0  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.0
[10/08 16:09:02    568s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:09:02    568s] [ GenerateReports        ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:09:02    568s] [ MISC                   ]          0:00:00.0  (  26.3 % )     0:00:00.0 /  0:00:00.0    1.0
[10/08 16:09:02    568s] ---------------------------------------------------------------------------------------------
[10/08 16:09:02    568s]  timeDesign #6 TOTAL                0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/08 16:09:02    568s] ---------------------------------------------------------------------------------------------
[10/08 16:09:02    568s] 
[10/08 16:09:03    568s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[10/08 16:09:03    568s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix pe64_if_else_postRoute -outDir timingReports
[10/08 16:09:03    568s] *** timeDesign #7 [begin] : totSession cpu/real = 0:09:28.8/1:24:37.6 (0.1), mem = 1568.9M
[10/08 16:09:03    568s]  Reset EOS DB
[10/08 16:09:03    568s] Ignoring AAE DB Resetting ...
[10/08 16:09:03    568s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d': 203 access done (mem: 1568.859M)
[10/08 16:09:03    568s] tQuantus: Use design signature to decide re-extraction is ON
[10/08 16:09:03    568s] #Start Inst Signature in MT(0)
[10/08 16:09:03    568s] #Start Net Signature in MT(66733723)
[10/08 16:09:03    568s] #Calculate SNet Signature in MT (93764334)
[10/08 16:09:03    568s] #Run time and memory report for RC extraction:
[10/08 16:09:03    568s] #RC extraction running on  Core_i7 4.47GHz 12288KB Cache 12CPU.
[10/08 16:09:03    568s] #Run Statistics for snet signature:
[10/08 16:09:03    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:03    568s] #   Increased memory =     0.00 (MB), total memory =  1254.47 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:03    568s] #Run Statistics for Net Final Signature:
[10/08 16:09:03    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:03    568s] #   Increased memory =     0.00 (MB), total memory =  1254.47 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:03    568s] #Run Statistics for Net launch:
[10/08 16:09:03    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:03    568s] #   Increased memory =     0.00 (MB), total memory =  1254.47 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:03    568s] #Run Statistics for Net init_dbsNet_slist:
[10/08 16:09:03    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:03    568s] #   Increased memory =     0.00 (MB), total memory =  1254.47 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:03    568s] #Run Statistics for net signature:
[10/08 16:09:03    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:03    568s] #   Increased memory =     0.00 (MB), total memory =  1254.47 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:03    568s] #Run Statistics for inst signature:
[10/08 16:09:03    568s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[10/08 16:09:03    568s] #   Increased memory =    -2.45 (MB), total memory =  1254.47 (MB), peak memory =  1424.00 (MB)
[10/08 16:09:03    568s] tQuantus: Original signature = 110116729, new signature = 110116729
[10/08 16:09:03    568s] tQuantus: Design is clean by design signature
[10/08 16:09:03    568s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d' for reading (mem: 1574.863M)
[10/08 16:09:03    568s] Closing parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d': 0 access done (mem: 1574.863M)
[10/08 16:09:03    568s] The design is extracted. Skipping TQuantus.
[10/08 16:09:03    568s] All LLGs are deleted
[10/08 16:09:03    568s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1576.9M
[10/08 16:09:03    568s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1576.9M
[10/08 16:09:03    568s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1576.9M
[10/08 16:09:03    568s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1576.9M
[10/08 16:09:03    568s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1576.9M
[10/08 16:09:03    568s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1600.9M
[10/08 16:09:03    568s] Fast DP-INIT is on for default
[10/08 16:09:03    568s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:1600.9M
[10/08 16:09:03    568s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1600.9M
[10/08 16:09:03    568s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1600.9M
[10/08 16:09:03    568s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1600.9M
[10/08 16:09:03    568s] Starting delay calculation for Hold views
[10/08 16:09:03    568s] Starting SI iteration 1 using Infinite Timing Windows
[10/08 16:09:03    568s] #################################################################################
[10/08 16:09:03    568s] # Design Stage: PostRoute
[10/08 16:09:03    568s] # Design Name: pe64_if_else
[10/08 16:09:03    568s] # Design Mode: 90nm
[10/08 16:09:03    568s] # Analysis Mode: MMMC OCV 
[10/08 16:09:03    568s] # Parasitics Mode: SPEF/RCDB 
[10/08 16:09:03    568s] # Signoff Settings: SI On 
[10/08 16:09:03    568s] #################################################################################
[10/08 16:09:03    568s] AAE_INFO: 1 threads acquired from CTE.
[10/08 16:09:03    568s] Setting infinite Tws ...
[10/08 16:09:03    568s] First Iteration Infinite Tw... 
[10/08 16:09:03    568s] Calculate late delays in OCV mode...
[10/08 16:09:03    568s] Calculate early delays in OCV mode...
[10/08 16:09:03    568s] Topological Sorting (REAL = 0:00:00.0, MEM = 1604.4M, InitMEM = 1604.4M)
[10/08 16:09:03    568s] Start delay calculation (fullDC) (1 T). (MEM=1604.39)
[10/08 16:09:03    568s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[10/08 16:09:03    568s] *** Calculating scaling factor for slow libraries using the default operating condition of each library.
[10/08 16:09:03    568s] End AAE Lib Interpolated Model. (MEM=1616 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:09:03    568s] Opening parasitic data file '/tmp/innovus_temp_23896_cad28_iiitdmk_JfcEDA/pe64_if_else_23896_SHGWdP.rcdb.d/pe64_if_else.rcdb.d' for reading (mem: 1615.996M)
[10/08 16:09:03    568s] Reading RCDB with compressed RC data.
[10/08 16:09:03    568s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1616.0M)
[10/08 16:09:03    568s] Total number of fetched objects 203
[10/08 16:09:03    568s] AAE_INFO-618: Total number of nets in the design is 205,  98.5 percent of the nets selected for SI analysis
[10/08 16:09:03    568s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:09:03    568s] End delay calculation. (MEM=1631.68 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:09:03    568s] End delay calculation (fullDC). (MEM=1631.68 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:09:03    568s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1631.7M) ***
[10/08 16:09:04    568s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1631.7M)
[10/08 16:09:04    568s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/08 16:09:04    568s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1631.7M)
[10/08 16:09:04    568s] Starting SI iteration 2
[10/08 16:09:04    568s] Calculate late delays in OCV mode...
[10/08 16:09:04    568s] Calculate early delays in OCV mode...
[10/08 16:09:04    568s] Start delay calculation (fullDC) (1 T). (MEM=1583.59)
[10/08 16:09:04    568s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[10/08 16:09:04    568s] End AAE Lib Interpolated Model. (MEM=1583.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:09:04    568s] Glitch Analysis: View wc -- Total Number of Nets Skipped = 0. 
[10/08 16:09:04    568s] Glitch Analysis: View wc -- Total Number of Nets Analyzed = 203. 
[10/08 16:09:04    568s] Total number of fetched objects 203
[10/08 16:09:04    568s] AAE_INFO-618: Total number of nets in the design is 205,  0.0 percent of the nets selected for SI analysis
[10/08 16:09:04    568s] End delay calculation. (MEM=1623.76 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:09:04    568s] End delay calculation (fullDC). (MEM=1623.76 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:09:04    568s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1623.8M) ***
[10/08 16:09:04    568s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:09:29 mem=1623.8M)
[10/08 16:09:04    568s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 wc 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|    0    |    0    |
+--------------------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/08 16:09:04    568s] Density: 69.462%
------------------------------------------------------------------
Reported timing to dir timingReports
[10/08 16:09:04    569s] Total CPU time: 0.19 sec
[10/08 16:09:04    569s] Total Real time: 1.0 sec
[10/08 16:09:04    569s] Total Memory Usage: 1570.242188 Mbytes
[10/08 16:09:04    569s] Reset AAE Options
[10/08 16:09:04    569s] *** timeDesign #7 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:09:29.0/1:24:37.8 (0.1), mem = 1570.2M
[10/08 16:09:04    569s] 
[10/08 16:09:04    569s] =============================================================================================
[10/08 16:09:04    569s]  Final TAT Report for timeDesign #7                                             20.14-s095_1
[10/08 16:09:04    569s] =============================================================================================
[10/08 16:09:04    569s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/08 16:09:04    569s] ---------------------------------------------------------------------------------------------
[10/08 16:09:04    569s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:09:04    569s] [ ExtractRC              ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:09:04    569s] [ TimingUpdate           ]      1   0:00:00.0  (   6.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/08 16:09:04    569s] [ FullDelayCalc          ]      1   0:00:00.1  (  57.2 % )     0:00:00.1 /  0:00:00.1    1.0
[10/08 16:09:04    569s] [ OptSummaryReport       ]      1   0:00:00.0  (   9.1 % )     0:00:00.1 /  0:00:00.1    1.0
[10/08 16:09:04    569s] [ TimingReport           ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:09:04    569s] [ GenerateReports        ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/08 16:09:04    569s] [ MISC                   ]          0:00:00.0  (  22.5 % )     0:00:00.0 /  0:00:00.0    1.0
[10/08 16:09:04    569s] ---------------------------------------------------------------------------------------------
[10/08 16:09:04    569s]  timeDesign #7 TOTAL                0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[10/08 16:09:04    569s] ---------------------------------------------------------------------------------------------
[10/08 16:09:04    569s] 
[10/08 16:10:25    576s] <CMD> report_area
[10/08 16:11:15    581s] <CMD> report_power
[10/08 16:11:15    581s] Starting SI iteration 1 using Infinite Timing Windows
[10/08 16:11:15    581s] #################################################################################
[10/08 16:11:15    581s] # Design Stage: PostRoute
[10/08 16:11:15    581s] # Design Name: pe64_if_else
[10/08 16:11:15    581s] # Design Mode: 90nm
[10/08 16:11:15    581s] # Analysis Mode: MMMC OCV 
[10/08 16:11:15    581s] # Parasitics Mode: SPEF/RCDB 
[10/08 16:11:15    581s] # Signoff Settings: SI On 
[10/08 16:11:15    581s] #################################################################################
[10/08 16:11:15    581s] AAE_INFO: 1 threads acquired from CTE.
[10/08 16:11:15    581s] Setting infinite Tws ...
[10/08 16:11:15    581s] First Iteration Infinite Tw... 
[10/08 16:11:15    581s] Calculate early delays in OCV mode...
[10/08 16:11:15    581s] Calculate late delays in OCV mode...
[10/08 16:11:15    581s] Topological Sorting (REAL = 0:00:00.0, MEM = 1578.4M, InitMEM = 1578.4M)
[10/08 16:11:15    581s] Start delay calculation (fullDC) (1 T). (MEM=1578.45)
[10/08 16:11:15    581s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[10/08 16:11:15    581s] *** Calculating scaling factor for fast libraries using the default operating condition of each library.
[10/08 16:11:15    581s] End AAE Lib Interpolated Model. (MEM=1590.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:11:15    581s] Total number of fetched objects 203
[10/08 16:11:15    581s] AAE_INFO-618: Total number of nets in the design is 205,  98.5 percent of the nets selected for SI analysis
[10/08 16:11:15    581s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:11:15    581s] End delay calculation. (MEM=1637.75 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:11:15    581s] End delay calculation (fullDC). (MEM=1637.75 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:11:15    581s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1637.8M) ***
[10/08 16:11:15    581s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1637.8M)
[10/08 16:11:15    581s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/08 16:11:15    581s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1637.8M)
[10/08 16:11:15    581s] Starting SI iteration 2
[10/08 16:11:15    581s] Calculate early delays in OCV mode...
[10/08 16:11:15    581s] Calculate late delays in OCV mode...
[10/08 16:11:15    581s] Start delay calculation (fullDC) (1 T). (MEM=1587.66)
[10/08 16:11:15    581s] **WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use 'setDelayCalMode -siAware false' to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
[10/08 16:11:15    581s] End AAE Lib Interpolated Model. (MEM=1587.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/08 16:11:15    581s] Glitch Analysis: View bc -- Total Number of Nets Skipped = 0. 
[10/08 16:11:15    581s] Glitch Analysis: View bc -- Total Number of Nets Analyzed = 203. 
[10/08 16:11:15    581s] Total number of fetched objects 203
[10/08 16:11:15    581s] AAE_INFO-618: Total number of nets in the design is 205,  0.0 percent of the nets selected for SI analysis
[10/08 16:11:15    581s] End delay calculation. (MEM=1626.82 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:11:15    581s] End delay calculation (fullDC). (MEM=1626.82 CPU=0:00:00.0 REAL=0:00:00.0)
[10/08 16:11:15    581s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1626.8M) ***
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Begin Power Analysis
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s]              0V	    VSS
[10/08 16:11:15    581s]            1.1V	    VDD
[10/08 16:11:15    581s] Begin Processing Timing Library for Power Calculation
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Begin Processing Timing Library for Power Calculation
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Begin Processing Power Net/Grid for Power Calculation
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1276.21MB/2890.84MB/1311.43MB)
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Begin Processing Timing Window Data for Power Calculation
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1276.21MB/2890.84MB/1311.43MB)
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Begin Processing User Attributes
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1276.21MB/2890.84MB/1311.43MB)
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Begin Processing Signal Activity
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1276.21MB/2890.84MB/1311.43MB)
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Begin Power Computation
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s]       ----------------------------------------------------------
[10/08 16:11:15    581s]       # of cell(s) missing both power/leakage table: 0
[10/08 16:11:15    581s]       # of cell(s) missing power table: 0
[10/08 16:11:15    581s]       # of cell(s) missing leakage table: 0
[10/08 16:11:15    581s]       # of MSMV cell(s) missing power_level: 0
[10/08 16:11:15    581s]       ----------------------------------------------------------
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1276.24MB/2890.84MB/1311.43MB)
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Begin Processing User Attributes
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1276.24MB/2890.84MB/1311.43MB)
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1276.24MB/2890.84MB/1311.43MB)
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] *



[10/08 16:11:15    581s] Total Power
[10/08 16:11:15    581s] -----------------------------------------------------------------------------------------
[10/08 16:11:15    581s] Total Internal Power:        0.01022597 	   51.3143%
[10/08 16:11:15    581s] Total Switching Power:       0.00431837 	   21.6697%
[10/08 16:11:15    581s] Total Leakage Power:         0.00538378 	   27.0160%
[10/08 16:11:15    581s] Total Power:                 0.01992813
[10/08 16:11:15    581s] -----------------------------------------------------------------------------------------
[10/08 16:11:15    581s] Processing average sequential pin duty cycle 
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[10/08 16:11:15    581s] Summary for sequential cells identification: 
[10/08 16:11:15    581s]   Identified SBFF number: 112
[10/08 16:11:15    581s]   Identified MBFF number: 0
[10/08 16:11:15    581s]   Identified SB Latch number: 0
[10/08 16:11:15    581s]   Identified MB Latch number: 0
[10/08 16:11:15    581s]   Not identified SBFF number: 8
[10/08 16:11:15    581s]   Not identified MBFF number: 0
[10/08 16:11:15    581s]   Not identified SB Latch number: 0
[10/08 16:11:15    581s]   Not identified MB Latch number: 0
[10/08 16:11:15    581s]   Number of sequential cells which are not FFs: 32
[10/08 16:11:15    581s]  Visiting view : bc
[10/08 16:11:15    581s]    : PowerDomain = none : Weighted F : unweighted  = 12.00 (1.000) with rcCorner = 0
[10/08 16:11:15    581s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[10/08 16:11:15    581s]  Visiting view : wc
[10/08 16:11:15    581s]    : PowerDomain = none : Weighted F : unweighted  = 36.20 (1.000) with rcCorner = 0
[10/08 16:11:15    581s]    : PowerDomain = none : Weighted F : unweighted  = 30.30 (1.000) with rcCorner = -1
[10/08 16:11:15    581s] TLC MultiMap info (StdDelay):
[10/08 16:11:15    581s]   : max + slow + 1 + no RcCorner := 30.3ps
[10/08 16:11:15    581s]   : max + slow + 1 + Rc := 36.2ps
[10/08 16:11:15    581s]   : min + fast + 1 + no RcCorner := 9.9ps
[10/08 16:11:15    581s]   : min + fast + 1 + Rc := 12ps
[10/08 16:11:15    581s]  Setting StdDelay to: 12ps
[10/08 16:11:15    581s] 
[10/08 16:11:15    581s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[10/08 16:15:21    604s] <CMD> getCTSMode -engine -quiet
[10/08 16:15:21    604s] <CMD> getCTSMode -engine -quiet
[10/08 16:15:50    607s] <CMD> setLayerPreference node_layer -isVisible 0
[10/08 16:16:19    610s] <CMD> setLayerPreference node_layer -isVisible 1
[10/08 16:16:31    611s] <CMD> ui_view_box
[10/08 16:16:31    611s] <CMD> ui_view_box
[10/08 16:16:31    611s] <CMD> dbquery -area {-25.4925 -2.0445 67.5425 42.9345} -objType inst
[10/08 16:16:31    611s] <CMD> dbquery -area {-25.4925 -2.0445 67.5425 42.9345} -objType regular
[10/08 16:16:31    611s] <CMD> dbquery -area {-25.4925 -2.0445 67.5425 42.9345} -objType special
[10/08 16:19:26    674s] <CMD> verifyProcessAntenna -report pe64_if_else.antenna.rpt -error 1000
[10/08 16:19:26    674s] 
[10/08 16:19:26    674s] ******* START VERIFY ANTENNA ********
[10/08 16:19:26    674s] Report File: pe64_if_else.antenna.rpt
[10/08 16:19:26    674s] LEF Macro File: pe64_if_else.antenna.lef
[10/08 16:19:26    674s] Verification Complete: 0 Violations
[10/08 16:19:26    674s] ******* DONE VERIFY ANTENNA ********
[10/08 16:19:26    674s] (CPU Time: 0:00:00.0  MEM: 0.000M)
[10/08 16:19:26    674s] 
[10/08 16:22:37    693s] <CMD> saveDesign pe64_if_else.enc
[10/08 16:22:37    693s] The in-memory database contained RC information but was not saved. To save 
[10/08 16:22:37    693s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/08 16:22:37    693s] so it should only be saved when it is really desired.
[10/08 16:22:37    693s] #% Begin save design ... (date=10/08 16:22:37, mem=1312.8M)
[10/08 16:22:37    693s] % Begin Save ccopt configuration ... (date=10/08 16:22:37, mem=1314.8M)
[10/08 16:22:37    693s] % End Save ccopt configuration ... (date=10/08 16:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.6M, current mem=1315.6M)
[10/08 16:22:37    693s] % Begin Save netlist data ... (date=10/08 16:22:37, mem=1315.6M)
[10/08 16:22:37    693s] Writing Binary DB to pe64_if_else.enc.dat/pe64_if_else.v.bin in single-threaded mode...
[10/08 16:22:37    693s] % End Save netlist data ... (date=10/08 16:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1315.7M, current mem=1315.7M)
[10/08 16:22:37    693s] Saving symbol-table file ...
[10/08 16:22:37    693s] Saving congestion map file pe64_if_else.enc.dat/pe64_if_else.route.congmap.gz ...
[10/08 16:22:37    693s] % Begin Save AAE data ... (date=10/08 16:22:37, mem=1316.3M)
[10/08 16:22:37    693s] Saving AAE Data ...
[10/08 16:22:37    693s] % End Save AAE data ... (date=10/08 16:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1316.3M, current mem=1316.3M)
[10/08 16:22:37    693s] Saving preference file pe64_if_else.enc.dat/gui.pref.tcl ...
[10/08 16:22:37    693s] Saving mode setting ...
[10/08 16:22:37    693s] Saving global file ...
[10/08 16:22:37    693s] % Begin Save floorplan data ... (date=10/08 16:22:37, mem=1317.2M)
[10/08 16:22:37    693s] Saving floorplan file ...
[10/08 16:22:37    693s] % End Save floorplan data ... (date=10/08 16:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1317.3M, current mem=1317.3M)
[10/08 16:22:37    693s] Saving PG file pe64_if_else.enc.dat/pe64_if_else.pg.gz, version#2, (Created by Innovus v20.14-s095_1 on Wed Oct  8 16:22:37 2025)
[10/08 16:22:37    693s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1635.2M) ***
[10/08 16:22:37    693s] Saving Drc markers ...
[10/08 16:22:37    693s] ... No Drc file written since there is no markers found.
[10/08 16:22:37    693s] % Begin Save placement data ... (date=10/08 16:22:37, mem=1317.3M)
[10/08 16:22:37    693s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/08 16:22:37    693s] Save Adaptive View Pruning View Names to Binary file
[10/08 16:22:37    693s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1638.2M) ***
[10/08 16:22:37    693s] % End Save placement data ... (date=10/08 16:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1317.3M, current mem=1317.3M)
[10/08 16:22:37    693s] % Begin Save routing data ... (date=10/08 16:22:37, mem=1317.3M)
[10/08 16:22:37    693s] Saving route file ...
[10/08 16:22:37    693s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1635.2M) ***
[10/08 16:22:37    693s] % End Save routing data ... (date=10/08 16:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1317.6M, current mem=1317.6M)
[10/08 16:22:37    693s] Saving property file pe64_if_else.enc.dat/pe64_if_else.prop
[10/08 16:22:37    693s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1638.2M) ***
[10/08 16:22:37    693s] #Saving pin access data to file pe64_if_else.enc.dat/pe64_if_else.apa ...
[10/08 16:22:37    693s] #
[10/08 16:22:37    693s] Saving preRoute extracted patterns in file 'pe64_if_else.enc.dat/pe64_if_else.techData.gz' ...
[10/08 16:22:37    693s] Saving preRoute extraction data in directory 'pe64_if_else.enc.dat/extraction/' ...
[10/08 16:22:37    693s] Checksum of RCGrid density data::108
[10/08 16:22:37    693s] % Begin Save power constraints data ... (date=10/08 16:22:37, mem=1320.2M)
[10/08 16:22:37    693s] % End Save power constraints data ... (date=10/08 16:22:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1320.3M, current mem=1320.3M)
[10/08 16:22:38    693s] Generated self-contained design pe64_if_else.enc.dat
[10/08 16:22:38    693s] #% End save design ... (date=10/08 16:22:38, total cpu=0:00:00.4, real=0:00:01.0, peak res=1325.0M, current mem=1325.0M)
[10/08 16:22:38    693s] *** Message Summary: 0 warning(s), 0 error(s)
[10/08 16:22:38    693s] 
[10/08 16:23:07    696s] <CMD> saveNetlist pe64_if_else_route.v
[10/08 16:23:07    696s] Writing Netlist "pe64_if_else_route.v" ...
[10/08 16:28:33    795s] <CMD> streamOut priority_64.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
[10/08 16:28:33    795s] Parse flat map file...
[10/08 16:28:33    795s] Writing GDSII file ...
[10/08 16:28:33    795s] 	****** db unit per micron = 2000 ******
[10/08 16:28:33    795s] 	****** output gds2 file unit per micron = 2000 ******
[10/08 16:28:33    795s] 	****** unit scaling factor = 1 ******
[10/08 16:28:33    795s] Output for instance
[10/08 16:28:33    795s] Output for bump
[10/08 16:28:33    795s] Output for via structure generation total number 0
[10/08 16:28:33    795s] Statistics for GDS generated (version 3)
[10/08 16:28:33    795s] ----------------------------------------
[10/08 16:28:33    795s] Stream Out Layer Mapping Information:
[10/08 16:28:33    795s] GDS Layer Number          GDS Layer Name
[10/08 16:28:33    795s] ----------------------------------------
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Stream Out Information Processed for GDS version 3:
[10/08 16:28:33    795s] Units: 2000 DBU
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Object                             Count
[10/08 16:28:33    795s] ----------------------------------------
[10/08 16:28:33    795s] Instances                            139
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Ports/Pins                             0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Nets                                   0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s]     Via Instances                      0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Special Nets                           0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s]     Via Instances                      0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Metal Fills                            0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s]     Via Instances                      0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Metal FillOPCs                         0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s]     Via Instances                      0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Metal FillDRCs                         0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s]     Via Instances                      0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Text                                   0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Blockages                              0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Custom Text                            0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Custom Box                             0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] Trim Metal                             0
[10/08 16:28:33    795s] 
[10/08 16:28:33    795s] ######Streamout is finished!
[10/08 16:47:11    906s] <CMD> win off
[10/08 16:47:19    906s] Innovus terminated by external (TERM) signal.
[10/08 14:44:36      9s] Innovus terminated by external (TERM) signal.
[10/08 14:44:36      9s] 
[10/08 14:44:36      9s] *** Memory Usage v#1 (Current mem = 671.691M, initial mem = 284.301M) ***
[10/08 14:44:36      9s] *** Message Summary: 0 warning(s), 0 error(s)
[10/08 14:44:36      9s] 
[10/08 14:44:36      9s] --- Ending "Innovus" (totcpu=0:00:00.5, real=2:02:55, mem=671.7M) ---
