Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=E:\MyProject\My_project\Altera\Niso2Core2\qsys --output-directory=E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core --report-file=bsf:E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core\cpu2core.bsf --system-info=DEVICE_FAMILY="MAX 10" --system-info=DEVICE=10M08SAE144C8GES --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core.qsys --remove-qsys-generate-warning
Progress: Loading qsys/cpu2core.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 14.1]
Progress: Parameterizing module clk
Progress: Adding cpu_0 [altera_nios2_gen2 14.1]
Progress: Parameterizing module cpu_0
Progress: Adding cpu_1 [altera_nios2_gen2 14.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory_0
Progress: Adding onchip_memory_1 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory_1
Progress: Adding pio_0 [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_1
Progress: Adding sysid [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu2core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu2core.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=E:\MyProject\My_project\Altera\Niso2Core2\qsys --output-directory=E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core\synthesis --file-set=QUARTUS_SYNTH --report-file=html:E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core\cpu2core.html --report-file=sopcinfo:E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core.sopcinfo --report-file=cmp:E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core\cpu2core.cmp --report-file=qip:E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core\synthesis\cpu2core.qip --report-file=svd:E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core\synthesis\cpu2core.svd --report-file=regmap:E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core\synthesis\cpu2core.regmap --report-file=xml:E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core\cpu2core.xml --report-file=debuginfo:E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core\synthesis\cpu2core.debuginfo --system-info=DEVICE_FAMILY="MAX 10" --system-info=DEVICE=10M08SAE144C8GES --system-info=DEVICE_SPEEDGRADE=8 --component-file=E:\MyProject\My_project\Altera\Niso2Core2\qsys\cpu2core.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading qsys/cpu2core.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 14.1]
Progress: Parameterizing module clk
Progress: Adding cpu_0 [altera_nios2_gen2 14.1]
Progress: Parameterizing module cpu_0
Progress: Adding cpu_1 [altera_nios2_gen2 14.1]
Progress: Parameterizing module cpu_1
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.1]
Progress: Parameterizing module jtag_uart
Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory_0
Progress: Adding onchip_memory_1 [altera_avalon_onchip_memory2 14.1]
Progress: Parameterizing module onchip_memory_1
Progress: Adding pio_0 [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_0
Progress: Adding pio_1 [altera_avalon_pio 14.1]
Progress: Parameterizing module pio_1
Progress: Adding sysid [altera_avalon_sysid_qsys 14.1]
Progress: Parameterizing module sysid
Progress: Adding timer_0 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer_0
Progress: Adding timer_1 [altera_avalon_timer 14.1]
Progress: Parameterizing module timer_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu2core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu2core.sysid: Time stamp will be automatically updated when this component is generated.
Info: cpu2core: Generating cpu2core "cpu2core" for QUARTUS_SYNTH
Info: cpu_0: "cpu2core" instantiated altera_nios2_gen2 "cpu_0"
Info: cpu_1: "cpu2core" instantiated altera_nios2_gen2 "cpu_1"
Info: jtag_uart: Starting RTL generation for module 'cpu2core_jtag_uart'
Info: jtag_uart:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl} --name=cpu2core_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0001_jtag_uart_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0001_jtag_uart_gen//cpu2core_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'cpu2core_jtag_uart'
Info: jtag_uart: "cpu2core" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: onchip_memory_0: Starting RTL generation for module 'cpu2core_onchip_memory_0'
Info: onchip_memory_0:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl} --name=cpu2core_onchip_memory_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0002_onchip_memory_0_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0002_onchip_memory_0_gen//cpu2core_onchip_memory_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory_0: Done RTL generation for module 'cpu2core_onchip_memory_0'
Info: onchip_memory_0: "cpu2core" instantiated altera_avalon_onchip_memory2 "onchip_memory_0"
Info: onchip_memory_1: Starting RTL generation for module 'cpu2core_onchip_memory_1'
Info: onchip_memory_1:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl} --name=cpu2core_onchip_memory_1 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0003_onchip_memory_1_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0003_onchip_memory_1_gen//cpu2core_onchip_memory_1_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory_1: Done RTL generation for module 'cpu2core_onchip_memory_1'
Info: onchip_memory_1: "cpu2core" instantiated altera_avalon_onchip_memory2 "onchip_memory_1"
Info: pio_0: Starting RTL generation for module 'cpu2core_pio_0'
Info: pio_0:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl} --name=cpu2core_pio_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0004_pio_0_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0004_pio_0_gen//cpu2core_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'cpu2core_pio_0'
Info: pio_0: "cpu2core" instantiated altera_avalon_pio "pio_0"
Info: sysid: "cpu2core" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer_0: Starting RTL generation for module 'cpu2core_timer_0'
Info: timer_0:   Generation command is [exec {D:/Program Files/altera/14.1/quartus/bin64//perl/bin/perl.exe} -I {D:/Program Files/altera/14.1/quartus/bin64//perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl} --name=cpu2core_timer_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0006_timer_0_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0006_timer_0_gen//cpu2core_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'cpu2core_timer_0'
Info: timer_0: "cpu2core" instantiated altera_avalon_timer "timer_0"
Info: mm_interconnect_0: "cpu2core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu2core" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "cpu2core" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "cpu2core" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu2core_cpu_0_cpu'
Info: cpu:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -- {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl} --name=cpu2core_cpu_0_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0010_cpu_gen/ {--quartus_bindir=D:/program files/altera/14.1/quartus/bin64} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0010_cpu_gen//cpu2core_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.11.03 10:25:26 (*) Starting Nios II generation
Info: cpu: # 2015.11.03 10:25:26 (*)   Checking for plaintext license.
Info: cpu: # 2015.11.03 10:25:27 (*)   Plaintext license not found.
Info: cpu: # 2015.11.03 10:25:27 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2015.11.03 10:25:27 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.11.03 10:25:27 (*)   Creating all objects for CPU
Info: cpu: # 2015.11.03 10:25:29 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.11.03 10:25:29 (*)   Creating plain-text RTL
Info: cpu: # 2015.11.03 10:25:32 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu2core_cpu_0_cpu'
Info: cpu: "cpu_0" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu: Starting RTL generation for module 'cpu2core_cpu_1_cpu'
Info: cpu:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -- {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl} --name=cpu2core_cpu_1_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0011_cpu_gen/ {--quartus_bindir=D:/program files/altera/14.1/quartus/bin64} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_4076059522680179114.dir/0011_cpu_gen//cpu2core_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.11.03 10:25:33 (*) Starting Nios II generation
Info: cpu: # 2015.11.03 10:25:33 (*)   Checking for plaintext license.
Info: cpu: # 2015.11.03 10:25:34 (*)   Plaintext license not found.
Info: cpu: # 2015.11.03 10:25:34 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2015.11.03 10:25:34 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.11.03 10:25:34 (*)   Creating all objects for CPU
Info: cpu: # 2015.11.03 10:25:36 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.11.03 10:25:36 (*)   Creating plain-text RTL
Info: cpu: # 2015.11.03 10:25:38 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu2core_cpu_1_cpu'
Info: cpu: "cpu_1" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_1_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_1_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cpu2core: Done "cpu2core" with 37 modules, 61 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
