[PORTS]
clk=1
reset=1
dsp_addr=EMIF_ADDR_WIDTH
dsp_data_out=EMIF_DATA_WIDTH
dsp_data_in=EMIF_DATA_WIDTH
dsp_wr=1
tuner_value_in=FPGA_REG_WIDTH
meta0_in=FPGA_REG_WIDTH
meta1_in=FPGA_REG_WIDTH
meta2_in=FPGA_REG_WIDTH
meta3_in=FPGA_REG_WIDTH
meta4_in=FPGA_REG_WIDTH
meta5_in=FPGA_REG_WIDTH
meta6_in=FPGA_REG_WIDTH
meta7_in=FPGA_REG_WIDTH
rd_data_in=FPGA_REG_WIDTH
tuner_slope_in=1
tuner_window_in=1
locked_in=1
laser_locker_done_in=1
rd_trig_out=1
acc_en_out=1
rd_irq_out=1
acq_done_irq_out=1
rd_adc_clk_out=1
map_base=$

[REGISTERS]
control=FPGA_REG_WIDTH
status=FPGA_REG_WIDTH
param0=FPGA_REG_WIDTH
param1=FPGA_REG_WIDTH
param2=FPGA_REG_WIDTH
param3=FPGA_REG_WIDTH
param4=FPGA_REG_WIDTH
param5=FPGA_REG_WIDTH
param6=FPGA_REG_WIDTH
param7=FPGA_REG_WIDTH
data_addrcntr=FPGA_REG_WIDTH
metadata_addrcntr=FPGA_REG_WIDTH
param_addrcntr=FPGA_REG_WIDTH
divisor=FPGA_REG_WIDTH
num_samp=FPGA_REG_WIDTH
threshold=FPGA_REG_WIDTH
lock_duration=FPGA_REG_WIDTH
precontrol_duration=FPGA_REG_WIDTH
timeout_duration=FPGA_REG_WIDTH
tuner_at_ringdown=FPGA_REG_WIDTH
metadata_addr_at_ringdown=FPGA_REG_WIDTH

[control]
run=1
cont=1
start_rd=1
abort_rd=1
lock_enable=1
up_slope_enable=1
down_slope_enable=1
bank0_clear=1
bank1_clear=1
laser_locked=1
laser_locker_done=1
rd_irq_ack=1
acq_done_ack=1

[status]
shutdown=1
rd_irq=1
acq_done=1
bank=1
bank0_in_use=1
bank1_in_use=1
lapped=1
wl_locked=1
timeout=1
