/*
Developer   - Sriram Venkata Krishna
Date        - 21-10-2025
Platform    - HDL Bits
*/

//108. 100-Bit Rotator

module top_module
    (
        input clk, load,
        input [1:0] ena,
        input [99:0] data,
        output reg [99:0] q
    ); 
    
    reg Temp;
    
    always @(posedge clk) begin
        if(load) begin
            q[99:0] <= data[99:0];
        end
        
        else if(ena == 2'b01) begin
            q[99:0] <= {q[0], q[99:1]};
        end
        
        else if(ena == 2'b10) begin
            q[99:0] <= {q[98:0], q[99]};
        end
    end

endmodule
