---
title: Arm Neon Intrinsics Reference
version: 2024Q4
date-of-issue: 21 February 2025
# LaTeX specific variables
landscape: true
copyright-text: "Copyright: see section \\texorpdfstring{\\nameref{copyright}}{Copyright}."
draftversion: true
# Jekyll specific variables
header_counter: true
toc: true
---

<!--
SPDX-FileCopyrightText: Copyright 2014-2024 Arm Limited and/or its affiliates <open-source-office@arm.com>
SPDX-FileCopyrightText: Copyright 2021 Matt P. Dziubinski <matdzb@gmail.com>
CC-BY-SA-4.0 AND Apache-Patent-License
See LICENSE.md file for details
-->

<!---
**** Do not remove! ****
The two lines following this comment are necessary
to generate the Table of Contents via Jekyll.
They are automatically removed by the scripts that generate the pdfs.
-->
* TOC
{:toc}
# Preface

## Abstract

This document is complementary to the main Arm C Language Extensions
(ACLE) specification, which can be found on the [ACLE project on
GitHub](https://github.com/ARM-software/acle).

## Latest release and defects report

For the latest release of this document, see the [ACLE project on
GitHub](https://github.com/ARM-software/acle).

Please report defects in this specification to the [issue tracker page
on GitHub](https://github.com/ARM-software/acle/issues).

## License

This work is licensed under the Creative Commons Attribution-ShareAlike
4.0 International License. To view a copy of this license, visit
<http://creativecommons.org/licenses/by-sa/4.0/> or send a letter to
Creative Commons, PO Box 1866, Mountain View, CA 94042, USA.

Grant of Patent License. Subject to the terms and conditions of this
license (both the Public License and this Patent License), each Licensor
hereby grants to You a perpetual, worldwide, non-exclusive, no-charge,
royalty-free, irrevocable (except as stated in this section) patent
license to make, have made, use, offer to sell, sell, import, and
otherwise transfer the Licensed Material, where such license applies
only to those patent claims licensable by such Licensor that are
necessarily infringed by their contribution(s) alone or by combination
of their contribution(s) with the Licensed Material to which such
contribution(s) was submitted. If You institute patent litigation
against any entity (including a cross-claim or counterclaim in a
lawsuit) alleging that the Licensed Material or a contribution
incorporated within the Licensed Material constitutes direct or
contributory patent infringement, then any licenses granted to You under
this license for that Licensed Material shall terminate as of the date
such litigation is filed.

### About the license

As identified more fully in the [License](#license) section, this
project is licensed under CC-BY-SA-4.0 along with an additional patent
license. The language in the additional patent license is largely
identical to that in Apache-2.0 (specifically, Section 3 of Apache-2.0
as reflected at <https://www.apache.org/licenses/LICENSE-2.0>) with two
exceptions.

First, several changes were made related to the defined terms so as to
reflect the fact that such defined terms need to align with the
terminology in CC-BY-SA-4.0 rather than Apache-2.0 (for example, changing
“Work” to “Licensed Material”).

Second, the defensive termination clause was changed such that the scope
of defensive termination applies to “any licenses granted to You”
(rather than “any patent licenses granted to You”). This change is
intended to help maintain a healthy ecosystem by providing additional
protection to the community against patent litigation claims.

## Contributions

Contributions to this project are licensed under an inbound=outbound
model such that any such contributions are licensed by the contributor
under the same terms as those in the [License](#license) section.

We do not require copyright assignment. The original contributor will
retain the copyright.

## Trademark notice

The text of and illustrations in this document are licensed by Arm under
a Creative Commons Attribution–Share Alike 4.0 International license
("CC-BY-SA-4.0”), with an additional clause on patents. The Arm
trademarks featured here are registered trademarks or trademarks of Arm
Limited (or its subsidiaries) in the US and/or elsewhere. All rights
reserved. Please visit <https://www.arm.com/company/policies/trademarks>
for more information about Arm’s trademarks.

## Copyright

* Copyright 2014-2024 Arm Limited and/or its affiliates <open-source-office@arm.com>
* Copyright 2021 Matt P. Dziubinski <matdzb@gmail.com>

## Document history

| Issue | Date              | Change               |
| ----- | ----------------- | -------------------- |
| A     | 09 May 2014       | First release        |
| B     | 24 March 2016     | Updated for ARMv8.1  |
| C     | 30 March 2019     | Version ACLE Q1 2019 |
| D     | 30 June 2019      | Version ACLE Q2 2019 |
| E     | 30 Sept 2019      | Version ACLE Q3 2019 |
| F     | 30 May 2020       | Version ACLE Q2 2020 |
| G     | 30 October 2020   | Version ACLE Q3 2020 |
| H     | 02 July 2021      | 2021Q2               |
| I     | 30 September 2021 | 2021Q3               |
| J     | 11 January 2022   | 2021Q4               |
| K     | 04 August 2023    | 2023Q2               |
| L     | 30 September 2024 | 2024Q3               |
| M     | 21 February 2025  | 2024Q4               |

### Changes between 2021Q2 and 2021Q3

* Fixed the guard macro for the base intrinsics.
* Corrected ``sdot``, ``udot`` and ``usdot`` specification on AArch32.

### Changes between 2021Q3 and 2021Q4.

* Fixed typo in signature of ``vaddq_s16``.
* Updated copyright statement in section [Copyright](#copyright).
* Converted document sources from reStructuredText (`.rst`) to
  Markdown (`.md`). The tool [`pandoc`](https://pandoc.org/) is now
  used to render the PDF of the specs. The PDF is rendered using the
  standard layout used in Arm specifications.
* Added missing item for release 2021Q3 in the table with the list of
  versions in section [Document history](#document-history).

### Changes between 2021Q4 and 2023Q2

* Added support for FEAT_LRCPC3 LDAP1/STL1 intrinsics.

### Changes between 2023Q2 and 2024Q3

* Fixed the range of the ``lane`` immediate argument for ``vst2q_lane_f64``.

### Changes between 2024Q3 and 2024Q4

* Added `mf8` forms of the `vbsl`, `vluti2` and `vluti4` families of
  intrinsics.

<!---
**** Do not remove! ****
The line following this comment is necessary to generate custom geometry settings
for the intrinsics tables.
It is automatically removed by the scripts that generate the pdfs.
-->
<!--latex_geometry_conf-->

# List of Intrinsics



## Basic intrinsics

The intrinsics in this section are guarded by the macro ``__ARM_NEON``.

### Vector arithmetic

#### Add

##### Addition

| Intrinsic                                                                                                                                                                                                                             | Argument preparation           | AArch64 Instruction        | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s8" target="_blank">vadd_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ADD Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s8" target="_blank">vaddq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `ADD Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s16" target="_blank">vadd_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ADD Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s16" target="_blank">vaddq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ADD Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s32" target="_blank">vadd_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ADD Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s32" target="_blank">vaddq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ADD Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s64" target="_blank">vadd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `ADD Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s64" target="_blank">vaddq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ADD Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u8" target="_blank">vadd_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ADD Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u8" target="_blank">vaddq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `ADD Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u16" target="_blank">vadd_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>      | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ADD Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u16" target="_blank">vaddq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ADD Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u32" target="_blank">vadd_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ADD Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u32" target="_blank">vaddq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ADD Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u64" target="_blank">vadd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>      | `a -> Dn`<br>`b -> Dm`         | `ADD Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u64" target="_blank">vaddq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ADD Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_f32" target="_blank">vadd_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FADD Vd.2S,Vn.2S,Vm.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_f32" target="_blank">vaddq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FADD Vd.4S,Vn.4S,Vm.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_f64" target="_blank">vadd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FADD Dd,Dn,Dm`            | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_f64" target="_blank">vaddq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FADD Vd.2D,Vn.2D,Vm.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddd_s64" target="_blank">vaddd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>             | `a -> Dn`<br>`b -> Dm`         | `ADD Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddd_u64" target="_blank">vaddd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>          | `a -> Dn`<br>`b -> Dm`         | `ADD Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |

##### Widening addition

| Intrinsic                                                                                                                                                                                                                                    | Argument preparation           | AArch64 Instruction          | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|-------------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_s8" target="_blank">vaddl_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                  | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SADDL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_s16" target="_blank">vaddl_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>              | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SADDL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_s32" target="_blank">vaddl_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>              | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SADDL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_u8" target="_blank">vaddl_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>               | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UADDL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_u16" target="_blank">vaddl_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>           | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UADDL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_u32" target="_blank">vaddl_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>           | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UADDL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_s8" target="_blank">vaddl_high_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `SADDL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_s16" target="_blank">vaddl_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SADDL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_s32" target="_blank">vaddl_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SADDL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_u8" target="_blank">vaddl_high_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `UADDL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_u16" target="_blank">vaddl_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UADDL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_u32" target="_blank">vaddl_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UADDL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_s8" target="_blank">vaddw_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8H`<br>`b -> Vm.8B`   | `SADDW Vd.8H,Vn.8H,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_s16" target="_blank">vaddw_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>              | `a -> Vn.4S`<br>`b -> Vm.4H`   | `SADDW Vd.4S,Vn.4S,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_s32" target="_blank">vaddw_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>              | `a -> Vn.2D`<br>`b -> Vm.2S`   | `SADDW Vd.2D,Vn.2D,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_u8" target="_blank">vaddw_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8H`<br>`b -> Vm.8B`   | `UADDW Vd.8H,Vn.8H,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_u16" target="_blank">vaddw_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>           | `a -> Vn.4S`<br>`b -> Vm.4H`   | `UADDW Vd.4S,Vn.4S,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_u32" target="_blank">vaddw_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>           | `a -> Vn.2D`<br>`b -> Vm.2S`   | `UADDW Vd.2D,Vn.2D,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_s8" target="_blank">vaddw_high_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.8H`<br>`b -> Vm.16B`  | `SADDW2 Vd.8H,Vn.8H,Vm.16B`  | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_s16" target="_blank">vaddw_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.8H`   | `SADDW2 Vd.4S,Vn.4S,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_s32" target="_blank">vaddw_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.4S`   | `SADDW2 Vd.2D,Vn.2D,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_u8" target="_blank">vaddw_high_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.16B`  | `UADDW2 Vd.8H,Vn.8H,Vm.16B`  | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_u16" target="_blank">vaddw_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.8H`   | `UADDW2 Vd.4S,Vn.4S,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_u32" target="_blank">vaddw_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.4S`   | `UADDW2 Vd.2D,Vn.2D,Vm.4S`   | `Vd.2D -> result` | `A64`                     |

##### Narrowing addition

| Intrinsic                                                                                                                                                                                                                                                                                  | Argument preparation                         | AArch64 Instruction           | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|-------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_s8" target="_blank">vhadd_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                                                                 | `a -> Vn.8B`<br>`b -> Vm.8B`                 | `SHADD Vd.8B,Vn.8B,Vm.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_s8" target="_blank">vhaddq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                            | `a -> Vn.16B`<br>`b -> Vm.16B`               | `SHADD Vd.16B,Vn.16B,Vm.16B`  | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_s16" target="_blank">vhadd_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>                                                            | `a -> Vn.4H`<br>`b -> Vm.4H`                 | `SHADD Vd.4H,Vn.4H,Vm.4H`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_s16" target="_blank">vhaddq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                          | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `SHADD Vd.8H,Vn.8H,Vm.8H`     | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_s32" target="_blank">vhadd_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>                                                            | `a -> Vn.2S`<br>`b -> Vm.2S`                 | `SHADD Vd.2S,Vn.2S,Vm.2S`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_s32" target="_blank">vhaddq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                          | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `SHADD Vd.4S,Vn.4S,Vm.4S`     | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_u8" target="_blank">vhadd_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>                                                              | `a -> Vn.8B`<br>`b -> Vm.8B`                 | `UHADD Vd.8B,Vn.8B,Vm.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_u8" target="_blank">vhaddq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                         | `a -> Vn.16B`<br>`b -> Vm.16B`               | `UHADD Vd.16B,Vn.16B,Vm.16B`  | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_u16" target="_blank">vhadd_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>                                                         | `a -> Vn.4H`<br>`b -> Vm.4H`                 | `UHADD Vd.4H,Vn.4H,Vm.4H`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_u16" target="_blank">vhaddq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                       | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `UHADD Vd.8H,Vn.8H,Vm.8H`     | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_u32" target="_blank">vhadd_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>                                                         | `a -> Vn.2S`<br>`b -> Vm.2S`                 | `UHADD Vd.2S,Vn.2S,Vm.2S`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_u32" target="_blank">vhaddq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                       | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `UHADD Vd.4S,Vn.4S,Vm.4S`     | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_s8" target="_blank">vrhadd_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                                                               | `a -> Vn.8B`<br>`b -> Vm.8B`                 | `SRHADD Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_s8" target="_blank">vrhaddq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                          | `a -> Vn.16B`<br>`b -> Vm.16B`               | `SRHADD Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_s16" target="_blank">vrhadd_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>                                                          | `a -> Vn.4H`<br>`b -> Vm.4H`                 | `SRHADD Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_s16" target="_blank">vrhaddq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                        | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `SRHADD Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_s32" target="_blank">vrhadd_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>                                                          | `a -> Vn.2S`<br>`b -> Vm.2S`                 | `SRHADD Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_s32" target="_blank">vrhaddq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                        | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `SRHADD Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_u8" target="_blank">vrhadd_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>                                                            | `a -> Vn.8B`<br>`b -> Vm.8B`                 | `URHADD Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_u8" target="_blank">vrhaddq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                       | `a -> Vn.16B`<br>`b -> Vm.16B`               | `URHADD Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_u16" target="_blank">vrhadd_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>                                                       | `a -> Vn.4H`<br>`b -> Vm.4H`                 | `URHADD Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_u16" target="_blank">vrhaddq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                     | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `URHADD Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_u32" target="_blank">vrhadd_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>                                                       | `a -> Vn.2S`<br>`b -> Vm.2S`                 | `URHADD Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_u32" target="_blank">vrhaddq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                     | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `URHADD Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_s16" target="_blank">vaddhn_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                           | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `ADDHN Vd.8B,Vn.8H,Vm.8H`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_s32" target="_blank">vaddhn_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                          | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `ADDHN Vd.4H,Vn.4S,Vm.4S`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_s64" target="_blank">vaddhn_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>                                                          | `a -> Vn.2D`<br>`b -> Vm.2D`                 | `ADDHN Vd.2S,Vn.2D,Vm.2D`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_u16" target="_blank">vaddhn_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                        | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `ADDHN Vd.8B,Vn.8H,Vm.8H`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_u32" target="_blank">vaddhn_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                       | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `ADDHN Vd.4H,Vn.4S,Vm.4S`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_u64" target="_blank">vaddhn_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>                                                       | `a -> Vn.2D`<br>`b -> Vm.2D`                 | `ADDHN Vd.2S,Vn.2D,Vm.2D`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_s16" target="_blank">vaddhn_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>        | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `ADDHN2 Vd.16B,Vn.8H,Vm.8H`   | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_s32" target="_blank">vaddhn_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `ADDHN2 Vd.8H,Vn.4S,Vm.4S`    | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_s64" target="_blank">vaddhn_high_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>       | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `ADDHN2 Vd.4S,Vn.2D,Vm.2D`    | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_u16" target="_blank">vaddhn_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>    | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `ADDHN2 Vd.16B,Vn.8H,Vm.8H`   | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_u32" target="_blank">vaddhn_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>   | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `ADDHN2 Vd.8H,Vn.4S,Vm.4S`    | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_u64" target="_blank">vaddhn_high_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>   | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `ADDHN2 Vd.4S,Vn.2D,Vm.2D`    | `Vd.4S -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_s16" target="_blank">vraddhn_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                         | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `RADDHN Vd.8B,Vn.8H,Vm.8H`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_s32" target="_blank">vraddhn_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                        | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `RADDHN Vd.4H,Vn.4S,Vm.4S`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_s64" target="_blank">vraddhn_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>                                                        | `a -> Vn.2D`<br>`b -> Vm.2D`                 | `RADDHN Vd.2S,Vn.2D,Vm.2D`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_u16" target="_blank">vraddhn_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                      | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `RADDHN Vd.8B,Vn.8H,Vm.8H`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_u32" target="_blank">vraddhn_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                     | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `RADDHN Vd.4H,Vn.4S,Vm.4S`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_u64" target="_blank">vraddhn_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>                                                     | `a -> Vn.2D`<br>`b -> Vm.2D`                 | `RADDHN Vd.2S,Vn.2D,Vm.2D`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_s16" target="_blank">vraddhn_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>      | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `RADDHN2 Vd.16B,Vn.8H,Vm.8H`  | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_s32" target="_blank">vraddhn_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>     | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `RADDHN2 Vd.8H,Vn.4S,Vm.4S`   | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_s64" target="_blank">vraddhn_high_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>     | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `RADDHN2 Vd.4S,Vn.2D,Vm.2D`   | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_u16" target="_blank">vraddhn_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>  | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `RADDHN2 Vd.16B,Vn.8H,Vm.8H`  | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_u32" target="_blank">vraddhn_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `RADDHN2 Vd.8H,Vn.4S,Vm.4S`   | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_u64" target="_blank">vraddhn_high_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code> | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `RADDHN2 Vd.4S,Vn.2D,Vm.2D`   | `Vd.4S -> result`  | `A64`                     |

##### Saturating addition

| Intrinsic                                                                                                                                                                                                                             | Argument preparation           | AArch64 Instruction          | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s8" target="_blank">vqadd_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>            | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SQADD Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s8" target="_blank">vqaddq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B` | `SQADD Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s16" target="_blank">vqadd_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SQADD Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s16" target="_blank">vqaddq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SQADD Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s32" target="_blank">vqadd_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>       | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SQADD Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s32" target="_blank">vqaddq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>     | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SQADD Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s64" target="_blank">vqadd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `SQADD Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s64" target="_blank">vqaddq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>     | `a -> Vn.2D`<br>`b -> Vm.2D`   | `SQADD Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u8" target="_blank">vqadd_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>         | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UQADD Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u8" target="_blank">vqaddq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `UQADD Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u16" target="_blank">vqadd_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>    | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UQADD Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u16" target="_blank">vqaddq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>  | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UQADD Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u32" target="_blank">vqadd_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>    | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UQADD Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u32" target="_blank">vqaddq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>  | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UQADD Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u64" target="_blank">vqadd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>    | `a -> Dn`<br>`b -> Dm`         | `UQADD Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u64" target="_blank">vqaddq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>  | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UQADD Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddb_s8" target="_blank">vqaddb_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                | `a -> Bn`<br>`b -> Bm`         | `SQADD Bd,Bn,Bm`             | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddh_s16" target="_blank">vqaddh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>           | `a -> Hn`<br>`b -> Hm`         | `SQADD Hd,Hn,Hm`             | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadds_s32" target="_blank">vqadds_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>           | `a -> Sn`<br>`b -> Sm`         | `SQADD Sd,Sn,Sm`             | `Sd -> result`     | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddd_s64" target="_blank">vqaddd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>           | `a -> Dn`<br>`b -> Dm`         | `SQADD Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddb_u8" target="_blank">vqaddb_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>             | `a -> Bn`<br>`b -> Bm`         | `UQADD Bd,Bn,Bm`             | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddh_u16" target="_blank">vqaddh_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>        | `a -> Hn`<br>`b -> Hm`         | `UQADD Hd,Hn,Hm`             | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadds_u32" target="_blank">vqadds_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>        | `a -> Sn`<br>`b -> Sm`         | `UQADD Sd,Sn,Sm`             | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddd_u64" target="_blank">vqaddd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>        | `a -> Dn`<br>`b -> Dm`         | `UQADD Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqadd_s8" target="_blank">vuqadd_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>         | `a -> Vd.8B`<br>`b -> Vn.8B`   | `SUQADD Vd.8B,Vn.8B`         | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddq_s8" target="_blank">vuqaddq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>    | `a -> Vd.16B`<br>`b -> Vn.16B` | `SUQADD Vd.16B,Vn.16B`       | `Vd.16B -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqadd_s16" target="_blank">vuqadd_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>    | `a -> Vd.4H`<br>`b -> Vn.4H`   | `SUQADD Vd.4H,Vn.4H`         | `Vd.4H -> result`  | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddq_s16" target="_blank">vuqaddq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>  | `a -> Vd.8H`<br>`b -> Vn.8H`   | `SUQADD Vd.8H,Vn.8H`         | `Vd.8H -> result`  | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqadd_s32" target="_blank">vuqadd_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>    | `a -> Vd.2S`<br>`b -> Vn.2S`   | `SUQADD Vd.2S,Vn.2S`         | `Vd.2S -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddq_s32" target="_blank">vuqaddq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>  | `a -> Vd.4S`<br>`b -> Vn.4S`   | `SUQADD Vd.4S,Vn.4S`         | `Vd.4S -> result`  | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqadd_s64" target="_blank">vuqadd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>    | `a -> Dd`<br>`b -> Dn`         | `SUQADD Dd,Dn`               | `Dd -> result`     | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddq_s64" target="_blank">vuqaddq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>  | `a -> Vd.2D`<br>`b -> Vn.2D`   | `SUQADD Vd.2D,Vn.2D`         | `Vd.2D -> result`  | `A64`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddb_s8" target="_blank">vuqaddb_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>             | `a -> Bd`<br>`b -> Bn`         | `SUQADD Bd,Bn`               | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddh_s16" target="_blank">vuqaddh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>        | `a -> Hd`<br>`b -> Hn`         | `SUQADD Hd,Hn`               | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqadds_s32" target="_blank">vuqadds_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>        | `a -> Sd`<br>`b -> Sn`         | `SUQADD Sd,Sn`               | `Sd -> result`     | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddd_s64" target="_blank">vuqaddd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>        | `a -> Dd`<br>`b -> Dn`         | `SUQADD Dd,Dn`               | `Dd -> result`     | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqadd_u8" target="_blank">vsqadd_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>        | `a -> Vd.8B`<br>`b -> Vn.8B`   | `USQADD Vd.8B,Vn.8B`         | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddq_u8" target="_blank">vsqaddq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>   | `a -> Vd.16B`<br>`b -> Vn.16B` | `USQADD Vd.16B,Vn.16B`       | `Vd.16B -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqadd_u16" target="_blank">vsqadd_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`   | `USQADD Vd.4H,Vn.4H`         | `Vd.4H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddq_u16" target="_blank">vsqaddq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`   | `USQADD Vd.8H,Vn.8H`         | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqadd_u32" target="_blank">vsqadd_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`   | `USQADD Vd.2S,Vn.2S`         | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddq_u32" target="_blank">vsqaddq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code> | `a -> Vd.4S`<br>`b -> Vn.4S`   | `USQADD Vd.4S,Vn.4S`         | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqadd_u64" target="_blank">vsqadd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>   | `a -> Dd`<br>`b -> Dn`         | `USQADD Dd,Dn`               | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddq_u64" target="_blank">vsqaddq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code> | `a -> Vd.2D`<br>`b -> Vn.2D`   | `USQADD Vd.2D,Vn.2D`         | `Vd.2D -> result`  | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddb_u8" target="_blank">vsqaddb_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>            | `a -> Bd`<br>`b -> Bn`         | `USQADD Bd,Bn`               | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddh_u16" target="_blank">vsqaddh_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>       | `a -> Hd`<br>`b -> Hn`         | `USQADD Hd,Hn`               | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqadds_u32" target="_blank">vsqadds_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>       | `a -> Sd`<br>`b -> Sn`         | `USQADD Sd,Sn`               | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddd_u64" target="_blank">vsqaddd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>       | `a -> Dd`<br>`b -> Dn`         | `USQADD Dd,Dn`               | `Dd -> result`     | `A64`                     |

#### Multiply

##### Multiplication

| Intrinsic                                                                                                                                                                                                                                    | Argument preparation           | AArch64 Instruction        | Result             | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_s8" target="_blank">vmul_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                     | `a -> Vn.8B`<br>`b -> Vm.8B`   | `MUL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s8" target="_blank">vmulq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                | `a -> Vn.16B`<br>`b -> Vm.16B` | `MUL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_s16" target="_blank">vmul_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>                | `a -> Vn.4H`<br>`b -> Vm.4H`   | `MUL Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s16" target="_blank">vmulq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>              | `a -> Vn.8H`<br>`b -> Vm.8H`   | `MUL Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_s32" target="_blank">vmul_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>                | `a -> Vn.2S`<br>`b -> Vm.2S`   | `MUL Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s32" target="_blank">vmulq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>              | `a -> Vn.4S`<br>`b -> Vm.4S`   | `MUL Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_u8" target="_blank">vmul_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>                  | `a -> Vn.8B`<br>`b -> Vm.8B`   | `MUL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u8" target="_blank">vmulq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>             | `a -> Vn.16B`<br>`b -> Vm.16B` | `MUL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_u16" target="_blank">vmul_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>             | `a -> Vn.4H`<br>`b -> Vm.4H`   | `MUL Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u16" target="_blank">vmulq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>           | `a -> Vn.8H`<br>`b -> Vm.8H`   | `MUL Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_u32" target="_blank">vmul_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>             | `a -> Vn.2S`<br>`b -> Vm.2S`   | `MUL Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u32" target="_blank">vmulq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>           | `a -> Vn.4S`<br>`b -> Vm.4S`   | `MUL Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_f32" target="_blank">vmul_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>          | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FMUL Vd.2S,Vn.2S,Vm.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_f32" target="_blank">vmulq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>        | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FMUL Vd.4S,Vn.4S,Vm.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_f64" target="_blank">vmul_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>          | `a -> Dn`<br>`b -> Dm`         | `FMUL Dd,Dn,Dm`            | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_f64" target="_blank">vmulq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>        | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FMUL Vd.2D,Vn.2D,Vm.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_u32" target="_blank">vmull_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UMULL2 Vd.2D,Vn.4S,Vm.4S` | `Vd.2D -> result`  | `A64`                     |

##### Multiply extended

| Intrinsic                                                                                                                                                                                                                                                                                       | Argument preparation                             | AArch64 Instruction            | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|--------------------------------|-------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_f32" target="_blank">vmulx_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>                                                           | `a -> Vn.2S`<br>`b -> Vm.2S`                     | `FMULX Vd.2S,Vn.2S,Vm.2S`      | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_f32" target="_blank">vmulxq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>                                                         | `a -> Vn.4S`<br>`b -> Vm.4S`                     | `FMULX Vd.4S,Vn.4S,Vm.4S`      | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_f64" target="_blank">vmulx_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>                                                           | `a -> Dn`<br>`b -> Dm`                           | `FMULX Dd,Dn,Dm`               | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_f64" target="_blank">vmulxq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>                                                         | `a -> Vn.2D`<br>`b -> Vm.2D`                     | `FMULX Vd.2D,Vn.2D,Vm.2D`      | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxs_f32" target="_blank">vmulxs_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                               | `a -> Sn`<br>`b -> Sm`                           | `FMULX Sd,Sn,Sm`               | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxd_f64" target="_blank">vmulxd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>                                                               | `a -> Dn`<br>`b -> Dm`                           | `FMULX Dd,Dn,Dm`               | `Dd -> result`    | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_lane_f32" target="_blank">vmulx_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `FMULX Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_lane_f32" target="_blank">vmulxq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `FMULX Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_lane_f64" target="_blank">vmulx_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Dn`<br>`v -> Vm.1D`<br>`0 <= lane <= 0`    | `FMULX Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_lane_f64" target="_blank">vmulxq_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.2D`<br>`v -> Vm.1D`<br>`0 <= lane <= 0` | `FMULX Vd.2D,Vn.2D,Vm.D[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxs_lane_f32" target="_blank">vmulxs_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`    | `FMULX Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxd_lane_f64" target="_blank">vmulxd_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Dn`<br>`v -> Vm.1D`<br>`0 <= lane <= 0`    | `FMULX Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_laneq_f32" target="_blank">vmulx_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `FMULX Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_laneq_f32" target="_blank">vmulxq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `FMULX Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_laneq_f64" target="_blank">vmulx_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Dn`<br>`v -> Vm.2D`<br>`0 <= lane <= 1`    | `FMULX Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_laneq_f64" target="_blank">vmulxq_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vn.2D`<br>`v -> Vm.2D`<br>`0 <= lane <= 1` | `FMULX Vd.2D,Vn.2D,Vm.D[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxs_laneq_f32" target="_blank">vmulxs_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`    | `FMULX Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxd_laneq_f64" target="_blank">vmulxd_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Dn`<br>`v -> Vm.2D`<br>`0 <= lane <= 1`    | `FMULX Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |

##### Multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                        | Argument preparation                            | AArch64 Instruction                               | Result             | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|---------------------------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_s8" target="_blank">vmla_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t c)</code>                 | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `MLA Vd.8B,Vn.8B,Vm.8B`                           | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s8" target="_blank">vmlaq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>           | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `MLA Vd.16B,Vn.16B,Vm.16B`                        | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_s16" target="_blank">vmla_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>           | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.4H`    | `MLA Vd.4H,Vn.4H,Vm.4H`                           | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s16" target="_blank">vmlaq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>         | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.8H`    | `MLA Vd.8H,Vn.8H,Vm.8H`                           | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_s32" target="_blank">vmla_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>           | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.2S`    | `MLA Vd.2S,Vn.2S,Vm.2S`                           | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s32" target="_blank">vmlaq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>         | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`    | `MLA Vd.4S,Vn.4S,Vm.4S`                           | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_u8" target="_blank">vmla_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t c)</code>             | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `MLA Vd.8B,Vn.8B,Vm.8B`                           | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u8" target="_blank">vmlaq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c)</code>       | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `MLA Vd.16B,Vn.16B,Vm.16B`                        | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_u16" target="_blank">vmla_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t c)</code>       | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.4H`    | `MLA Vd.4H,Vn.4H,Vm.4H`                           | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u16" target="_blank">vmlaq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c)</code>     | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.8H`    | `MLA Vd.8H,Vn.8H,Vm.8H`                           | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_u32" target="_blank">vmla_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t c)</code>       | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.2S`    | `MLA Vd.2S,Vn.2S,Vm.2S`                           | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u32" target="_blank">vmlaq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code>     | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`    | `MLA Vd.4S,Vn.4S,Vm.4S`                           | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_f32" target="_blank">vmla_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t c)</code>   | `N/A`                                           | `RESULT[I] = a[i] + (b[i] * c[i]) for i = 0 to 1` | `N/A`              | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_f32" target="_blank">vmlaq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c)</code> | `N/A`                                           | `RESULT[I] = a[i] + (b[i] * c[i]) for i = 0 to 3` | `N/A`              | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_f64" target="_blank">vmla_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t c)</code>   | `N/A`                                           | `RESULT[I] = a[i] + (b[i] * c[i]) for i = 0`      | `N/A`              | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_f64" target="_blank">vmlaq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t c)</code> | `N/A`                                           | `RESULT[I] = a[i] + (b[i] * c[i]) for i = 0 to 1` | `N/A`              | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_s8" target="_blank">vmls_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t c)</code>                 | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `MLS Vd.8B,Vn.8B,Vm.8B`                           | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s8" target="_blank">vmlsq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>           | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `MLS Vd.16B,Vn.16B,Vm.16B`                        | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_s16" target="_blank">vmls_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>           | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.4H`    | `MLS Vd.4H,Vn.4H,Vm.4H`                           | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s16" target="_blank">vmlsq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>         | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.8H`    | `MLS Vd.8H,Vn.8H,Vm.8H`                           | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_s32" target="_blank">vmls_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>           | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.2S`    | `MLS Vd.2S,Vn.2S,Vm.2S`                           | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s32" target="_blank">vmlsq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>         | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`    | `MLS Vd.4S,Vn.4S,Vm.4S`                           | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_u8" target="_blank">vmls_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t c)</code>             | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `MLS Vd.8B,Vn.8B,Vm.8B`                           | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u8" target="_blank">vmlsq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c)</code>       | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `MLS Vd.16B,Vn.16B,Vm.16B`                        | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_u16" target="_blank">vmls_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t c)</code>       | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.4H`    | `MLS Vd.4H,Vn.4H,Vm.4H`                           | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u16" target="_blank">vmlsq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c)</code>     | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.8H`    | `MLS Vd.8H,Vn.8H,Vm.8H`                           | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_u32" target="_blank">vmls_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t c)</code>       | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.2S`    | `MLS Vd.2S,Vn.2S,Vm.2S`                           | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u32" target="_blank">vmlsq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code>     | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`    | `MLS Vd.4S,Vn.4S,Vm.4S`                           | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_f32" target="_blank">vmls_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t c)</code>   | `N/A`                                           | `RESULT[I] = a[i] - (b[i] * c[i]) for i = 0 to 1` | `N/A`              | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_f32" target="_blank">vmlsq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c)</code> | `N/A`                                           | `RESULT[I] = a[i] - (b[i] * c[i]) for i = 0 to 3` | `N/A`              | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_f64" target="_blank">vmls_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t c)</code>   | `N/A`                                           | `RESULT[I] = a[i] - (b[i] * c[i]) for i = 0`      | `N/A`              | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_f64" target="_blank">vmlsq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t c)</code> | `N/A`                                           | `RESULT[I] = a[i] - (b[i] * c[i]) for i = 0 to 1` | `N/A`              | `A64`                     |

##### Multiply-accumulate and widen

| Intrinsic                                                                                                                                                                                                                                                                              | Argument preparation                           | AArch64 Instruction          | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|------------------------------|-------------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_s8" target="_blank">vmlal_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t c)</code>                   | `a -> Vd.8H`<br>`b -> Vn.8B`<br>`c -> Vm.8B`   | `SMLAL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_s16" target="_blank">vmlal_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>               | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.4H`   | `SMLAL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_s32" target="_blank">vmlal_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>               | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.2S`   | `SMLAL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_u8" target="_blank">vmlal_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t c)</code>               | `a -> Vd.8H`<br>`b -> Vn.8B`<br>`c -> Vm.8B`   | `UMLAL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_u16" target="_blank">vmlal_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t c)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.4H`   | `UMLAL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_u32" target="_blank">vmlal_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t c)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.2S`   | `UMLAL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_s8" target="_blank">vmlal_high_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>       | `a -> Vd.8H`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `SMLAL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_s16" target="_blank">vmlal_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>     | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.8H`   | `SMLAL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_s32" target="_blank">vmlal_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>     | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.4S`   | `SMLAL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_u8" target="_blank">vmlal_high_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c)</code>   | `a -> Vd.8H`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `UMLAL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_u16" target="_blank">vmlal_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.8H`   | `UMLAL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_u32" target="_blank">vmlal_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.4S`   | `UMLAL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_s8" target="_blank">vmlsl_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t c)</code>                   | `a -> Vd.8H`<br>`b -> Vn.8B`<br>`c -> Vm.8B`   | `SMLSL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_s16" target="_blank">vmlsl_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>               | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.4H`   | `SMLSL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_s32" target="_blank">vmlsl_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>               | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.2S`   | `SMLSL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_u8" target="_blank">vmlsl_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t c)</code>               | `a -> Vd.8H`<br>`b -> Vn.8B`<br>`c -> Vm.8B`   | `UMLSL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_u16" target="_blank">vmlsl_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t c)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.4H`   | `UMLSL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_u32" target="_blank">vmlsl_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t c)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.2S`   | `UMLSL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_s8" target="_blank">vmlsl_high_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>       | `a -> Vd.8H`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `SMLSL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_s16" target="_blank">vmlsl_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>     | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.8H`   | `SMLSL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_s32" target="_blank">vmlsl_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>     | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.4S`   | `SMLSL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_u8" target="_blank">vmlsl_high_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c)</code>   | `a -> Vd.8H`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `UMLSL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_u16" target="_blank">vmlsl_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.8H`   | `UMLSL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_u32" target="_blank">vmlsl_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.4S`   | `UMLSL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |

##### Fused multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                                                                                | Argument preparation                                             | AArch64 Instruction           | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|-------------------------------|-------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_f32" target="_blank">vfma_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t c)</code>                                                           | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.2S`                     | `FMLA Vd.2S,Vn.2S,Vm.2S`      | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_f32" target="_blank">vfmaq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c)</code>                                                         | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`                     | `FMLA Vd.4S,Vn.4S,Vm.4S`      | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_f64" target="_blank">vfma_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t c)</code>                                                           | `b -> Dn`<br>`c -> Dm`<br>`a -> Da`                              | `FMADD Dd,Dn,Dm,Da`           | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_f64" target="_blank">vfmaq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t c)</code>                                                         | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`c -> Vm.2D`                     | `FMLA Vd.2D,Vn.2D,Vm.2D`      | `Vd.2D -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_lane_f32" target="_blank">vfma_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `FMLA Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_lane_f32" target="_blank">vfmaq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `FMLA Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_lane_f64" target="_blank">vfma_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Dd`<br>`b -> Dn`<br>`v -> Vm.1D`<br>`0 <= lane <= 0`       | `FMLA Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_lane_f64" target="_blank">vfmaq_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`v -> Vm.1D`<br>`0 <= lane <= 0` | `FMLA Vd.2D,Vn.2D,Vm.D[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmas_lane_f32" target="_blank">vfmas_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Sd`<br>`b -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`       | `FMLA Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmad_lane_f64" target="_blank">vfmad_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Dd`<br>`b -> Dn`<br>`v -> Vm.1D`<br>`0 <= lane <= 0`       | `FMLA Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_laneq_f32" target="_blank">vfma_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `FMLA Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_laneq_f32" target="_blank">vfmaq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `FMLA Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_laneq_f64" target="_blank">vfma_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Dd`<br>`b -> Dn`<br>`v -> Vm.2D`<br>`0 <= lane <= 1`       | `FMLA Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_laneq_f64" target="_blank">vfmaq_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`v -> Vm.2D`<br>`0 <= lane <= 1` | `FMLA Vd.2D,Vn.2D,Vm.D[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmas_laneq_f32" target="_blank">vfmas_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Sd`<br>`b -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`       | `FMLA Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmad_laneq_f64" target="_blank">vfmad_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Dd`<br>`b -> Dn`<br>`v -> Vm.2D`<br>`0 <= lane <= 1`       | `FMLA Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_f32" target="_blank">vfms_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t c)</code>                                                           | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.2S`                     | `FMLS Vd.2S,Vn.2S,Vm.2S`      | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_f32" target="_blank">vfmsq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c)</code>                                                         | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`                     | `FMLS Vd.4S,Vn.4S,Vm.4S`      | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_f64" target="_blank">vfms_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t c)</code>                                                           | `b -> Dn`<br>`c -> Dm`<br>`a -> Da`                              | `FMSUB Dd,Dn,Dm,Da`           | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_f64" target="_blank">vfmsq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t c)</code>                                                         | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`c -> Vm.2D`                     | `FMLS Vd.2D,Vn.2D,Vm.2D`      | `Vd.2D -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_lane_f32" target="_blank">vfms_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `FMLS Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_lane_f32" target="_blank">vfmsq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `FMLS Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_lane_f64" target="_blank">vfms_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Dd`<br>`b -> Dn`<br>`v -> Vm.1D`<br>`0 <= lane <= 0`       | `FMLS Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_lane_f64" target="_blank">vfmsq_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`v -> Vm.1D`<br>`0 <= lane <= 0` | `FMLS Vd.2D,Vn.2D,Vm.D[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmss_lane_f32" target="_blank">vfmss_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Sd`<br>`b -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`       | `FMLS Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsd_lane_f64" target="_blank">vfmsd_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Dd`<br>`b -> Dn`<br>`v -> Vm.1D`<br>`0 <= lane <= 0`       | `FMLS Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_laneq_f32" target="_blank">vfms_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `FMLS Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_laneq_f32" target="_blank">vfmsq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `FMLS Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_laneq_f64" target="_blank">vfms_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Dd`<br>`b -> Dn`<br>`v -> Vm.2D`<br>`0 <= lane <= 1`       | `FMLS Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_laneq_f64" target="_blank">vfmsq_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`v -> Vm.2D`<br>`0 <= lane <= 1` | `FMLS Vd.2D,Vn.2D,Vm.D[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmss_laneq_f32" target="_blank">vfmss_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Sd`<br>`b -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`       | `FMLS Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsd_laneq_f64" target="_blank">vfmsd_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Dd`<br>`b -> Dn`<br>`v -> Vm.2D`<br>`0 <= lane <= 1`       | `FMLS Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |

##### Saturating multiply

| Intrinsic                                                                                                                                                                                                                                     | Argument preparation         | AArch64 Instruction          | Result            | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|------------------------------|-------------------|---------------------------|
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_s16" target="_blank">vqdmulh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>           | `a -> Vn.4H`<br>`b -> Vm.4H` | `SQDMULH Vd.4H,Vn.4H,Vm.4H`  | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_s16" target="_blank">vqdmulhq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>         | `a -> Vn.8H`<br>`b -> Vm.8H` | `SQDMULH Vd.8H,Vn.8H,Vm.8H`  | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_s32" target="_blank">vqdmulh_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>           | `a -> Vn.2S`<br>`b -> Vm.2S` | `SQDMULH Vd.2S,Vn.2S,Vm.2S`  | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_s32" target="_blank">vqdmulhq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>         | `a -> Vn.4S`<br>`b -> Vm.4S` | `SQDMULH Vd.4S,Vn.4S,Vm.4S`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhh_s16" target="_blank">vqdmulhh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>               | `a -> Hn`<br>`b -> Hm`       | `SQDMULH Hd,Hn,Hm`           | `Hd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhs_s32" target="_blank">vqdmulhs_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>               | `a -> Sn`<br>`b -> Sm`       | `SQDMULH Sd,Sn,Sm`           | `Sd -> result`    | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_s16" target="_blank">vqrdmulh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H` | `SQRDMULH Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_s16" target="_blank">vqrdmulhq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H` | `SQRDMULH Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_s32" target="_blank">vqrdmulh_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S` | `SQRDMULH Vd.2S,Vn.2S,Vm.2S` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_s32" target="_blank">vqrdmulhq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S` | `SQRDMULH Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhh_s16" target="_blank">vqrdmulhh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>             | `a -> Hn`<br>`b -> Hm`       | `SQRDMULH Hd,Hn,Hm`          | `Hd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhs_s32" target="_blank">vqrdmulhs_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>             | `a -> Sn`<br>`b -> Sm`       | `SQRDMULH Sd,Sn,Sm`          | `Sd -> result`    | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_s16" target="_blank">vqdmull_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>           | `a -> Vn.4H`<br>`b -> Vm.4H` | `SQDMULL Vd.4S,Vn.4H,Vm.4H`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_s32" target="_blank">vqdmull_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>           | `a -> Vn.2S`<br>`b -> Vm.2S` | `SQDMULL Vd.2D,Vn.2S,Vm.2S`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmullh_s16" target="_blank">vqdmullh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>               | `a -> Hn`<br>`b -> Hm`       | `SQDMULL Sd,Hn,Hm`           | `Sd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulls_s32" target="_blank">vqdmulls_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>               | `a -> Sn`<br>`b -> Sm`       | `SQDMULL Dd,Sn,Sm`           | `Dd -> result`    | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_s16" target="_blank">vqdmull_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `SQDMULL2 Vd.4S,Vn.8H,Vm.8H` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_s32" target="_blank">vqdmull_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `SQDMULL2 Vd.2D,Vn.4S,Vm.4S` | `Vd.2D -> result` | `A64`                     |

##### Saturating multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                                                                                      | Argument preparation                                             | AArch64 Instruction               | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|-----------------------------------|-------------------|---------------------------|
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_s16" target="_blank">vqdmlal_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>                                                                   | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.4H`                     | `SQDMLAL Vd.4S,Vn.4H,Vm.4H`       | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_s32" target="_blank">vqdmlal_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>                                                                   | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.2S`                     | `SQDMLAL Vd.2D,Vn.2S,Vm.2S`       | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlalh_s16" target="_blank">vqdmlalh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>                                                                         | `a -> Sd`<br>`b -> Hn`<br>`c -> Hm`                              | `SQDMLAL Sd,Hn,Hm`                | `Sd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlals_s32" target="_blank">vqdmlals_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>                                                                         | `a -> Dd`<br>`b -> Sn`<br>`c -> Sm`                              | `SQDMLAL Dd,Sn,Sm`                | `Dd -> result`    | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_s16" target="_blank">vqdmlal_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>                                                         | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.8H`                     | `SQDMLAL2 Vd.4S,Vn.8H,Vm.8H`      | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_s32" target="_blank">vqdmlal_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                         | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.4S`                     | `SQDMLAL2 Vd.2D,Vn.4S,Vm.4S`      | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_s16" target="_blank">vqdmlsl_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>                                                                   | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.4H`                     | `SQDMLSL Vd.4S,Vn.4H,Vm.4H`       | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_s32" target="_blank">vqdmlsl_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>                                                                   | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.2S`                     | `SQDMLSL Vd.2D,Vn.2S,Vm.2S`       | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlslh_s16" target="_blank">vqdmlslh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>                                                                         | `a -> Sd`<br>`b -> Hn`<br>`c -> Hm`                              | `SQDMLSL Sd,Hn,Hm`                | `Sd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsls_s32" target="_blank">vqdmlsls_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>                                                                         | `a -> Dd`<br>`b -> Sn`<br>`c -> Sm`                              | `SQDMLSL Dd,Sn,Sm`                | `Dd -> result`    | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_s16" target="_blank">vqdmlsl_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>                                                         | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.8H`                     | `SQDMLSL2 Vd.4S,Vn.8H,Vm.8H`      | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_s32" target="_blank">vqdmlsl_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>                                                         | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.4S`                     | `SQDMLSL2 Vd.2D,Vn.4S,Vm.4S`      | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_lane_s16" target="_blank">vqdmlal_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQDMLAL Vd.4S,Vn.4H,Vm.H[lane]`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_lane_s32" target="_blank">vqdmlal_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQDMLAL Vd.2D,Vn.2S,Vm.S[lane]`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlalh_lane_s16" target="_blank">vqdmlalh_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Sd`<br>`b -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`       | `SQDMLAL Sd,Hn,Vm.H[lane]`        | `Sd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlals_lane_s32" target="_blank">vqdmlals_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Dd`<br>`b -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`       | `SQDMLAL Dd,Sn,Vm.S[lane]`        | `Dd -> result`    | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_lane_s16" target="_blank">vqdmlal_high_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQDMLAL2 Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_lane_s32" target="_blank">vqdmlal_high_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQDMLAL2 Vd.2D,Vn.4S,Vm.S[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_laneq_s16" target="_blank">vqdmlal_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQDMLAL Vd.4S,Vn.4H,Vm.H[lane]`  | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_laneq_s32" target="_blank">vqdmlal_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQDMLAL Vd.2D,Vn.2S,Vm.S[lane]`  | `Vd.2D -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlalh_laneq_s16" target="_blank">vqdmlalh_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Sd`<br>`b -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`       | `SQDMLAL Sd,Hn,Vm.H[lane]`        | `Sd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlals_laneq_s32" target="_blank">vqdmlals_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Dd`<br>`b -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`       | `SQDMLAL Dd,Sn,Vm.S[lane]`        | `Dd -> result`    | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_laneq_s16" target="_blank">vqdmlal_high_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQDMLAL2 Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_laneq_s32" target="_blank">vqdmlal_high_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQDMLAL2 Vd.2D,Vn.4S,Vm.S[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_lane_s16" target="_blank">vqdmlsl_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQDMLSL Vd.4S,Vn.4H,Vm.H[lane]`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_lane_s32" target="_blank">vqdmlsl_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQDMLSL Vd.2D,Vn.2S,Vm.S[lane]`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlslh_lane_s16" target="_blank">vqdmlslh_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Sd`<br>`b -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`       | `SQDMLSL Sd,Hn,Vm.H[lane]`        | `Sd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsls_lane_s32" target="_blank">vqdmlsls_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Dd`<br>`b -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`       | `SQDMLSL Dd,Sn,Vm.S[lane]`        | `Dd -> result`    | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_lane_s16" target="_blank">vqdmlsl_high_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQDMLSL2 Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_lane_s32" target="_blank">vqdmlsl_high_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQDMLSL2 Vd.2D,Vn.4S,Vm.S[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_laneq_s16" target="_blank">vqdmlsl_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQDMLSL Vd.4S,Vn.4H,Vm.H[lane]`  | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_laneq_s32" target="_blank">vqdmlsl_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQDMLSL Vd.2D,Vn.2S,Vm.S[lane]`  | `Vd.2D -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlslh_laneq_s16" target="_blank">vqdmlslh_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Sd`<br>`b -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`       | `SQDMLSL Sd,Hn,Vm.H[lane]`        | `Sd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsls_laneq_s32" target="_blank">vqdmlsls_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Dd`<br>`b -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`       | `SQDMLSL Dd,Sn,Vm.S[lane]`        | `Dd -> result`    | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_laneq_s16" target="_blank">vqdmlsl_high_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQDMLSL2 Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_laneq_s32" target="_blank">vqdmlsl_high_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQDMLSL2 Vd.2D,Vn.4S,Vm.S[lane]` | `Vd.2D -> result` | `A64`                     |

##### Widening multiplication

| Intrinsic                                                                                                                                                                                                                                    | Argument preparation           | AArch64 Instruction          | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|-------------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_s8" target="_blank">vmull_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                  | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SMULL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_s16" target="_blank">vmull_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>              | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SMULL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_s32" target="_blank">vmull_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>              | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SMULL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_u8" target="_blank">vmull_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>               | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UMULL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_u16" target="_blank">vmull_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>           | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UMULL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_u32" target="_blank">vmull_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>           | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UMULL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_s8" target="_blank">vmull_high_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `SMULL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_s16" target="_blank">vmull_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SMULL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_s32" target="_blank">vmull_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SMULL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_u8" target="_blank">vmull_high_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `UMULL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_u16" target="_blank">vmull_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UMULL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |

##### Saturating multiply by scalar and widen

| Intrinsic                                                                                                                                                                                                                                                                                             | Argument preparation                             | AArch64 Instruction               | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|-----------------------------------|-------------------|---------------------------|
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_n_s16" target="_blank">vqdmull_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                 | `a -> Vn.4H`<br>`b -> Vm.H[0]`                   | `SQDMULL Vd.4S,Vn.4H,Vm.H[0]`     | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_n_s32" target="_blank">vqdmull_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                 | `a -> Vn.2S`<br>`b -> Vm.S[0]`                   | `SQDMULL Vd.2D,Vn.2S,Vm.S[0]`     | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_n_s16" target="_blank">vqdmull_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                       | `a -> Vn.8H`<br>`b -> Vm.H[0]`                   | `SQDMULL2 Vd.4S,Vn.8H,Vm.H[0]`    | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_n_s32" target="_blank">vqdmull_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                       | `a -> Vn.4S`<br>`b -> Vm.S[0]`                   | `SQDMULL2 Vd.2D,Vn.4S,Vm.S[0]`    | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_lane_s16" target="_blank">vqdmull_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQDMULL Vd.4S,Vn.4H,Vm.H[lane]`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_lane_s32" target="_blank">vqdmull_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQDMULL Vd.2D,Vn.2S,Vm.S[lane]`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmullh_lane_s16" target="_blank">vqdmullh_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`    | `SQDMULL Sd,Hn,Vm.H[lane]`        | `Sd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulls_lane_s32" target="_blank">vqdmulls_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`    | `SQDMULL Dd,Sn,Vm.S[lane]`        | `Dd -> result`    | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_lane_s16" target="_blank">vqdmull_high_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQDMULL2 Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_lane_s32" target="_blank">vqdmull_high_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQDMULL2 Vd.2D,Vn.4S,Vm.S[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_laneq_s16" target="_blank">vqdmull_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQDMULL Vd.4S,Vn.4H,Vm.H[lane]`  | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_laneq_s32" target="_blank">vqdmull_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQDMULL Vd.2D,Vn.2S,Vm.S[lane]`  | `Vd.2D -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmullh_laneq_s16" target="_blank">vqdmullh_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`    | `SQDMULL Sd,Hn,Vm.H[lane]`        | `Sd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulls_laneq_s32" target="_blank">vqdmulls_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`    | `SQDMULL Dd,Sn,Vm.S[lane]`        | `Dd -> result`    | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_laneq_s16" target="_blank">vqdmull_high_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQDMULL2 Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_laneq_s32" target="_blank">vqdmull_high_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQDMULL2 Vd.2D,Vn.4S,Vm.S[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_n_s16" target="_blank">vqdmulh_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                 | `a -> Vn.4H`<br>`b -> Vm.H[0]`                   | `SQDMULH Vd.4H,Vn.4H,Vm.H[0]`     | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_n_s16" target="_blank">vqdmulhq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                               | `a -> Vn.8H`<br>`b -> Vm.H[0]`                   | `SQDMULH Vd.8H,Vn.8H,Vm.H[0]`     | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_n_s32" target="_blank">vqdmulh_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                 | `a -> Vn.2S`<br>`b -> Vm.S[0]`                   | `SQDMULH Vd.2S,Vn.2S,Vm.S[0]`     | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_n_s32" target="_blank">vqdmulhq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                               | `a -> Vn.4S`<br>`b -> Vm.S[0]`                   | `SQDMULH Vd.4S,Vn.4S,Vm.S[0]`     | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_lane_s16" target="_blank">vqdmulh_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQDMULH Vd.4H,Vn.4H,Vm.H[lane]`  | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_lane_s16" target="_blank">vqdmulhq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQDMULH Vd.8H,Vn.8H,Vm.H[lane]`  | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_lane_s32" target="_blank">vqdmulh_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQDMULH Vd.2S,Vn.2S,Vm.S[lane]`  | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_lane_s32" target="_blank">vqdmulhq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQDMULH Vd.4S,Vn.4S,Vm.S[lane]`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhh_lane_s16" target="_blank">vqdmulhh_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`    | `SQDMULH Hd,Hn,Vm.H[lane]`        | `Hd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhs_lane_s32" target="_blank">vqdmulhs_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`    | `SQDMULH Sd,Sn,Vm.H[lane]`        | `Sd -> result`    | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_laneq_s16" target="_blank">vqdmulh_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQDMULH Vd.4H,Vn.4H,Vm.H[lane]`  | `Vd.4H -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_laneq_s16" target="_blank">vqdmulhq_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQDMULH Vd.8H,Vn.8H,Vm.H[lane]`  | `Vd.8H -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_laneq_s32" target="_blank">vqdmulh_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQDMULH Vd.2S,Vn.2S,Vm.S[lane]`  | `Vd.2S -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_laneq_s32" target="_blank">vqdmulhq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQDMULH Vd.4S,Vn.4S,Vm.S[lane]`  | `Vd.4S -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhh_laneq_s16" target="_blank">vqdmulhh_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`    | `SQDMULH Hd,Hn,Vm.H[lane]`        | `Hd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhs_laneq_s32" target="_blank">vqdmulhs_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`    | `SQDMULH Sd,Sn,Vm.H[lane]`        | `Sd -> result`    | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_n_s16" target="_blank">vqrdmulh_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                               | `a -> Vn.4H`<br>`b -> Vm.H[0]`                   | `SQRDMULH Vd.4H,Vn.4H,Vm.H[0]`    | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_n_s16" target="_blank">vqrdmulhq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                             | `a -> Vn.8H`<br>`b -> Vm.H[0]`                   | `SQRDMULH Vd.8H,Vn.8H,Vm.H[0]`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_n_s32" target="_blank">vqrdmulh_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                               | `a -> Vn.2S`<br>`b -> Vm.S[0]`                   | `SQRDMULH Vd.2S,Vn.2S,Vm.S[0]`    | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_n_s32" target="_blank">vqrdmulhq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                             | `a -> Vn.4S`<br>`b -> Vm.S[0]`                   | `SQRDMULH Vd.4S,Vn.4S,Vm.S[0]`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_lane_s16" target="_blank">vqrdmulh_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQRDMULH Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_lane_s16" target="_blank">vqrdmulhq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQRDMULH Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_lane_s32" target="_blank">vqrdmulh_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQRDMULH Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_lane_s32" target="_blank">vqrdmulhq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQRDMULH Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhh_lane_s16" target="_blank">vqrdmulhh_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`    | `SQRDMULH Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhs_lane_s32" target="_blank">vqrdmulhs_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`    | `SQRDMULH Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_laneq_s16" target="_blank">vqrdmulh_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQRDMULH Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_laneq_s16" target="_blank">vqrdmulhq_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQRDMULH Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_laneq_s32" target="_blank">vqrdmulh_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQRDMULH Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_laneq_s32" target="_blank">vqrdmulhq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQRDMULH Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhh_laneq_s16" target="_blank">vqrdmulhh_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`    | `SQRDMULH Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhs_laneq_s32" target="_blank">vqrdmulhs_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`    | `SQRDMULH Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |

##### Saturating multiply-accumulate by scalar and widen

| Intrinsic                                                                                                                                                                                                                                                                                | Argument preparation                           | AArch64 Instruction            | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|--------------------------------|-------------------|---------------------------|
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_n_s16" target="_blank">vqdmlal_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.H[0]` | `SQDMLAL Vd.4S,Vn.4H,Vm.H[0]`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_n_s32" target="_blank">vqdmlal_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.S[0]` | `SQDMLAL Vd.2D,Vn.2S,Vm.S[0]`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_n_s16" target="_blank">vqdmlal_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.H[0]` | `SQDMLAL2 Vd.4S,Vn.8H,Vm.H[0]` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_n_s32" target="_blank">vqdmlal_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.S[0]` | `SQDMLAL2 Vd.2D,Vn.4S,Vm.S[0]` | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_n_s16" target="_blank">vqdmlsl_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.H[0]` | `SQDMLSL Vd.4S,Vn.4H,Vm.H[0]`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_n_s32" target="_blank">vqdmlsl_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.S[0]` | `SQDMLSL Vd.2D,Vn.2S,Vm.S[0]`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_n_s16" target="_blank">vqdmlsl_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.H[0]` | `SQDMLSL2 Vd.4S,Vn.8H,Vm.H[0]` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_n_s32" target="_blank">vqdmlsl_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.S[0]` | `SQDMLSL2 Vd.2D,Vn.4S,Vm.S[0]` | `Vd.2D -> result` | `A64`                     |

#### Polynomial

##### Polynomial multiply

| Intrinsic                                                                                                                                                                                                                                  | Argument preparation           | AArch64 Instruction          | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|--------------------|---------------------------|
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_p8" target="_blank">vmul_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>                | `a -> Vn.8B`<br>`b -> Vm.8B`   | `PMUL Vd.8B,Vn.8B,Vm.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_p8" target="_blank">vmulq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>           | `a -> Vn.16B`<br>`b -> Vm.16B` | `PMUL Vd.16B,Vn.16B,Vm.16B`  | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_p8" target="_blank">vmull_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>             | `a -> Vn.8B`<br>`b -> Vm.8B`   | `PMULL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_p8" target="_blank">vmull_high_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `PMULL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result`  | `A64`                     |

#### Division

| Intrinsic                                                                                                                                                                                                                             | Argument preparation         | AArch64 Instruction      | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------|-------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdiv_f32" target="_blank">vdiv_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S` | `FDIV Vd.2S,Vn.2S,Vm.2S` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivq_f32" target="_blank">vdivq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `FDIV Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdiv_f64" target="_blank">vdiv_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`       | `FDIV Dd,Dn,Dm`          | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivq_f64" target="_blank">vdivq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `FDIV Vd.2D,Vn.2D,Vm.2D` | `Vd.2D -> result` | `A64`                     |

#### Subtract

##### Subtraction

| Intrinsic                                                                                                                                                                                                                             | Argument preparation           | AArch64 Instruction        | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s8" target="_blank">vsub_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SUB Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s8" target="_blank">vsubq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `SUB Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s16" target="_blank">vsub_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SUB Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s16" target="_blank">vsubq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SUB Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s32" target="_blank">vsub_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SUB Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s32" target="_blank">vsubq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SUB Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s64" target="_blank">vsub_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `SUB Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s64" target="_blank">vsubq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `SUB Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u8" target="_blank">vsub_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SUB Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u8" target="_blank">vsubq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `SUB Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u16" target="_blank">vsub_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>      | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SUB Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u16" target="_blank">vsubq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SUB Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u32" target="_blank">vsub_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SUB Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u32" target="_blank">vsubq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SUB Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u64" target="_blank">vsub_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>      | `a -> Dn`<br>`b -> Dm`         | `SUB Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u64" target="_blank">vsubq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.2D`   | `SUB Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_f32" target="_blank">vsub_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FSUB Vd.2S,Vn.2S,Vm.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_f32" target="_blank">vsubq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FSUB Vd.4S,Vn.4S,Vm.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_f64" target="_blank">vsub_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FSUB Dd,Dn,Dm`            | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_f64" target="_blank">vsubq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FSUB Vd.2D,Vn.2D,Vm.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubd_s64" target="_blank">vsubd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>             | `a -> Dn`<br>`b -> Dm`         | `SUB Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubd_u64" target="_blank">vsubd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>          | `a -> Dn`<br>`b -> Dm`         | `SUB Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |

##### Widening subtraction

| Intrinsic                                                                                                                                                                                                                                    | Argument preparation           | AArch64 Instruction          | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|-------------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_s8" target="_blank">vsubl_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                  | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SSUBL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_s16" target="_blank">vsubl_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>              | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SSUBL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_s32" target="_blank">vsubl_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>              | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SSUBL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_u8" target="_blank">vsubl_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>               | `a -> Vn.8B`<br>`b -> Vm.8B`   | `USUBL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_u16" target="_blank">vsubl_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>           | `a -> Vn.4H`<br>`b -> Vm.4H`   | `USUBL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_u32" target="_blank">vsubl_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>           | `a -> Vn.2S`<br>`b -> Vm.2S`   | `USUBL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_s8" target="_blank">vsubl_high_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `SSUBL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_s16" target="_blank">vsubl_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SSUBL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_s32" target="_blank">vsubl_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SSUBL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_u8" target="_blank">vsubl_high_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `USUBL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_u16" target="_blank">vsubl_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H`   | `USUBL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_u32" target="_blank">vsubl_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `USUBL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_s8" target="_blank">vsubw_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8H`<br>`b -> Vm.8B`   | `SSUBW Vd.8H,Vn.8H,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_s16" target="_blank">vsubw_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>              | `a -> Vn.4S`<br>`b -> Vm.4H`   | `SSUBW Vd.4S,Vn.4S,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_s32" target="_blank">vsubw_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>              | `a -> Vn.2D`<br>`b -> Vm.2S`   | `SSUBW Vd.2D,Vn.2D,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_u8" target="_blank">vsubw_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8H`<br>`b -> Vm.8B`   | `USUBW Vd.8H,Vn.8H,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_u16" target="_blank">vsubw_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>           | `a -> Vn.4S`<br>`b -> Vm.4H`   | `USUBW Vd.4S,Vn.4S,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_u32" target="_blank">vsubw_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>           | `a -> Vn.2D`<br>`b -> Vm.2S`   | `USUBW Vd.2D,Vn.2D,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_s8" target="_blank">vsubw_high_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.8H`<br>`b -> Vm.16B`  | `SSUBW2 Vd.8H,Vn.8H,Vm.16B`  | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_s16" target="_blank">vsubw_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.8H`   | `SSUBW2 Vd.4S,Vn.4S,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_s32" target="_blank">vsubw_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.4S`   | `SSUBW2 Vd.2D,Vn.2D,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_u8" target="_blank">vsubw_high_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.16B`  | `USUBW2 Vd.8H,Vn.8H,Vm.16B`  | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_u16" target="_blank">vsubw_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.8H`   | `USUBW2 Vd.4S,Vn.4S,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_u32" target="_blank">vsubw_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.4S`   | `USUBW2 Vd.2D,Vn.2D,Vm.4S`   | `Vd.2D -> result` | `A64`                     |

##### Narrowing subtraction

| Intrinsic                                                                                                                                                                                                                                                                                  | Argument preparation                         | AArch64 Instruction          | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_s8" target="_blank">vhsub_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                                                                 | `a -> Vn.8B`<br>`b -> Vm.8B`                 | `SHSUB Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_s8" target="_blank">vhsubq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                            | `a -> Vn.16B`<br>`b -> Vm.16B`               | `SHSUB Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_s16" target="_blank">vhsub_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>                                                            | `a -> Vn.4H`<br>`b -> Vm.4H`                 | `SHSUB Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_s16" target="_blank">vhsubq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                          | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `SHSUB Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_s32" target="_blank">vhsub_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>                                                            | `a -> Vn.2S`<br>`b -> Vm.2S`                 | `SHSUB Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_s32" target="_blank">vhsubq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                          | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `SHSUB Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_u8" target="_blank">vhsub_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>                                                              | `a -> Vn.8B`<br>`b -> Vm.8B`                 | `UHSUB Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_u8" target="_blank">vhsubq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                         | `a -> Vn.16B`<br>`b -> Vm.16B`               | `UHSUB Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_u16" target="_blank">vhsub_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>                                                         | `a -> Vn.4H`<br>`b -> Vm.4H`                 | `UHSUB Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_u16" target="_blank">vhsubq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                       | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `UHSUB Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_u32" target="_blank">vhsub_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>                                                         | `a -> Vn.2S`<br>`b -> Vm.2S`                 | `UHSUB Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_u32" target="_blank">vhsubq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                       | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `UHSUB Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_s16" target="_blank">vsubhn_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                           | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `SUBHN Vd.8B,Vn.8H,Vm.8H`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_s32" target="_blank">vsubhn_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                          | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `SUBHN Vd.4H,Vn.4S,Vm.4S`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_s64" target="_blank">vsubhn_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>                                                          | `a -> Vn.2D`<br>`b -> Vm.2D`                 | `SUBHN Vd.2S,Vn.2D,Vm.2D`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_u16" target="_blank">vsubhn_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                        | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `SUBHN Vd.8B,Vn.8H,Vm.8H`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_u32" target="_blank">vsubhn_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                       | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `SUBHN Vd.4H,Vn.4S,Vm.4S`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_u64" target="_blank">vsubhn_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>                                                       | `a -> Vn.2D`<br>`b -> Vm.2D`                 | `SUBHN Vd.2S,Vn.2D,Vm.2D`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_s16" target="_blank">vsubhn_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>        | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `SUBHN2 Vd.16B,Vn.8H,Vm.8H`  | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_s32" target="_blank">vsubhn_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `SUBHN2 Vd.8H,Vn.4S,Vm.4S`   | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_s64" target="_blank">vsubhn_high_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>       | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `SUBHN2 Vd.4S,Vn.2D,Vm.2D`   | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_u16" target="_blank">vsubhn_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>    | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `SUBHN2 Vd.16B,Vn.8H,Vm.8H`  | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_u32" target="_blank">vsubhn_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>   | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `SUBHN2 Vd.8H,Vn.4S,Vm.4S`   | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_u64" target="_blank">vsubhn_high_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>   | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `SUBHN2 Vd.4S,Vn.2D,Vm.2D`   | `Vd.4S -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_s16" target="_blank">vrsubhn_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>                                                         | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `RSUBHN Vd.8B,Vn.8H,Vm.8H`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_s32" target="_blank">vrsubhn_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>                                                        | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `RSUBHN Vd.4H,Vn.4S,Vm.4S`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_s64" target="_blank">vrsubhn_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>                                                        | `a -> Vn.2D`<br>`b -> Vm.2D`                 | `RSUBHN Vd.2S,Vn.2D,Vm.2D`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_u16" target="_blank">vrsubhn_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>                                                      | `a -> Vn.8H`<br>`b -> Vm.8H`                 | `RSUBHN Vd.8B,Vn.8H,Vm.8H`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_u32" target="_blank">vrsubhn_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>                                                     | `a -> Vn.4S`<br>`b -> Vm.4S`                 | `RSUBHN Vd.4H,Vn.4S,Vm.4S`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_u64" target="_blank">vrsubhn_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>                                                     | `a -> Vn.2D`<br>`b -> Vm.2D`                 | `RSUBHN Vd.2S,Vn.2D,Vm.2D`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_s16" target="_blank">vrsubhn_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>      | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `RSUBHN2 Vd.16B,Vn.8H,Vm.8H` | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_s32" target="_blank">vrsubhn_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>     | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `RSUBHN2 Vd.8H,Vn.4S,Vm.4S`  | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_s64" target="_blank">vrsubhn_high_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>     | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `RSUBHN2 Vd.4S,Vn.2D,Vm.2D`  | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_u16" target="_blank">vrsubhn_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>  | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `RSUBHN2 Vd.16B,Vn.8H,Vm.8H` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_u32" target="_blank">vrsubhn_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `RSUBHN2 Vd.8H,Vn.4S,Vm.4S`  | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_u64" target="_blank">vrsubhn_high_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code> | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `RSUBHN2 Vd.4S,Vn.2D,Vm.2D`  | `Vd.4S -> result`  | `A64`                     |

##### Saturating subtract

| Intrinsic                                                                                                                                                                                                                            | Argument preparation           | AArch64 Instruction          | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s8" target="_blank">vqsub_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SQSUB Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s8" target="_blank">vqsubq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `SQSUB Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s16" target="_blank">vqsub_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>      | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SQSUB Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s16" target="_blank">vqsubq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SQSUB Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s32" target="_blank">vqsub_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SQSUB Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s32" target="_blank">vqsubq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SQSUB Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s64" target="_blank">vqsub_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>      | `a -> Dn`<br>`b -> Dm`         | `SQSUB Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s64" target="_blank">vqsubq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.2D`   | `SQSUB Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u8" target="_blank">vqsub_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UQSUB Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u8" target="_blank">vqsubq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `UQSUB Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u16" target="_blank">vqsub_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UQSUB Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u16" target="_blank">vqsubq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UQSUB Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u32" target="_blank">vqsub_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UQSUB Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u32" target="_blank">vqsubq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UQSUB Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u64" target="_blank">vqsub_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `UQSUB Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u64" target="_blank">vqsubq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UQSUB Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubb_s8" target="_blank">vqsubb_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>               | `a -> Bn`<br>`b -> Bm`         | `SQSUB Bd,Bn,Bm`             | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubh_s16" target="_blank">vqsubh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>          | `a -> Hn`<br>`b -> Hm`         | `SQSUB Hd,Hn,Hm`             | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubs_s32" target="_blank">vqsubs_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>          | `a -> Sn`<br>`b -> Sm`         | `SQSUB Sd,Sn,Sm`             | `Sd -> result`     | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubd_s64" target="_blank">vqsubd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>          | `a -> Dn`<br>`b -> Dm`         | `SQSUB Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubb_u8" target="_blank">vqsubb_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>            | `a -> Bn`<br>`b -> Bm`         | `UQSUB Bd,Bn,Bm`             | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubh_u16" target="_blank">vqsubh_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>       | `a -> Hn`<br>`b -> Hm`         | `UQSUB Hd,Hn,Hm`             | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubs_u32" target="_blank">vqsubs_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>       | `a -> Sn`<br>`b -> Sm`         | `UQSUB Sd,Sn,Sm`             | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubd_u64" target="_blank">vqsubd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `UQSUB Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |

#### Absolute

##### Absolute difference

| Intrinsic                                                                                                                                                                                                                             | Argument preparation           | AArch64 Instruction         | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_s8" target="_blank">vabd_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SABD Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_s8" target="_blank">vabdq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `SABD Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_s16" target="_blank">vabd_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SABD Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_s16" target="_blank">vabdq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SABD Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_s32" target="_blank">vabd_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SABD Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_s32" target="_blank">vabdq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SABD Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_u8" target="_blank">vabd_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UABD Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_u8" target="_blank">vabdq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `UABD Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_u16" target="_blank">vabd_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>      | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UABD Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_u16" target="_blank">vabdq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UABD Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_u32" target="_blank">vabd_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UABD Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_u32" target="_blank">vabdq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UABD Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_f32" target="_blank">vabd_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FABD Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_f32" target="_blank">vabdq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FABD Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_f64" target="_blank">vabd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FABD Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_f64" target="_blank">vabdq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FABD Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabds_f32" target="_blank">vabds_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`         | `FABD Sd,Sn,Sm`             | `Sd -> result`     | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdd_f64" target="_blank">vabdd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `FABD Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |

##### Widening absolute difference

| Intrinsic                                                                                                                                                                                                                                    | Argument preparation           | AArch64 Instruction          | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|-------------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_s8" target="_blank">vabdl_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                  | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SABDL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_s16" target="_blank">vabdl_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>              | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SABDL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_s32" target="_blank">vabdl_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>              | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SABDL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_u8" target="_blank">vabdl_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>               | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UABDL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_u16" target="_blank">vabdl_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>           | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UABDL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_u32" target="_blank">vabdl_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>           | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UABDL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_s8" target="_blank">vabdl_high_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `SABDL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_s16" target="_blank">vabdl_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SABDL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_s32" target="_blank">vabdl_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SABDL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_u8" target="_blank">vabdl_high_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `UABDL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_u16" target="_blank">vabdl_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UABDL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_u32" target="_blank">vabdl_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UABDL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |

##### Absolute difference and accumulate

| Intrinsic                                                                                                                                                                                                                                                                    | Argument preparation                            | AArch64 Instruction         | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|-----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_s8" target="_blank">vaba_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t c)</code>             | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `SABA Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_s8" target="_blank">vabaq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>       | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `SABA Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_s16" target="_blank">vaba_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>       | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.4H`    | `SABA Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_s16" target="_blank">vabaq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>     | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.8H`    | `SABA Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_s32" target="_blank">vaba_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>       | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.2S`    | `SABA Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_s32" target="_blank">vabaq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>     | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`    | `SABA Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_u8" target="_blank">vaba_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t c)</code>         | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `UABA Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_u8" target="_blank">vabaq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c)</code>   | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `UABA Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_u16" target="_blank">vaba_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t c)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.4H`    | `UABA Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_u16" target="_blank">vabaq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.8H`    | `UABA Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_u32" target="_blank">vaba_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t c)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.2S`    | `UABA Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_u32" target="_blank">vabaq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`    | `UABA Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |

##### Widening absolute difference and accumulate

| Intrinsic                                                                                                                                                                                                                                                                              | Argument preparation                           | AArch64 Instruction          | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|------------------------------|-------------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_s8" target="_blank">vabal_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t c)</code>                   | `a -> Vd.8H`<br>`b -> Vn.8B`<br>`c -> Vm.8B`   | `SABAL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_s16" target="_blank">vabal_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>               | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.4H`   | `SABAL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_s32" target="_blank">vabal_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>               | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.2S`   | `SABAL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_u8" target="_blank">vabal_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t c)</code>               | `a -> Vd.8H`<br>`b -> Vn.8B`<br>`c -> Vm.8B`   | `UABAL Vd.8H,Vn.8B,Vm.8B`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_u16" target="_blank">vabal_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t c)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.4H`   | `UABAL Vd.4S,Vn.4H,Vm.4H`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_u32" target="_blank">vabal_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t c)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.2S`   | `UABAL Vd.2D,Vn.2S,Vm.2S`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_s8" target="_blank">vabal_high_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>       | `a -> Vd.8H`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `SABAL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_s16" target="_blank">vabal_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>     | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.8H`   | `SABAL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_s32" target="_blank">vabal_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>     | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.4S`   | `SABAL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_u8" target="_blank">vabal_high_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c)</code>   | `a -> Vd.8H`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `UABAL2 Vd.8H,Vn.16B,Vm.16B` | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_u16" target="_blank">vabal_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.8H`   | `UABAL2 Vd.4S,Vn.8H,Vm.8H`   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_u32" target="_blank">vabal_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.4S`   | `UABAL2 Vd.2D,Vn.4S,Vm.4S`   | `Vd.2D -> result` | `A64`                     |

##### Absolute value

| Intrinsic                                                                                                                                                     | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s8" target="_blank">vabs_s8</a>(int8x8_t a)</code>           | `a -> Vn.8B`           | `ABS Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s8" target="_blank">vabsq_s8</a>(int8x16_t a)</code>       | `a -> Vn.16B`          | `ABS Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s16" target="_blank">vabs_s16</a>(int16x4_t a)</code>       | `a -> Vn.4H`           | `ABS Vd.4H,Vn.4H`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s16" target="_blank">vabsq_s16</a>(int16x8_t a)</code>     | `a -> Vn.8H`           | `ABS Vd.8H,Vn.8H`     | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s32" target="_blank">vabs_s32</a>(int32x2_t a)</code>       | `a -> Vn.2S`           | `ABS Vd.2S,Vn.2S`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s32" target="_blank">vabsq_s32</a>(int32x4_t a)</code>     | `a -> Vn.4S`           | `ABS Vd.4S,Vn.4S`     | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_f32" target="_blank">vabs_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FABS Vd.2S,Vn.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_f32" target="_blank">vabsq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FABS Vd.4S,Vn.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s64" target="_blank">vabs_s64</a>(int64x1_t a)</code>       | `a -> Dn`              | `ABS Dd,Dn`           | `Dd -> result`     | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsd_s64" target="_blank">vabsd_s64</a>(int64_t a)</code>         | `a -> Dn`              | `ABS Dd,Dn`           | `Dd -> result`     | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s64" target="_blank">vabsq_s64</a>(int64x2_t a)</code>     | `a -> Vn.2D`           | `ABS Vd.2D,Vn.2D`     | `Vd.2D -> result`  | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_f64" target="_blank">vabs_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FABS Dd,Dn`          | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_f64" target="_blank">vabsq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FABS Vd.2D,Vn.2D`    | `Vd.2D -> result`  | `A64`                     |

##### Saturating absolute value

| Intrinsic                                                                                                                                                   | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s8" target="_blank">vqabs_s8</a>(int8x8_t a)</code>       | `a -> Vn.8B`           | `SQABS Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s8" target="_blank">vqabsq_s8</a>(int8x16_t a)</code>   | `a -> Vn.16B`          | `SQABS Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s16" target="_blank">vqabs_s16</a>(int16x4_t a)</code>   | `a -> Vn.4H`           | `SQABS Vd.4H,Vn.4H`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s16" target="_blank">vqabsq_s16</a>(int16x8_t a)</code> | `a -> Vn.8H`           | `SQABS Vd.8H,Vn.8H`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s32" target="_blank">vqabs_s32</a>(int32x2_t a)</code>   | `a -> Vn.2S`           | `SQABS Vd.2S,Vn.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s32" target="_blank">vqabsq_s32</a>(int32x4_t a)</code> | `a -> Vn.4S`           | `SQABS Vd.4S,Vn.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s64" target="_blank">vqabs_s64</a>(int64x1_t a)</code>   | `a -> Dn`              | `SQABS Dd,Dn`         | `Dd -> result`     | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s64" target="_blank">vqabsq_s64</a>(int64x2_t a)</code> | `a -> Vn.2D`           | `SQABS Vd.2D,Vn.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsb_s8" target="_blank">vqabsb_s8</a>(int8_t a)</code>         | `a -> Bn`              | `SQABS Bd,Bn`         | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsh_s16" target="_blank">vqabsh_s16</a>(int16_t a)</code>     | `a -> Hn`              | `SQABS Hd,Hn`         | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabss_s32" target="_blank">vqabss_s32</a>(int32_t a)</code>     | `a -> Sn`              | `SQABS Sd,Sn`         | `Sd -> result`     | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsd_s64" target="_blank">vqabsd_s64</a>(int64_t a)</code>     | `a -> Dn`              | `SQABS Dd,Dn`         | `Dd -> result`     | `A64`                     |

##### Absolute minimum and maximum

| Intrinsic                                                                                                                                                                                                                                 | Argument preparation           | AArch64 Instruction         | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vamax_f16" target="_blank">vamax_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vm)</code>   | `vn -> Vn.4H`<br>`vm -> Vm.4H` | `FAMAX Vd.4H, Vn.4H, Vm.4H` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vamaxq_f16" target="_blank">vamaxq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vm)</code> | `vn -> Vn.8H`<br>`vm -> Vm.8H` | `FAMAX Vd.8H, Vn.8H, Vm.8H` | `Vd.8H -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vamax_f32" target="_blank">vamax_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vm)</code>   | `vn -> Vn.2S`<br>`vm -> Vm.2S` | `FAMAX Vd.2S, Vn.2S, Vm.2S` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vamaxq_f32" target="_blank">vamaxq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vm)</code> | `vn -> Vn.4S`<br>`vm -> Vm.4S` | `FAMAX Vd.4S, Vn.4S, Vm.4S` | `Vd.4S -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vamaxq_f64" target="_blank">vamaxq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t vm)</code> | `vn -> Vn.2D`<br>`vm -> Vm.2D` | `FAMAX Vd.2D, Vn.2D, Vm.2D` | `Vd.2D -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vamin_f16" target="_blank">vamin_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vm)</code>   | `vn -> Vn.4H`<br>`vm -> Vm.4H` | `FAMIN Vd.4H, Vn.4H, Vm.4H` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaminq_f16" target="_blank">vaminq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vm)</code> | `vn -> Vn.8H`<br>`vm -> Vm.8H` | `FAMIN Vd.8H, Vn.8H, Vm.8H` | `Vd.8H -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vamin_f32" target="_blank">vamin_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vm)</code>   | `vn -> Vn.2S`<br>`vm -> Vm.2S` | `FAMIN Vd.2S, Vn.2S, Vm.2S` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaminq_f32" target="_blank">vaminq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vm)</code> | `vn -> Vn.4S`<br>`vm -> Vm.4S` | `FAMIN Vd.4S, Vn.4S, Vm.4S` | `Vd.4S -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaminq_f64" target="_blank">vaminq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t vm)</code> | `vn -> Vn.2D`<br>`vm -> Vm.2D` | `FAMIN Vd.2D, Vn.2D, Vm.2D` | `Vd.2D -> result` | `A64`                     |

#### Maximum

| Intrinsic                                                                                                                                                                                                                             | Argument preparation           | AArch64 Instruction         | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_s8" target="_blank">vmax_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SMAX Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s8" target="_blank">vmaxq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `SMAX Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_s16" target="_blank">vmax_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SMAX Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s16" target="_blank">vmaxq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SMAX Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_s32" target="_blank">vmax_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SMAX Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s32" target="_blank">vmaxq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SMAX Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_u8" target="_blank">vmax_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UMAX Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u8" target="_blank">vmaxq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `UMAX Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_u16" target="_blank">vmax_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>      | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UMAX Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u16" target="_blank">vmaxq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UMAX Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_u32" target="_blank">vmax_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UMAX Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u32" target="_blank">vmaxq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UMAX Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_f32" target="_blank">vmax_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FMAX Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_f32" target="_blank">vmaxq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FMAX Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_f64" target="_blank">vmax_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FMAX Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_f64" target="_blank">vmaxq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FMAX Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |

#### Minimum

| Intrinsic                                                                                                                                                                                                                                 | Argument preparation           | AArch64 Instruction         | Result             | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_s8" target="_blank">vmin_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                  | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SMIN Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s8" target="_blank">vminq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>             | `a -> Vn.16B`<br>`b -> Vm.16B` | `SMIN Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_s16" target="_blank">vmin_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>             | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SMIN Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s16" target="_blank">vminq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>           | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SMIN Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_s32" target="_blank">vmin_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>             | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SMIN Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s32" target="_blank">vminq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>           | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SMIN Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_u8" target="_blank">vmin_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>               | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UMIN Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u8" target="_blank">vminq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>          | `a -> Vn.16B`<br>`b -> Vm.16B` | `UMIN Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_u16" target="_blank">vmin_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>          | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UMIN Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u16" target="_blank">vminq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>        | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UMIN Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_u32" target="_blank">vmin_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>          | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UMIN Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u32" target="_blank">vminq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>        | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UMIN Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_f32" target="_blank">vmin_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>       | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FMIN Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_f32" target="_blank">vminq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>     | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FMIN Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_f64" target="_blank">vmin_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `FMIN Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_f64" target="_blank">vminq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>     | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FMIN Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnm_f32" target="_blank">vmaxnm_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FMAXNM Vd.2S,Vn.2S,Vm.2S`  | `Vd.2S -> result`  | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmq_f32" target="_blank">vmaxnmq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FMAXNM Vd.4S,Vn.4S,Vm.4S`  | `Vd.4S -> result`  | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnm_f64" target="_blank">vmaxnm_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FMAXNM Dd,Dn,Dm`           | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmq_f64" target="_blank">vmaxnmq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FMAXNM Vd.2D,Vn.2D,Vm.2D`  | `Vd.2D -> result`  | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnm_f32" target="_blank">vminnm_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FMINNM Vd.2S,Vn.2S,Vm.2S`  | `Vd.2S -> result`  | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmq_f32" target="_blank">vminnmq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FMINNM Vd.4S,Vn.4S,Vm.4S`  | `Vd.4S -> result`  | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnm_f64" target="_blank">vminnm_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FMINNM Dd,Dn,Dm`           | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmq_f64" target="_blank">vminnmq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FMINNM Vd.2D,Vn.2D,Vm.2D`  | `Vd.2D -> result`  | `A64`                     |

#### Rounding

| Intrinsic                                                                                                                                                       | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd_f32" target="_blank">vrnd_f32</a>(float32x2_t a)</code>     | `a -> Vn.2S`           | `FRINTZ Vd.2S,Vn.2S`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndq_f32" target="_blank">vrndq_f32</a>(float32x4_t a)</code>   | `a -> Vn.4S`           | `FRINTZ Vd.4S,Vn.4S`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd_f64" target="_blank">vrnd_f64</a>(float64x1_t a)</code>     | `a -> Dn`              | `FRINTZ Dd,Dn`        | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndq_f64" target="_blank">vrndq_f64</a>(float64x2_t a)</code>   | `a -> Vn.2D`           | `FRINTZ Vd.2D,Vn.2D`  | `Vd.2D -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndn_f32" target="_blank">vrndn_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FRINTN Vd.2S,Vn.2S`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnq_f32" target="_blank">vrndnq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FRINTN Vd.4S,Vn.4S`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndn_f64" target="_blank">vrndn_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FRINTN Dd,Dn`        | `Dd -> result`    | `A32/A64`                 |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnq_f64" target="_blank">vrndnq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FRINTN Vd.2D,Vn.2D`  | `Vd.2D -> result` | `A32/A64`                 |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndns_f32" target="_blank">vrndns_f32</a>(float32_t a)</code>     | `a -> Sn`              | `FRINTN Sd,Sn`        | `Sd -> result`    | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndm_f32" target="_blank">vrndm_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FRINTM Vd.2S,Vn.2S`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmq_f32" target="_blank">vrndmq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FRINTM Vd.4S,Vn.4S`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndm_f64" target="_blank">vrndm_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FRINTM Dd,Dn`        | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmq_f64" target="_blank">vrndmq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FRINTM Vd.2D,Vn.2D`  | `Vd.2D -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndp_f32" target="_blank">vrndp_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FRINTP Vd.2S,Vn.2S`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndpq_f32" target="_blank">vrndpq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FRINTP Vd.4S,Vn.4S`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndp_f64" target="_blank">vrndp_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FRINTP Dd,Dn`        | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndpq_f64" target="_blank">vrndpq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FRINTP Vd.2D,Vn.2D`  | `Vd.2D -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnda_f32" target="_blank">vrnda_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FRINTA Vd.2S,Vn.2S`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndaq_f32" target="_blank">vrndaq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FRINTA Vd.4S,Vn.4S`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnda_f64" target="_blank">vrnda_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FRINTA Dd,Dn`        | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndaq_f64" target="_blank">vrndaq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FRINTA Vd.2D,Vn.2D`  | `Vd.2D -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndi_f32" target="_blank">vrndi_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FRINTI Vd.2S,Vn.2S`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndiq_f32" target="_blank">vrndiq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FRINTI Vd.4S,Vn.4S`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndi_f64" target="_blank">vrndi_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FRINTI Dd,Dn`        | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndiq_f64" target="_blank">vrndiq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FRINTI Vd.2D,Vn.2D`  | `Vd.2D -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndx_f32" target="_blank">vrndx_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FRINTX Vd.2S,Vn.2S`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndxq_f32" target="_blank">vrndxq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FRINTX Vd.4S,Vn.4S`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndx_f64" target="_blank">vrndx_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FRINTX Dd,Dn`        | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndxq_f64" target="_blank">vrndxq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FRINTX Vd.2D,Vn.2D`  | `Vd.2D -> result` | `A64`                     |

#### Reciprocal

##### Reciprocal estimate

| Intrinsic                                                                                                                                                                                                                                 | Argument preparation         | AArch64 Instruction        | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|----------------------------|-------------------|---------------------------|
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpe_u32" target="_blank">vrecpe_u32</a>(uint32x2_t a)</code>                                                                             | `a -> Vn.2S`                 | `URECPE Vd.2S,Vn.2S`       | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_u32" target="_blank">vrecpeq_u32</a>(uint32x4_t a)</code>                                                                           | `a -> Vn.4S`                 | `URECPE Vd.4S,Vn.4S`       | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpe_f32" target="_blank">vrecpe_f32</a>(float32x2_t a)</code>                                                                           | `a -> Vn.2S`                 | `FRECPE Vd.2S,Vn.2S`       | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_f32" target="_blank">vrecpeq_f32</a>(float32x4_t a)</code>                                                                         | `a -> Vn.4S`                 | `FRECPE Vd.4S,Vn.4S`       | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpe_f64" target="_blank">vrecpe_f64</a>(float64x1_t a)</code>                                                                           | `a -> Dn`                    | `FRECPE Dd,Dn`             | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_f64" target="_blank">vrecpeq_f64</a>(float64x2_t a)</code>                                                                         | `a -> Vn.2D`                 | `FRECPE Vd.2D,Vn.2D`       | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpes_f32" target="_blank">vrecpes_f32</a>(float32_t a)</code>                                                                             | `a -> Sn`                    | `FRECPE Sd,Sn`             | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecped_f64" target="_blank">vrecped_f64</a>(float64_t a)</code>                                                                             | `a -> Dn`                    | `FRECPE Dd,Dn`             | `Dd -> result`    | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecps_f32" target="_blank">vrecps_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S` | `FRECPS Vd.2S,Vn.2S,Vm.2S` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsq_f32" target="_blank">vrecpsq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `FRECPS Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecps_f64" target="_blank">vrecps_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`       | `FRECPS Dd,Dn,Dm`          | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsq_f64" target="_blank">vrecpsq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `FRECPS Vd.2D,Vn.2D,Vm.2D` | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpss_f32" target="_blank">vrecpss_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`       | `FRECPS Sd,Sn,Sm`          | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsd_f64" target="_blank">vrecpsd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`       | `FRECPS Dd,Dn,Dm`          | `Dd -> result`    | `A64`                     |

##### Reciprocal square-root estimate

| Intrinsic                                                                                                                                                                                                                                   | Argument preparation         | AArch64 Instruction         | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------|-------------------|---------------------------|
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrte_u32" target="_blank">vrsqrte_u32</a>(uint32x2_t a)</code>                                                                             | `a -> Vn.2S`                 | `URSQRTE Vd.2S,Vn.2S`       | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_u32" target="_blank">vrsqrteq_u32</a>(uint32x4_t a)</code>                                                                           | `a -> Vn.4S`                 | `URSQRTE Vd.4S,Vn.4S`       | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrte_f32" target="_blank">vrsqrte_f32</a>(float32x2_t a)</code>                                                                           | `a -> Vn.2S`                 | `FRSQRTE Vd.2S,Vn.2S`       | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_f32" target="_blank">vrsqrteq_f32</a>(float32x4_t a)</code>                                                                         | `a -> Vn.4S`                 | `FRSQRTE Vd.4S,Vn.4S`       | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrte_f64" target="_blank">vrsqrte_f64</a>(float64x1_t a)</code>                                                                           | `a -> Dn`                    | `FRSQRTE Dd,Dn`             | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_f64" target="_blank">vrsqrteq_f64</a>(float64x2_t a)</code>                                                                         | `a -> Vn.2D`                 | `FRSQRTE Vd.2D,Vn.2D`       | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtes_f32" target="_blank">vrsqrtes_f32</a>(float32_t a)</code>                                                                             | `a -> Sn`                    | `FRSQRTE Sd,Sn`             | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrted_f64" target="_blank">vrsqrted_f64</a>(float64_t a)</code>                                                                             | `a -> Dn`                    | `FRSQRTE Dd,Dn`             | `Dd -> result`    | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrts_f32" target="_blank">vrsqrts_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S` | `FRSQRTS Vd.2S,Vn.2S,Vm.2S` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsq_f32" target="_blank">vrsqrtsq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `FRSQRTS Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrts_f64" target="_blank">vrsqrts_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`       | `FRSQRTS Dd,Dn,Dm`          | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsq_f64" target="_blank">vrsqrtsq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `FRSQRTS Vd.2D,Vn.2D,Vm.2D` | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtss_f32" target="_blank">vrsqrtss_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`       | `FRSQRTS Sd,Sn,Sm`          | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsd_f64" target="_blank">vrsqrtsd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`       | `FRSQRTS Dd,Dn,Dm`          | `Dd -> result`    | `A64`                     |

##### Reciprocal exponent

| Intrinsic                                                                                                                                                     | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpxs_f32" target="_blank">vrecpxs_f32</a>(float32_t a)</code> | `a -> Sn`              | `FRECPX Sd,Sn`        | `Sd -> result` | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpxd_f64" target="_blank">vrecpxd_f64</a>(float64_t a)</code> | `a -> Dn`              | `FRECPX Dd,Dn`        | `Dd -> result` | `A64`                     |

#### Square root

| Intrinsic                                                                                                                                                       | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrt_f32" target="_blank">vsqrt_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FSQRT Vd.2S,Vn.2S`   | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrtq_f32" target="_blank">vsqrtq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FSQRT Vd.4S,Vn.4S`   | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrt_f64" target="_blank">vsqrt_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FSQRT Dd,Dn`         | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrtq_f64" target="_blank">vsqrtq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FSQRT Vd.2D,Vn.2D`   | `Vd.2D -> result` | `A64`                     |

#### Pairwise arithmetic

##### Pairwise addition

| Intrinsic                                                                                                                                                                                                                               | Argument preparation           | AArch64 Instruction         | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_s8" target="_blank">vpadd_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ADDP Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_s16" target="_blank">vpadd_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ADDP Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_s32" target="_blank">vpadd_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ADDP Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_u8" target="_blank">vpadd_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ADDP Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_u16" target="_blank">vpadd_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>      | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ADDP Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_u32" target="_blank">vpadd_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ADDP Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_f32" target="_blank">vpadd_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FADDP Vd.2S,Vn.2S,Vm.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_s8" target="_blank">vpaddq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `ADDP Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_s16" target="_blank">vpaddq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ADDP Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_s32" target="_blank">vpaddq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ADDP Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_s64" target="_blank">vpaddq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ADDP Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_u8" target="_blank">vpaddq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `ADDP Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_u16" target="_blank">vpaddq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ADDP Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_u32" target="_blank">vpaddq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ADDP Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_u64" target="_blank">vpaddq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ADDP Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_f32" target="_blank">vpaddq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FADDP Vd.4S,Vn.4S,Vm.4S`   | `Vd.4S -> result`  | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_f64" target="_blank">vpaddq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FADDP Vd.2D,Vn.2D,Vm.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddd_s64" target="_blank">vpaddd_s64</a>(int64x2_t a)</code>                                                                               | `a -> Vn.2D`                   | `ADDP Dd,Vn.2D`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddd_u64" target="_blank">vpaddd_u64</a>(uint64x2_t a)</code>                                                                             | `a -> Vn.2D`                   | `ADDP Dd,Vn.2D`             | `Dd -> result`     | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadds_f32" target="_blank">vpadds_f32</a>(float32x2_t a)</code>                                                                           | `a -> Vn.2S`                   | `FADDP Sd,Vn.2S`            | `Sd -> result`     | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddd_f64" target="_blank">vpaddd_f64</a>(float64x2_t a)</code>                                                                           | `a -> Vn.2D`                   | `FADDP Dd,Vn.2D`            | `Dd -> result`     | `A64`                     |

##### Pairwise addition and widen

| Intrinsic                                                                                                                                                                                                                              | Argument preparation          | AArch64 Instruction   | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|-----------------------|-------------------|---------------------------|
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_s8" target="_blank">vpaddl_s8</a>(int8x8_t a)</code>                                                                               | `a -> Vn.8B`                  | `SADDLP Vd.4H,Vn.8B`  | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_s8" target="_blank">vpaddlq_s8</a>(int8x16_t a)</code>                                                                            | `a -> Vn.16B`                 | `SADDLP Vd.8H,Vn.16B` | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_s16" target="_blank">vpaddl_s16</a>(int16x4_t a)</code>                                                                            | `a -> Vn.4H`                  | `SADDLP Vd.2S,Vn.4H`  | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_s16" target="_blank">vpaddlq_s16</a>(int16x8_t a)</code>                                                                          | `a -> Vn.8H`                  | `SADDLP Vd.4S,Vn.8H`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_s32" target="_blank">vpaddl_s32</a>(int32x2_t a)</code>                                                                            | `a -> Vn.2S`                  | `SADDLP Vd.1D,Vn.2S`  | `Vd.1D -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_s32" target="_blank">vpaddlq_s32</a>(int32x4_t a)</code>                                                                          | `a -> Vn.4S`                  | `SADDLP Vd.2D,Vn.4S`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_u8" target="_blank">vpaddl_u8</a>(uint8x8_t a)</code>                                                                             | `a -> Vn.8B`                  | `UADDLP Vd.4H,Vn.8B`  | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_u8" target="_blank">vpaddlq_u8</a>(uint8x16_t a)</code>                                                                          | `a -> Vn.16B`                 | `UADDLP Vd.8H,Vn.16B` | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_u16" target="_blank">vpaddl_u16</a>(uint16x4_t a)</code>                                                                          | `a -> Vn.4H`                  | `UADDLP Vd.2S,Vn.4H`  | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_u16" target="_blank">vpaddlq_u16</a>(uint16x8_t a)</code>                                                                        | `a -> Vn.8H`                  | `UADDLP Vd.4S,Vn.8H`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_u32" target="_blank">vpaddl_u32</a>(uint32x2_t a)</code>                                                                          | `a -> Vn.2S`                  | `UADDLP Vd.1D,Vn.2S`  | `Vd.1D -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_u32" target="_blank">vpaddlq_u32</a>(uint32x4_t a)</code>                                                                        | `a -> Vn.4S`                  | `UADDLP Vd.2D,Vn.4S`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_s8" target="_blank">vpadal_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>         | `a -> Vd.4H`<br>`b -> Vn.8B`  | `SADALP Vd.4H,Vn.8B`  | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_s8" target="_blank">vpadalq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vd.8H`<br>`b -> Vn.16B` | `SADALP Vd.8H,Vn.16B` | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_s16" target="_blank">vpadal_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>      | `a -> Vd.2S`<br>`b -> Vn.4H`  | `SADALP Vd.2S,Vn.4H`  | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_s16" target="_blank">vpadalq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vd.4S`<br>`b -> Vn.8H`  | `SADALP Vd.4S,Vn.8H`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_s32" target="_blank">vpadal_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>      | `a -> Vd.1D`<br>`b -> Vn.2S`  | `SADALP Vd.1D,Vn.2S`  | `Vd.1D -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_s32" target="_blank">vpadalq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vd.2D`<br>`b -> Vn.4S`  | `SADALP Vd.2D,Vn.4S`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_u8" target="_blank">vpadal_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>      | `a -> Vd.4H`<br>`b -> Vn.8B`  | `UADALP Vd.4H,Vn.8B`  | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_u8" target="_blank">vpadalq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vd.8H`<br>`b -> Vn.16B` | `UADALP Vd.8H,Vn.16B` | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_u16" target="_blank">vpadal_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>   | `a -> Vd.2S`<br>`b -> Vn.4H`  | `UADALP Vd.2S,Vn.4H`  | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_u16" target="_blank">vpadalq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`  | `UADALP Vd.4S,Vn.8H`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_u32" target="_blank">vpadal_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>   | `a -> Vd.1D`<br>`b -> Vn.2S`  | `UADALP Vd.1D,Vn.2S`  | `Vd.1D -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_u32" target="_blank">vpadalq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`  | `UADALP Vd.2D,Vn.4S`  | `Vd.2D -> result` | `v7/A32/A64`              |

##### Pairwise maximum

| Intrinsic                                                                                                                                                                                                                               | Argument preparation           | AArch64 Instruction          | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_s8" target="_blank">vpmax_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SMAXP Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_s16" target="_blank">vpmax_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SMAXP Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_s32" target="_blank">vpmax_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SMAXP Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_u8" target="_blank">vpmax_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UMAXP Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_u16" target="_blank">vpmax_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>      | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UMAXP Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_u32" target="_blank">vpmax_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UMAXP Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_f32" target="_blank">vpmax_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FMAXP Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_s8" target="_blank">vpmaxq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `SMAXP Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_s16" target="_blank">vpmaxq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SMAXP Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_s32" target="_blank">vpmaxq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SMAXP Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_u8" target="_blank">vpmaxq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `UMAXP Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_u16" target="_blank">vpmaxq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UMAXP Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_u32" target="_blank">vpmaxq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UMAXP Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_f32" target="_blank">vpmaxq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FMAXP Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_f64" target="_blank">vpmaxq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FMAXP Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxs_f32" target="_blank">vpmaxs_f32</a>(float32x2_t a)</code>                                                                           | `a -> Vn.2S`                   | `FMAXP Sd,Vn.2S`             | `Sd -> result`     | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxqd_f64" target="_blank">vpmaxqd_f64</a>(float64x2_t a)</code>                                                                         | `a -> Vn.2D`                   | `FMAXP Dd,Vn.2D`             | `Dd -> result`     | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnms_f32" target="_blank">vpmaxnms_f32</a>(float32x2_t a)</code>                                                                       | `a -> Vn.2S`                   | `FMAXNMP Sd,Vn.2S`           | `Sd -> result`     | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnmqd_f64" target="_blank">vpmaxnmqd_f64</a>(float64x2_t a)</code>                                                                     | `a -> Vn.2D`                   | `FMAXNMP Dd,Vn.2D`           | `Dd -> result`     | `A64`                     |

##### Pairwise minimum

| Intrinsic                                                                                                                                                                                                                               | Argument preparation           | AArch64 Instruction          | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_s8" target="_blank">vpmin_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SMINP Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_s16" target="_blank">vpmin_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SMINP Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_s32" target="_blank">vpmin_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SMINP Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_u8" target="_blank">vpmin_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UMINP Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_u16" target="_blank">vpmin_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>      | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UMINP Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_u32" target="_blank">vpmin_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UMINP Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_f32" target="_blank">vpmin_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FMINP Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_s8" target="_blank">vpminq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `SMINP Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_s16" target="_blank">vpminq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SMINP Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_s32" target="_blank">vpminq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SMINP Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_u8" target="_blank">vpminq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `UMINP Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_u16" target="_blank">vpminq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>    | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UMINP Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_u32" target="_blank">vpminq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UMINP Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_f32" target="_blank">vpminq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FMINP Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_f64" target="_blank">vpminq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FMINP Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmins_f32" target="_blank">vpmins_f32</a>(float32x2_t a)</code>                                                                           | `a -> Vn.2S`                   | `FMINP Sd,Vn.2S`             | `Sd -> result`     | `A64`                     |

##### Pairwise maximum (IEEE754)

| Intrinsic                                                                                                                                                                                                                                   | Argument preparation         | AArch64 Instruction         | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------|-------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnm_f32" target="_blank">vpmaxnm_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S` | `FMAXNMP Vd.2S,Vn.2S,Vm.2S` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnmq_f32" target="_blank">vpmaxnmq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `FMAXNMP Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnmq_f64" target="_blank">vpmaxnmq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `FMAXNMP Vd.2D,Vn.2D,Vm.2D` | `Vd.2D -> result` | `A64`                     |

##### Pairwise minimum (IEEE754)

| Intrinsic                                                                                                                                                                                                                                   | Argument preparation         | AArch64 Instruction         | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------|-------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnm_f32" target="_blank">vpminnm_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S` | `FMINNMP Vd.2S,Vn.2S,Vm.2S` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnmq_f32" target="_blank">vpminnmq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `FMINNMP Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnmq_f64" target="_blank">vpminnmq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `FMINNMP Vd.2D,Vn.2D,Vm.2D` | `Vd.2D -> result` | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminqd_f64" target="_blank">vpminqd_f64</a>(float64x2_t a)</code>                                                                             | `a -> Vn.2D`                 | `FMINP Dd,Vn.2D`            | `Dd -> result`    | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnms_f32" target="_blank">vpminnms_f32</a>(float32x2_t a)</code>                                                                           | `a -> Vn.2S`                 | `FMINNMP Sd,Vn.2S`          | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnmqd_f64" target="_blank">vpminnmqd_f64</a>(float64x2_t a)</code>                                                                         | `a -> Vn.2D`                 | `FMINNMP Dd,Vn.2D`          | `Dd -> result`    | `A64`                     |

#### Across vector arithmetic

##### Addition across vector

| Intrinsic                                                                                                                                                     | Argument preparation         | AArch64 Instruction                           | Result              | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------------------------|---------------------|---------------------------|
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_s8" target="_blank">vaddv_s8</a>(int8x8_t a)</code>           | `a -> Vn.8B`                 | `ADDV Bd,Vn.8B`                               | `Bd -> result`      | `A64`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s8" target="_blank">vaddvq_s8</a>(int8x16_t a)</code>        | `a -> Vn.16B`                | `ADDV Bd,Vn.16B`                              | `Bd -> result`      | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_s16" target="_blank">vaddv_s16</a>(int16x4_t a)</code>       | `a -> Vn.4H`                 | `ADDV Hd,Vn.4H`                               | `Hd -> result`      | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s16" target="_blank">vaddvq_s16</a>(int16x8_t a)</code>     | `a -> Vn.8H`                 | `ADDV Hd,Vn.8H`                               | `Hd -> result`      | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_s32" target="_blank">vaddv_s32</a>(int32x2_t a)</code>       | `a -> Vn.2S`<br>`a -> Vm.2S` | `ADDP  Vd.2S,Vn.2S,Vm.2S`                     | `Vd.S[0] -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s32" target="_blank">vaddvq_s32</a>(int32x4_t a)</code>     | `a -> Vn.4S`                 | `ADDV Sd,Vn.4S`                               | `Sd -> result`      | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s64" target="_blank">vaddvq_s64</a>(int64x2_t a)</code>     | `a -> Vn.2D`                 | `ADDP Dd,Vn.2D`                               | `Dd -> result`      | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_u8" target="_blank">vaddv_u8</a>(uint8x8_t a)</code>         | `a -> Vn.8B`                 | `ADDV Bd,Vn.8B`                               | `Bd -> result`      | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_u8" target="_blank">vaddvq_u8</a>(uint8x16_t a)</code>      | `a -> Vn.16B`                | `ADDV Bd,Vn.16B`                              | `Bd -> result`      | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_u16" target="_blank">vaddv_u16</a>(uint16x4_t a)</code>     | `a -> Vn.4H`                 | `ADDV Hd,Vn.4H`                               | `Hd -> result`      | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_u16" target="_blank">vaddvq_u16</a>(uint16x8_t a)</code>   | `a -> Vn.8H`                 | `ADDV Hd,Vn.8H`                               | `Hd -> result`      | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_u32" target="_blank">vaddv_u32</a>(uint32x2_t a)</code>     | `a -> Vn.2S`<br>`a -> Vm.2S` | `ADDP  Vd.2S,Vn.2S,Vm.2S`                     | `Vd.S[0] -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_u32" target="_blank">vaddvq_u32</a>(uint32x4_t a)</code>   | `a -> Vn.4S`                 | `ADDV Sd,Vn.4S`                               | `Sd -> result`      | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_u64" target="_blank">vaddvq_u64</a>(uint64x2_t a)</code>   | `a -> Vn.2D`                 | `ADDP Dd,Vn.2D`                               | `Dd -> result`      | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_f32" target="_blank">vaddv_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`                 | `FADDP Sd,Vn.2S`                              | `Sd -> result`      | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_f32" target="_blank">vaddvq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`<br>`a -> Vm.4S` | `FADDP Vt.4S,Vn.4S,Vm.4S`<br>`FADDP Sd,Vt.2S` | `Sd -> result`      | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_f64" target="_blank">vaddvq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`                 | `FADDP Dd,Vn.2D`                              | `Dd -> result`      | `A64`                     |

##### Addition across vector widening

| Intrinsic                                                                                                                                                     | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_s8" target="_blank">vaddlv_s8</a>(int8x8_t a)</code>        | `a -> Vn.8B`           | `SADDLV Hd,Vn.8B`     | `Hd -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_s8" target="_blank">vaddlvq_s8</a>(int8x16_t a)</code>     | `a -> Vn.16B`          | `SADDLV Hd,Vn.16B`    | `Hd -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_s16" target="_blank">vaddlv_s16</a>(int16x4_t a)</code>     | `a -> Vn.4H`           | `SADDLV Sd,Vn.4H`     | `Sd -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_s16" target="_blank">vaddlvq_s16</a>(int16x8_t a)</code>   | `a -> Vn.8H`           | `SADDLV Sd,Vn.8H`     | `Sd -> result` | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_s32" target="_blank">vaddlv_s32</a>(int32x2_t a)</code>     | `a -> Vn.2S`           | `SADDLP Vd.1D,Vn.2S`  | `Dd -> result` | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_s32" target="_blank">vaddlvq_s32</a>(int32x4_t a)</code>   | `a -> Vn.4S`           | `SADDLV Dd,Vn.4S`     | `Dd -> result` | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_u8" target="_blank">vaddlv_u8</a>(uint8x8_t a)</code>      | `a -> Vn.8B`           | `UADDLV Hd,Vn.8B`     | `Hd -> result` | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_u8" target="_blank">vaddlvq_u8</a>(uint8x16_t a)</code>   | `a -> Vn.16B`          | `UADDLV Hd,Vn.16B`    | `Hd -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_u16" target="_blank">vaddlv_u16</a>(uint16x4_t a)</code>   | `a -> Vn.4H`           | `UADDLV Sd,Vn.4H`     | `Sd -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_u16" target="_blank">vaddlvq_u16</a>(uint16x8_t a)</code> | `a -> Vn.8H`           | `UADDLV Sd,Vn.8H`     | `Sd -> result` | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_u32" target="_blank">vaddlv_u32</a>(uint32x2_t a)</code>   | `a -> Vn.2S`           | `UADDLP Vd.1D,Vn.2S`  | `Dd -> result` | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_u32" target="_blank">vaddlvq_u32</a>(uint32x4_t a)</code> | `a -> Vn.4S`           | `UADDLV Dd,Vn.4S`     | `Dd -> result` | `A64`                     |

##### Maximum across vector

| Intrinsic                                                                                                                                                     | Argument preparation         | AArch64 Instruction        | Result              | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|----------------------------|---------------------|---------------------------|
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_s8" target="_blank">vmaxv_s8</a>(int8x8_t a)</code>           | `a -> Vn.8B`                 | `SMAXV Bd,Vn.8B`           | `Bd -> result`      | `A64`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_s8" target="_blank">vmaxvq_s8</a>(int8x16_t a)</code>        | `a -> Vn.16B`                | `SMAXV Bd,Vn.16B`          | `Bd -> result`      | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_s16" target="_blank">vmaxv_s16</a>(int16x4_t a)</code>       | `a -> Vn.4H`                 | `SMAXV Hd,Vn.4H`           | `Hd -> result`      | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_s16" target="_blank">vmaxvq_s16</a>(int16x8_t a)</code>     | `a -> Vn.8H`                 | `SMAXV Hd,Vn.8H`           | `Hd -> result`      | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_s32" target="_blank">vmaxv_s32</a>(int32x2_t a)</code>       | `a -> Vn.2S`<br>`a -> Vm.2S` | `SMAXP  Vd.2S,Vn.2S,Vm.2S` | `Vd.S[0] -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_s32" target="_blank">vmaxvq_s32</a>(int32x4_t a)</code>     | `a -> Vn.4S`                 | `SMAXV Sd,Vn.4S`           | `Sd -> result`      | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_u8" target="_blank">vmaxv_u8</a>(uint8x8_t a)</code>         | `a -> Vn.8B`                 | `UMAXV Bd,Vn.8B`           | `Bd -> result`      | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_u8" target="_blank">vmaxvq_u8</a>(uint8x16_t a)</code>      | `a -> Vn.16B`                | `UMAXV Bd,Vn.16B`          | `Bd -> result`      | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_u16" target="_blank">vmaxv_u16</a>(uint16x4_t a)</code>     | `a -> Vn.4H`                 | `UMAXV Hd,Vn.4H`           | `Hd -> result`      | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_u16" target="_blank">vmaxvq_u16</a>(uint16x8_t a)</code>   | `a -> Vn.8H`                 | `UMAXV Hd,Vn.8H`           | `Hd -> result`      | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_u32" target="_blank">vmaxv_u32</a>(uint32x2_t a)</code>     | `a -> Vn.2S`<br>`a -> Vm.2S` | `UMAXP  Vd.2S,Vn.2S,Vm.2S` | `Vd.S[0] -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_u32" target="_blank">vmaxvq_u32</a>(uint32x4_t a)</code>   | `a -> Vn.4S`                 | `UMAXV Sd,Vn.4S`           | `Sd -> result`      | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_f32" target="_blank">vmaxv_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`                 | `FMAXP Sd,Vn.2S`           | `Sd -> result`      | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_f32" target="_blank">vmaxvq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`                 | `FMAXV Sd,Vn.4S`           | `Sd -> result`      | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_f64" target="_blank">vmaxvq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`                 | `FMAXP Dd,Vn.2D`           | `Dd -> result`      | `A64`                     |

##### Minimum across vector

| Intrinsic                                                                                                                                                     | Argument preparation         | AArch64 Instruction        | Result              | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|----------------------------|---------------------|---------------------------|
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_s8" target="_blank">vminv_s8</a>(int8x8_t a)</code>           | `a -> Vn.8B`                 | `SMINV Bd,Vn.8B`           | `Bd -> result`      | `A64`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_s8" target="_blank">vminvq_s8</a>(int8x16_t a)</code>        | `a -> Vn.16B`                | `SMINV Bd,Vn.16B`          | `Bd -> result`      | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_s16" target="_blank">vminv_s16</a>(int16x4_t a)</code>       | `a -> Vn.4H`                 | `SMINV Hd,Vn.4H`           | `Hd -> result`      | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_s16" target="_blank">vminvq_s16</a>(int16x8_t a)</code>     | `a -> Vn.8H`                 | `SMINV Hd,Vn.8H`           | `Hd -> result`      | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_s32" target="_blank">vminv_s32</a>(int32x2_t a)</code>       | `a -> Vn.2S`<br>`a -> Vm.2S` | `SMINP  Vd.2S,Vn.2S,Vm.2S` | `Vd.S[0] -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_s32" target="_blank">vminvq_s32</a>(int32x4_t a)</code>     | `a -> Vn.4S`                 | `SMINV Sd,Vn.4S`           | `Sd -> result`      | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_u8" target="_blank">vminv_u8</a>(uint8x8_t a)</code>         | `a -> Vn.8B`                 | `UMINV Bd,Vn.8B`           | `Bd -> result`      | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_u8" target="_blank">vminvq_u8</a>(uint8x16_t a)</code>      | `a -> Vn.16B`                | `UMINV Bd,Vn.16B`          | `Bd -> result`      | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_u16" target="_blank">vminv_u16</a>(uint16x4_t a)</code>     | `a -> Vn.4H`                 | `UMINV Hd,Vn.4H`           | `Hd -> result`      | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_u16" target="_blank">vminvq_u16</a>(uint16x8_t a)</code>   | `a -> Vn.8H`                 | `UMINV Hd,Vn.8H`           | `Hd -> result`      | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_u32" target="_blank">vminv_u32</a>(uint32x2_t a)</code>     | `a -> Vn.2S`<br>`a -> Vm.2S` | `UMINP  Vd.2S,Vn.2S,Vm.2S` | `Vd.S[0] -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_u32" target="_blank">vminvq_u32</a>(uint32x4_t a)</code>   | `a -> Vn.4S`                 | `UMINV Sd,Vn.4S`           | `Sd -> result`      | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_f32" target="_blank">vminv_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`                 | `FMINP Sd,Vn.2S`           | `Sd -> result`      | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_f32" target="_blank">vminvq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`                 | `FMINV Sd,Vn.4S`           | `Sd -> result`      | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_f64" target="_blank">vminvq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`                 | `FMINP Dd,Vn.2D`           | `Dd -> result`      | `A64`                     |

##### Maximum across vector (IEEE754)

| Intrinsic                                                                                                                                                         | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmv_f32" target="_blank">vmaxnmv_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FMAXNMP Sd,Vn.2S`    | `Sd -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmvq_f32" target="_blank">vmaxnmvq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FMAXNMV Sd,Vn.4S`    | `Sd -> result` | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmvq_f64" target="_blank">vmaxnmvq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FMAXNMP  Dd,Vn.2D`   | `Dd -> result` | `A64`                     |

##### Minimum across vector (IEEE754)

| Intrinsic                                                                                                                                                         | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmv_f32" target="_blank">vminnmv_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FMINNMP  Sd,Vn.2S`   | `Sd -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmvq_f32" target="_blank">vminnmvq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FMINNMV Sd,Vn.4S`    | `Sd -> result` | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmvq_f64" target="_blank">vminnmvq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FMINNMP  Dd,Vn.2D`   | `Dd -> result` | `A64`                     |

### Compare

#### Bitwise equal

| Intrinsic                                                                                                                                                                                                                            | Argument preparation           | AArch64 Instruction         | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|--------------------|---------------------------|
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s8" target="_blank">vceq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>            | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMEQ Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s8" target="_blank">vceqq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMEQ Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s16" target="_blank">vceq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMEQ Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s16" target="_blank">vceqq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMEQ Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s32" target="_blank">vceq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>       | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMEQ Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s32" target="_blank">vceqq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>     | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMEQ Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u8" target="_blank">vceq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>          | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMEQ Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u8" target="_blank">vceqq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMEQ Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u16" target="_blank">vceq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>     | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMEQ Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u16" target="_blank">vceqq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMEQ Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u32" target="_blank">vceq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>     | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMEQ Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u32" target="_blank">vceqq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>   | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMEQ Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_f32" target="_blank">vceq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FCMEQ Vd.2S,Vn.2S,Vm.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_f32" target="_blank">vceqq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FCMEQ Vd.4S,Vn.4S,Vm.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_p8" target="_blank">vceq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>          | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMEQ Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_p8" target="_blank">vceqq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMEQ Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s64" target="_blank">vceq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `CMEQ Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s64" target="_blank">vceqq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>     | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMEQ Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u64" target="_blank">vceq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>     | `a -> Dn`<br>`b -> Dm`         | `CMEQ Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u64" target="_blank">vceqq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>   | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMEQ Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_p64" target="_blank">vceq_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t b)</code>     | `a -> Dn`<br>`b -> Dm`         | `CMEQ Dd,Dn,Dm`             | `Dd -> result`     | `A32/A64`                 |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_p64" target="_blank">vceqq_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b)</code>   | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMEQ Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A32/A64`                 |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_f64" target="_blank">vceq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FCMEQ Dd,Dn,Dm`            | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_f64" target="_blank">vceqq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FCMEQ Vd.2D,Vn.2D,Vm.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqd_s64" target="_blank">vceqd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>           | `a -> Dn`<br>`b -> Dm`         | `CMEQ Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqd_u64" target="_blank">vceqd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `CMEQ Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqs_f32" target="_blank">vceqs_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`         | `FCMEQ Sd,Sn,Sm`            | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqd_f64" target="_blank">vceqd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `FCMEQ Dd,Dn,Dm`            | `Dd -> result`     | `A64`                     |

#### Bitwise equal to zero

| Intrinsic                                                                                                                                                      | Argument preparation   | AArch64 Instruction     | Result             | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-------------------------|--------------------|---------------------------|
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_s8" target="_blank">vceqz_s8</a>(int8x8_t a)</code>         | `a -> Vn.8B`           | `CMEQ Vd.8B,Vn.8B,#0`   | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_s8" target="_blank">vceqzq_s8</a>(int8x16_t a)</code>     | `a -> Vn.16B`          | `CMEQ Vd.16B,Vn.16B,#0` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_s16" target="_blank">vceqz_s16</a>(int16x4_t a)</code>     | `a -> Vn.4H`           | `CMEQ Vd.4H,Vn.4H,#0`   | `Vd.4H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_s16" target="_blank">vceqzq_s16</a>(int16x8_t a)</code>   | `a -> Vn.8H`           | `CMEQ Vd.8H,Vn.8H,#0`   | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_s32" target="_blank">vceqz_s32</a>(int32x2_t a)</code>     | `a -> Vn.2S`           | `CMEQ Vd.2S,Vn.2S,#0`   | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_s32" target="_blank">vceqzq_s32</a>(int32x4_t a)</code>   | `a -> Vn.4S`           | `CMEQ Vd.4S,Vn.4S,#0`   | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_u8" target="_blank">vceqz_u8</a>(uint8x8_t a)</code>        | `a -> Vn.8B`           | `CMEQ Vd.8B,Vn.8B,#0`   | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_u8" target="_blank">vceqzq_u8</a>(uint8x16_t a)</code>    | `a -> Vn.16B`          | `CMEQ Vd.16B,Vn.16B,#0` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_u16" target="_blank">vceqz_u16</a>(uint16x4_t a)</code>    | `a -> Vn.4H`           | `CMEQ Vd.4H,Vn.4H,#0`   | `Vd.4H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_u16" target="_blank">vceqzq_u16</a>(uint16x8_t a)</code>  | `a -> Vn.8H`           | `CMEQ Vd.8H,Vn.8H,#0`   | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_u32" target="_blank">vceqz_u32</a>(uint32x2_t a)</code>    | `a -> Vn.2S`           | `CMEQ Vd.2S,Vn.2S,#0`   | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_u32" target="_blank">vceqzq_u32</a>(uint32x4_t a)</code>  | `a -> Vn.4S`           | `CMEQ Vd.4S,Vn.4S,#0`   | `Vd.4S -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_f32" target="_blank">vceqz_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FCMEQ Vd.2S,Vn.2S,#0`  | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_f32" target="_blank">vceqzq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FCMEQ Vd.4S,Vn.4S,#0`  | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_p8" target="_blank">vceqz_p8</a>(poly8x8_t a)</code>        | `a -> Vn.8B`           | `CMEQ Vd.8B,Vn.8B,#0`   | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_p8" target="_blank">vceqzq_p8</a>(poly8x16_t a)</code>    | `a -> Vn.16B`          | `CMEQ Vd.16B,Vn.16B,#0` | `Vd.16B -> result` | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_s64" target="_blank">vceqz_s64</a>(int64x1_t a)</code>     | `a -> Dn`              | `CMEQ Dd,Dn,#0`         | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_s64" target="_blank">vceqzq_s64</a>(int64x2_t a)</code>   | `a -> Vn.2D`           | `CMEQ Vd.2D,Vn.2D,#0`   | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_u64" target="_blank">vceqz_u64</a>(uint64x1_t a)</code>    | `a -> Dn`              | `CMEQ Dd,Dn,#0`         | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_u64" target="_blank">vceqzq_u64</a>(uint64x2_t a)</code>  | `a -> Vn.2D`           | `CMEQ Vd.2D,Vn.2D,#0`   | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_p64" target="_blank">vceqz_p64</a>(poly64x1_t a)</code>    | `a -> Dn`              | `CMEQ Dd,Dn,#0`         | `Dd -> result`     | `A32/A64`                 |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_p64" target="_blank">vceqzq_p64</a>(poly64x2_t a)</code>  | `a -> Vn.2D`           | `CMEQ Vd.2D,Vn.2D,#0`   | `Vd.2D -> result`  | `A32/A64`                 |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_f64" target="_blank">vceqz_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FCMEQ Dd,Dn,#0`        | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_f64" target="_blank">vceqzq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FCMEQ Vd.2D,Vn.2D,#0`  | `Vd.2D -> result`  | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzd_s64" target="_blank">vceqzd_s64</a>(int64_t a)</code>       | `a -> Dn`              | `CMEQ Dd,Dn,#0`         | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzd_u64" target="_blank">vceqzd_u64</a>(uint64_t a)</code>      | `a -> Dn`              | `CMEQ Dd,Dn,#0`         | `Dd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzs_f32" target="_blank">vceqzs_f32</a>(float32_t a)</code>     | `a -> Sn`              | `FCMEQ Sd,Sn,#0`        | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzd_f64" target="_blank">vceqzd_f64</a>(float64_t a)</code>     | `a -> Dn`              | `FCMEQ Dd,Dn,#0`        | `Dd -> result`     | `A64`                     |

#### Greater than or equal to

| Intrinsic                                                                                                                                                                                                                            | Argument preparation           | AArch64 Instruction         | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|--------------------|---------------------------|
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s8" target="_blank">vcge_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>            | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMGE Vd.8B,Vm.8B,Vn.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s8" target="_blank">vcgeq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMGE Vd.16B,Vm.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s16" target="_blank">vcge_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMGE Vd.4H,Vm.4H,Vn.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s16" target="_blank">vcgeq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMGE Vd.8H,Vm.8H,Vn.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s32" target="_blank">vcge_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>       | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMGE Vd.2S,Vm.2S,Vn.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s32" target="_blank">vcgeq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>     | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMGE Vd.4S,Vm.4S,Vn.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u8" target="_blank">vcge_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>          | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMHS Vd.8B,Vm.8B,Vn.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u8" target="_blank">vcgeq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMHS Vd.16B,Vm.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u16" target="_blank">vcge_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>     | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMHS Vd.4H,Vm.4H,Vn.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u16" target="_blank">vcgeq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMHS Vd.8H,Vm.8H,Vn.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u32" target="_blank">vcge_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>     | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMHS Vd.2S,Vm.2S,Vn.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u32" target="_blank">vcgeq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>   | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMHS Vd.4S,Vm.4S,Vn.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_f32" target="_blank">vcge_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FCMGE Vd.2S,Vm.2S,Vn.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_f32" target="_blank">vcgeq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FCMGE Vd.4S,Vm.4S,Vn.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s64" target="_blank">vcge_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `CMGE Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s64" target="_blank">vcgeq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>     | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMGE Vd.2D,Vm.2D,Vn.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u64" target="_blank">vcge_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>     | `a -> Dn`<br>`b -> Dm`         | `CMHS Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u64" target="_blank">vcgeq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>   | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMHS Vd.2D,Vm.2D,Vn.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_f64" target="_blank">vcge_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FCMGE Dd,Dn,Dm`            | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_f64" target="_blank">vcgeq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FCMGE Vd.2D,Vm.2D,Vn.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcged_s64" target="_blank">vcged_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>           | `a -> Dn`<br>`b -> Dm`         | `CMGE Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcged_u64" target="_blank">vcged_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `CMHS Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcges_f32" target="_blank">vcges_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`         | `FCMGE Sd,Sn,Sm`            | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcged_f64" target="_blank">vcged_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `FCMGE Dd,Dn,Dm`            | `Dd -> result`     | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_s8" target="_blank">vcgez_s8</a>(int8x8_t a)</code>                                                                               | `a -> Vn.8B`                   | `CMGE Vd.8B,Vn.8B,#0`       | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_s8" target="_blank">vcgezq_s8</a>(int8x16_t a)</code>                                                                           | `a -> Vn.16B`                  | `CMGE Vd.16B,Vn.16B,#0`     | `Vd.16B -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_s16" target="_blank">vcgez_s16</a>(int16x4_t a)</code>                                                                           | `a -> Vn.4H`                   | `CMGE Vd.4H,Vn.4H,#0`       | `Vd.4H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_s16" target="_blank">vcgezq_s16</a>(int16x8_t a)</code>                                                                         | `a -> Vn.8H`                   | `CMGE Vd.8H,Vn.8H,#0`       | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_s32" target="_blank">vcgez_s32</a>(int32x2_t a)</code>                                                                           | `a -> Vn.2S`                   | `CMGE Vd.2S,Vn.2S,#0`       | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_s32" target="_blank">vcgezq_s32</a>(int32x4_t a)</code>                                                                         | `a -> Vn.4S`                   | `CMGE Vd.4S,Vn.4S,#0`       | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_s64" target="_blank">vcgez_s64</a>(int64x1_t a)</code>                                                                           | `a -> Dn`                      | `CMGE Dd,Dn,#0`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_s64" target="_blank">vcgezq_s64</a>(int64x2_t a)</code>                                                                         | `a -> Vn.2D`                   | `CMGE Vd.2D,Vn.2D,#0`       | `Vd.2D -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_f32" target="_blank">vcgez_f32</a>(float32x2_t a)</code>                                                                         | `a -> Vn.2S`                   | `FCMGE Vd.2S,Vn.2S,#0`      | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_f32" target="_blank">vcgezq_f32</a>(float32x4_t a)</code>                                                                       | `a -> Vn.4S`                   | `FCMGE Vd.4S,Vn.4S,#0`      | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_f64" target="_blank">vcgez_f64</a>(float64x1_t a)</code>                                                                         | `a -> Dn`                      | `FCMGE Dd,Dn,#0`            | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_f64" target="_blank">vcgezq_f64</a>(float64x2_t a)</code>                                                                       | `a -> Vn.2D`                   | `FCMGE Vd.2D,Vn.2D,#0`      | `Vd.2D -> result`  | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezd_s64" target="_blank">vcgezd_s64</a>(int64_t a)</code>                                                                             | `a -> Dn`                      | `CMGE Dd,Dn,#0`             | `Dd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezs_f32" target="_blank">vcgezs_f32</a>(float32_t a)</code>                                                                           | `a -> Sn`                      | `FCMGE Sd,Sn,#0`            | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezd_f64" target="_blank">vcgezd_f64</a>(float64_t a)</code>                                                                           | `a -> Dn`                      | `FCMGE Dd,Dn,#0`            | `Dd -> result`     | `A64`                     |

#### Less than or equal to

| Intrinsic                                                                                                                                                                                                                            | Argument preparation           | AArch64 Instruction         | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|--------------------|---------------------------|
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s8" target="_blank">vcle_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>            | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMGE Vd.8B,Vm.8B,Vn.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s8" target="_blank">vcleq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMGE Vd.16B,Vm.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s16" target="_blank">vcle_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMGE Vd.4H,Vm.4H,Vn.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s16" target="_blank">vcleq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMGE Vd.8H,Vm.8H,Vn.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s32" target="_blank">vcle_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>       | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMGE Vd.2S,Vm.2S,Vn.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s32" target="_blank">vcleq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>     | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMGE Vd.4S,Vm.4S,Vn.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u8" target="_blank">vcle_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>          | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMHS Vd.8B,Vm.8B,Vn.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u8" target="_blank">vcleq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMHS Vd.16B,Vm.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u16" target="_blank">vcle_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>     | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMHS Vd.4H,Vm.4H,Vn.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u16" target="_blank">vcleq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMHS Vd.8H,Vm.8H,Vn.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u32" target="_blank">vcle_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>     | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMHS Vd.2S,Vm.2S,Vn.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u32" target="_blank">vcleq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>   | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMHS Vd.4S,Vm.4S,Vn.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_f32" target="_blank">vcle_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FCMGE Vd.2S,Vm.2S,Vn.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_f32" target="_blank">vcleq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FCMGE Vd.4S,Vm.4S,Vn.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s64" target="_blank">vcle_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `CMGE Dd,Dm,Dn`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s64" target="_blank">vcleq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>     | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMGE Vd.2D,Vm.2D,Vn.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u64" target="_blank">vcle_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>     | `a -> Dn`<br>`b -> Dm`         | `CMHS Dd,Dm,Dn`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u64" target="_blank">vcleq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>   | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMHS Vd.2D,Vm.2D,Vn.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_f64" target="_blank">vcle_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FCMGE Dd,Dm,Dn`            | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_f64" target="_blank">vcleq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FCMGE Vd.2D,Vm.2D,Vn.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcled_s64" target="_blank">vcled_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>           | `a -> Dn`<br>`b -> Dm`         | `CMGE Dd,Dm,Dn`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcled_u64" target="_blank">vcled_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `CMHS Dd,Dm,Dn`             | `Dd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcles_f32" target="_blank">vcles_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`         | `FCMGE Sd,Sm,Sn`            | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcled_f64" target="_blank">vcled_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `FCMGE Dd,Dm,Dn`            | `Dd -> result`     | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_s8" target="_blank">vclez_s8</a>(int8x8_t a)</code>                                                                               | `a -> Vn.8B`                   | `CMLE Vd.8B,Vn.8B,#0`       | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_s8" target="_blank">vclezq_s8</a>(int8x16_t a)</code>                                                                           | `a -> Vn.16B`                  | `CMLE Vd.16B,Vn.16B,#0`     | `Vd.16B -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_s16" target="_blank">vclez_s16</a>(int16x4_t a)</code>                                                                           | `a -> Vn.4H`                   | `CMLE Vd.4H,Vn.4H,#0`       | `Vd.4H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_s16" target="_blank">vclezq_s16</a>(int16x8_t a)</code>                                                                         | `a -> Vn.8H`                   | `CMLE Vd.8H,Vn.8H,#0`       | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_s32" target="_blank">vclez_s32</a>(int32x2_t a)</code>                                                                           | `a -> Vn.2S`                   | `CMLE Vd.2S,Vn.2S,#0`       | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_s32" target="_blank">vclezq_s32</a>(int32x4_t a)</code>                                                                         | `a -> Vn.4S`                   | `CMLE Vd.4S,Vn.4S,#0`       | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_s64" target="_blank">vclez_s64</a>(int64x1_t a)</code>                                                                           | `a -> Dn`                      | `CMLE Dd,Dn,#0`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_s64" target="_blank">vclezq_s64</a>(int64x2_t a)</code>                                                                         | `a -> Vn.2D`                   | `CMLE Vd.2D,Vn.2D,#0`       | `Vd.2D -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_f32" target="_blank">vclez_f32</a>(float32x2_t a)</code>                                                                         | `a -> Vn.2S`                   | `CMLE Vd.2S,Vn.2S,#0`       | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_f32" target="_blank">vclezq_f32</a>(float32x4_t a)</code>                                                                       | `a -> Vn.4S`                   | `FCMLE Vd.4S,Vn.4S,#0`      | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_f64" target="_blank">vclez_f64</a>(float64x1_t a)</code>                                                                         | `a -> Dn`                      | `FCMLE Dd,Dn,#0`            | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_f64" target="_blank">vclezq_f64</a>(float64x2_t a)</code>                                                                       | `a -> Vn.2D`                   | `FCMLE Vd.2D,Vn.2D,#0`      | `Vd.2D -> result`  | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezd_s64" target="_blank">vclezd_s64</a>(int64_t a)</code>                                                                             | `a -> Dn`                      | `CMLE Dd,Dn,#0`             | `Dd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezs_f32" target="_blank">vclezs_f32</a>(float32_t a)</code>                                                                           | `a -> Sn`                      | `FCMLE Sd,Sn,#0`            | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezd_f64" target="_blank">vclezd_f64</a>(float64_t a)</code>                                                                           | `a -> Dn`                      | `FCMLE Dd,Dn,#0`            | `Dd -> result`     | `A64`                     |

#### Greater than

| Intrinsic                                                                                                                                                                                                                            | Argument preparation           | AArch64 Instruction         | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|--------------------|---------------------------|
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s8" target="_blank">vcgt_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>            | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMGT Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s8" target="_blank">vcgtq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMGT Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s16" target="_blank">vcgt_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMGT Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s16" target="_blank">vcgtq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMGT Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s32" target="_blank">vcgt_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>       | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMGT Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s32" target="_blank">vcgtq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>     | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMGT Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u8" target="_blank">vcgt_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>          | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMHI Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u8" target="_blank">vcgtq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMHI Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u16" target="_blank">vcgt_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>     | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMHI Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u16" target="_blank">vcgtq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMHI Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u32" target="_blank">vcgt_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>     | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMHI Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u32" target="_blank">vcgtq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>   | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMHI Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_f32" target="_blank">vcgt_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FCMGT Vd.2S,Vn.2S,Vm.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_f32" target="_blank">vcgtq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FCMGT Vd.4S,Vn.4S,Vm.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s64" target="_blank">vcgt_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `CMGT Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s64" target="_blank">vcgtq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>     | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMGT Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u64" target="_blank">vcgt_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>     | `a -> Dn`<br>`b -> Dm`         | `CMHI Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u64" target="_blank">vcgtq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>   | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMHI Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_f64" target="_blank">vcgt_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FCMGT Dd,Dn,Dm`            | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_f64" target="_blank">vcgtq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FCMGT Vd.2D,Vn.2D,Vm.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtd_s64" target="_blank">vcgtd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>           | `a -> Dn`<br>`b -> Dm`         | `CMGT Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtd_u64" target="_blank">vcgtd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `CMHI Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgts_f32" target="_blank">vcgts_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`         | `FCMGT Sd,Sn,Sm`            | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtd_f64" target="_blank">vcgtd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `FCMGT Dd,Dn,Dm`            | `Dd -> result`     | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_s8" target="_blank">vcgtz_s8</a>(int8x8_t a)</code>                                                                               | `a -> Vn.8B`                   | `CMGT Vd.8B,Vn.8B,#0`       | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_s8" target="_blank">vcgtzq_s8</a>(int8x16_t a)</code>                                                                           | `a -> Vn.16B`                  | `CMGT Vd.16B,Vn.16B,#0`     | `Vd.16B -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_s16" target="_blank">vcgtz_s16</a>(int16x4_t a)</code>                                                                           | `a -> Vn.4H`                   | `CMGT Vd.4H,Vn.4H,#0`       | `Vd.4H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_s16" target="_blank">vcgtzq_s16</a>(int16x8_t a)</code>                                                                         | `a -> Vn.8H`                   | `CMGT Vd.8H,Vn.8H,#0`       | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_s32" target="_blank">vcgtz_s32</a>(int32x2_t a)</code>                                                                           | `a -> Vn.2S`                   | `CMGT Vd.2S,Vn.2S,#0`       | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_s32" target="_blank">vcgtzq_s32</a>(int32x4_t a)</code>                                                                         | `a -> Vn.4S`                   | `CMGT Vd.4S,Vn.4S,#0`       | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_s64" target="_blank">vcgtz_s64</a>(int64x1_t a)</code>                                                                           | `a -> Dn`                      | `CMGT Dd,Dn,#0`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_s64" target="_blank">vcgtzq_s64</a>(int64x2_t a)</code>                                                                         | `a -> Vn.2D`                   | `CMGT Vd.2D,Vn.2D,#0`       | `Vd.2D -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_f32" target="_blank">vcgtz_f32</a>(float32x2_t a)</code>                                                                         | `a -> Vn.2S`                   | `FCMGT Vd.2S,Vn.2S,#0`      | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_f32" target="_blank">vcgtzq_f32</a>(float32x4_t a)</code>                                                                       | `a -> Vn.4S`                   | `FCMGT Vd.4S,Vn.4S,#0`      | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_f64" target="_blank">vcgtz_f64</a>(float64x1_t a)</code>                                                                         | `a -> Dn`                      | `FCMGT Dd,Dn,#0`            | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_f64" target="_blank">vcgtzq_f64</a>(float64x2_t a)</code>                                                                       | `a -> Vn.2D`                   | `FCMGT Vd.2D,Vn.2D,#0`      | `Vd.2D -> result`  | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzd_s64" target="_blank">vcgtzd_s64</a>(int64_t a)</code>                                                                             | `a -> Dn`                      | `CMGT Dd,Dn,#0`             | `Dd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzs_f32" target="_blank">vcgtzs_f32</a>(float32_t a)</code>                                                                           | `a -> Sn`                      | `FCMGT Sd,Sn,#0`            | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzd_f64" target="_blank">vcgtzd_f64</a>(float64_t a)</code>                                                                           | `a -> Dn`                      | `FCMGT Dd,Dn,#0`            | `Dd -> result`     | `A64`                     |

#### Less than

| Intrinsic                                                                                                                                                                                                                            | Argument preparation           | AArch64 Instruction         | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|--------------------|---------------------------|
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s8" target="_blank">vclt_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>            | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMGT Vd.8B,Vm.8B,Vn.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s8" target="_blank">vcltq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMGT Vd.16B,Vm.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s16" target="_blank">vclt_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMGT Vd.4H,Vm.4H,Vn.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s16" target="_blank">vcltq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMGT Vd.8H,Vm.8H,Vn.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s32" target="_blank">vclt_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>       | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMGT Vd.2S,Vm.2S,Vn.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s32" target="_blank">vcltq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>     | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMGT Vd.4S,Vm.4S,Vn.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u8" target="_blank">vclt_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>          | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMHI Vd.8B,Vm.8B,Vn.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u8" target="_blank">vcltq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMHI Vd.16B,Vm.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u16" target="_blank">vclt_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>     | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMHI Vd.4H,Vm.4H,Vn.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u16" target="_blank">vcltq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMHI Vd.8H,Vm.8H,Vn.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u32" target="_blank">vclt_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>     | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMHI Vd.2S,Vm.2S,Vn.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u32" target="_blank">vcltq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>   | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMHI Vd.4S,Vm.4S,Vn.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_f32" target="_blank">vclt_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `FCMGT Vd.2S,Vm.2S,Vn.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_f32" target="_blank">vcltq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `FCMGT Vd.4S,Vm.4S,Vn.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s64" target="_blank">vclt_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `CMGT Dd,Dm,Dn`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s64" target="_blank">vcltq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>     | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMGT Vd.2D,Vm.2D,Vn.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u64" target="_blank">vclt_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>     | `a -> Dn`<br>`b -> Dm`         | `CMHI Dd,Dm,Dn`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u64" target="_blank">vcltq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>   | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMHI Vd.2D,Vm.2D,Vn.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_f64" target="_blank">vclt_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `FCMGT Dd,Dm,Dn`            | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_f64" target="_blank">vcltq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `FCMGT Vd.2D,Vm.2D,Vn.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltd_s64" target="_blank">vcltd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>           | `a -> Dn`<br>`b -> Dm`         | `CMGT Dd,Dm,Dn`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltd_u64" target="_blank">vcltd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `CMHI Dd,Dm,Dn`             | `Dd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclts_f32" target="_blank">vclts_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`         | `FCMGT Sd,Sm,Sn`            | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltd_f64" target="_blank">vcltd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `FCMGT Dd,Dm,Dn`            | `Dd -> result`     | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_s8" target="_blank">vcltz_s8</a>(int8x8_t a)</code>                                                                               | `a -> Vn.8B`                   | `CMLT Vd.8B,Vn.8B,#0`       | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_s8" target="_blank">vcltzq_s8</a>(int8x16_t a)</code>                                                                           | `a -> Vn.16B`                  | `CMLT Vd.16B,Vn.16B,#0`     | `Vd.16B -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_s16" target="_blank">vcltz_s16</a>(int16x4_t a)</code>                                                                           | `a -> Vn.4H`                   | `CMLT Vd.4H,Vn.4H,#0`       | `Vd.4H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_s16" target="_blank">vcltzq_s16</a>(int16x8_t a)</code>                                                                         | `a -> Vn.8H`                   | `CMLT Vd.8H,Vn.8H,#0`       | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_s32" target="_blank">vcltz_s32</a>(int32x2_t a)</code>                                                                           | `a -> Vn.2S`                   | `CMLT Vd.2S,Vn.2S,#0`       | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_s32" target="_blank">vcltzq_s32</a>(int32x4_t a)</code>                                                                         | `a -> Vn.4S`                   | `CMLT Vd.4S,Vn.4S,#0`       | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_s64" target="_blank">vcltz_s64</a>(int64x1_t a)</code>                                                                           | `a -> Dn`                      | `CMLT Dd,Dn,#0`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_s64" target="_blank">vcltzq_s64</a>(int64x2_t a)</code>                                                                         | `a -> Vn.2D`                   | `CMLT Vd.2D,Vn.2D,#0`       | `Vd.2D -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_f32" target="_blank">vcltz_f32</a>(float32x2_t a)</code>                                                                         | `a -> Vn.2S`                   | `FCMLT Vd.2S,Vn.2S,#0`      | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_f32" target="_blank">vcltzq_f32</a>(float32x4_t a)</code>                                                                       | `a -> Vn.4S`                   | `FCMLT Vd.4S,Vn.4S,#0`      | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_f64" target="_blank">vcltz_f64</a>(float64x1_t a)</code>                                                                         | `a -> Dn`                      | `FCMLT Dd,Dn,#0`            | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_f64" target="_blank">vcltzq_f64</a>(float64x2_t a)</code>                                                                       | `a -> Vn.2D`                   | `FCMLT Vd.2D,Vn.2D,#0`      | `Vd.2D -> result`  | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzd_s64" target="_blank">vcltzd_s64</a>(int64_t a)</code>                                                                             | `a -> Dn`                      | `CMLT Dd,Dn,#0`             | `Dd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzs_f32" target="_blank">vcltzs_f32</a>(float32_t a)</code>                                                                           | `a -> Sn`                      | `FCMLT Sd,Sn,#0`            | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzd_f64" target="_blank">vcltzd_f64</a>(float64_t a)</code>                                                                           | `a -> Dn`                      | `FCMLT Dd,Dn,#0`            | `Dd -> result`     | `A64`                     |

#### Absolute greater than or equal to

| Intrinsic                                                                                                                                                                                                                              | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcage_f32" target="_blank">vcage_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S` | `FACGE Vd.2S,Vn.2S,Vm.2S` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcageq_f32" target="_blank">vcageq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `FACGE Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcage_f64" target="_blank">vcage_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`       | `FACGE Dd,Dn,Dm`          | `Dd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcageq_f64" target="_blank">vcageq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `FACGE Vd.2D,Vn.2D,Vm.2D` | `Vd.2D -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcages_f32" target="_blank">vcages_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`       | `FACGE Sd,Sn,Sm`          | `Sd -> result`    | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaged_f64" target="_blank">vcaged_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`       | `FACGE Dd,Dn,Dm`          | `Dd -> result`    | `A64`                     |

#### Absolute less than or equal to

| Intrinsic                                                                                                                                                                                                                              | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcale_f32" target="_blank">vcale_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S` | `FACGE Vd.2S,Vm.2S,Vn.2S` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaleq_f32" target="_blank">vcaleq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `FACGE Vd.4S,Vm.4S,Vn.4S` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcale_f64" target="_blank">vcale_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`       | `FACGE Dd,Dm,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaleq_f64" target="_blank">vcaleq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `FACGE Vd.2D,Vm.2D,Vn.2D` | `Vd.2D -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcales_f32" target="_blank">vcales_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`       | `FACGE Sd,Sm,Sn`          | `Sd -> result`    | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaled_f64" target="_blank">vcaled_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`       | `FACGE Dd,Dm,Dn`          | `Dd -> result`    | `A64`                     |

#### Absolute greater than

| Intrinsic                                                                                                                                                                                                                              | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagt_f32" target="_blank">vcagt_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S` | `FACGT Vd.2S,Vn.2S,Vm.2S` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagtq_f32" target="_blank">vcagtq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `FACGT Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagt_f64" target="_blank">vcagt_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`       | `FACGT Dd,Dn,Dm`          | `Dd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagtq_f64" target="_blank">vcagtq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `FACGT Vd.2D,Vn.2D,Vm.2D` | `Vd.2D -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagts_f32" target="_blank">vcagts_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`       | `FACGT Sd,Sn,Sm`          | `Sd -> result`    | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagtd_f64" target="_blank">vcagtd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`       | `FACGT Dd,Dn,Dm`          | `Dd -> result`    | `A64`                     |

#### Absolute less than

| Intrinsic                                                                                                                                                                                                                              | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalt_f32" target="_blank">vcalt_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S` | `FACGT Vd.2S,Vm.2S,Vn.2S` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaltq_f32" target="_blank">vcaltq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `FACGT Vd.4S,Vm.4S,Vn.4S` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalt_f64" target="_blank">vcalt_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`       | `FACGT Dd,Dm,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaltq_f64" target="_blank">vcaltq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `FACGT Vd.2D,Vn.2D,Vm.2D` | `Vd.2D -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalts_f32" target="_blank">vcalts_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>       | `a -> Sn`<br>`b -> Sm`       | `FACGT Sd,Sm,Sn`          | `Sd -> result`    | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaltd_f64" target="_blank">vcaltd_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>       | `a -> Dn`<br>`b -> Dm`       | `FACGT Dd,Dm,Dn`          | `Dd -> result`    | `A64`                     |

#### Bitwise not equal to zero

| Intrinsic                                                                                                                                                                                                                          | Argument preparation           | AArch64 Instruction          | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|--------------------|---------------------------|
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s8" target="_blank">vtst_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>          | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMTST Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s8" target="_blank">vtstq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMTST Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s16" target="_blank">vtst_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>     | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMTST Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s16" target="_blank">vtstq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMTST Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s32" target="_blank">vtst_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>     | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMTST Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s32" target="_blank">vtstq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>   | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMTST Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u8" target="_blank">vtst_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMTST Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u8" target="_blank">vtstq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMTST Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u16" target="_blank">vtst_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H`   | `CMTST Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u16" target="_blank">vtstq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H`   | `CMTST Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u32" target="_blank">vtst_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `CMTST Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u32" target="_blank">vtstq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `CMTST Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_p8" target="_blank">vtst_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `CMTST Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_p8" target="_blank">vtstq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `CMTST Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s64" target="_blank">vtst_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>     | `a -> Dn`<br>`b -> Dm`         | `CMTST Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s64" target="_blank">vtstq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>   | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMTST Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u64" target="_blank">vtst_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `CMTST Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u64" target="_blank">vtstq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMTST Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_p64" target="_blank">vtst_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `CMTST Dd,Dn,Dm`             | `Dd -> result`     | `A32/A64`                 |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_p64" target="_blank">vtstq_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `CMTST Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `A32/A64`                 |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstd_s64" target="_blank">vtstd_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `CMTST Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstd_u64" target="_blank">vtstd_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `CMTST Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |

### Shift

#### Left

##### Vector shift left

| Intrinsic                                                                                                                                                                                                                             | Argument preparation           | AArch64 Instruction         | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s8" target="_blank">vshl_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SSHL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s8" target="_blank">vshlq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `SSHL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s16" target="_blank">vshl_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SSHL Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s16" target="_blank">vshlq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SSHL Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s32" target="_blank">vshl_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SSHL Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s32" target="_blank">vshlq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SSHL Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s64" target="_blank">vshl_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `SSHL Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s64" target="_blank">vshlq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `SSHL Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u8" target="_blank">vshl_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>            | `a -> Vn.8B`<br>`b -> Vm.8B`   | `USHL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u8" target="_blank">vshlq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B` | `USHL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u16" target="_blank">vshl_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H`   | `USHL Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u16" target="_blank">vshlq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H`   | `USHL Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u32" target="_blank">vshl_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>       | `a -> Vn.2S`<br>`b -> Vm.2S`   | `USHL Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u32" target="_blank">vshlq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>     | `a -> Vn.4S`<br>`b -> Vm.4S`   | `USHL Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u64" target="_blank">vshl_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `USHL Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u64" target="_blank">vshlq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>     | `a -> Vn.2D`<br>`b -> Vm.2D`   | `USHL Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshld_s64" target="_blank">vshld_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>             | `a -> Dn`<br>`b -> Dm`         | `SSHL Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshld_u64" target="_blank">vshld_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>           | `a -> Dn`<br>`b -> Dm`         | `USHL Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s8" target="_blank">vshl_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Vn.8B`<br>`0 <= n <= 7`  | `SHL Vd.8B,Vn.8B,#n`        | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s8" target="_blank">vshlq_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.16B`<br>`0 <= n <= 7` | `SHL Vd.16B,Vn.16B,#n`      | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s16" target="_blank">vshl_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.4H`<br>`0 <= n <= 15` | `SHL Vd.4H,Vn.4H,#n`        | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s16" target="_blank">vshlq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.8H`<br>`0 <= n <= 15` | `SHL Vd.8H,Vn.8H,#n`        | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s32" target="_blank">vshl_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.2S`<br>`0 <= n <= 31` | `SHL Vd.2S,Vn.2S,#n`        | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s32" target="_blank">vshlq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4S`<br>`0 <= n <= 31` | `SHL Vd.4S,Vn.4S,#n`        | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s64" target="_blank">vshl_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Dn`<br>`0 <= n <= 63`    | `SHL Dd,Dn,#n`              | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s64" target="_blank">vshlq_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.2D`<br>`0 <= n <= 63` | `SHL Vd.2D,Vn.2D,#n`        | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u8" target="_blank">vshl_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Vn.8B`<br>`0 <= n <= 7`  | `SHL Vd.8B,Vn.8B,#n`        | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u8" target="_blank">vshlq_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.16B`<br>`0 <= n <= 7` | `SHL Vd.16B,Vn.16B,#n`      | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u16" target="_blank">vshl_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4H`<br>`0 <= n <= 15` | `SHL Vd.4H,Vn.4H,#n`        | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u16" target="_blank">vshlq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.8H`<br>`0 <= n <= 15` | `SHL Vd.8H,Vn.8H,#n`        | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u32" target="_blank">vshl_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.2S`<br>`0 <= n <= 31` | `SHL Vd.2S,Vn.2S,#n`        | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u32" target="_blank">vshlq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.4S`<br>`0 <= n <= 31` | `SHL Vd.4S,Vn.4S,#n`        | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u64" target="_blank">vshl_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Dn`<br>`0 <= n <= 63`    | `SHL Dd,Dn,#n`              | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u64" target="_blank">vshlq_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.2D`<br>`0 <= n <= 63` | `SHL Vd.2D,Vn.2D,#n`        | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshld_n_s64" target="_blank">vshld_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Dn`<br>`0 <= n <= 63`    | `SHL Dd,Dn,#n`              | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshld_n_u64" target="_blank">vshld_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Dn`<br>`0 <= n <= 63`    | `SHL Dd,Dn,#n`              | `Dd -> result`     | `A64`                     |

##### Vector saturating shift left

| Intrinsic                                                                                                                                                                                                                                | Argument preparation           | AArch64 Instruction          | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s8" target="_blank">vqshl_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>               | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SQSHL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s8" target="_blank">vqshlq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>          | `a -> Vn.16B`<br>`b -> Vm.16B` | `SQSHL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s16" target="_blank">vqshl_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>          | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SQSHL Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s16" target="_blank">vqshlq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>        | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SQSHL Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s32" target="_blank">vqshl_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>          | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SQSHL Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s32" target="_blank">vqshlq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>        | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SQSHL Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s64" target="_blank">vqshl_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>          | `a -> Dn`<br>`b -> Dm`         | `SQSHL Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s64" target="_blank">vqshlq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>        | `a -> Vn.2D`<br>`b -> Vm.2D`   | `SQSHL Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u8" target="_blank">vqshl_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>             | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UQSHL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u8" target="_blank">vqshlq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>        | `a -> Vn.16B`<br>`b -> Vm.16B` | `UQSHL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u16" target="_blank">vqshl_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>        | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UQSHL Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u16" target="_blank">vqshlq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>      | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UQSHL Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u32" target="_blank">vqshl_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>        | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UQSHL Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u32" target="_blank">vqshlq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>      | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UQSHL Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u64" target="_blank">vqshl_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>        | `a -> Dn`<br>`b -> Dm`         | `UQSHL Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u64" target="_blank">vqshlq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>      | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UQSHL Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlb_s8" target="_blank">vqshlb_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                   | `a -> Bn`<br>`b -> Bm`         | `SQSHL Bd,Bn,Bm`             | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlh_s16" target="_blank">vqshlh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>              | `a -> Hn`<br>`b -> Hm`         | `SQSHL Hd,Hn,Hm`             | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshls_s32" target="_blank">vqshls_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>              | `a -> Sn`<br>`b -> Sm`         | `SQSHL Sd,Sn,Sm`             | `Sd -> result`     | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshld_s64" target="_blank">vqshld_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>              | `a -> Dn`<br>`b -> Dm`         | `SQSHL Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlb_u8" target="_blank">vqshlb_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>                 | `a -> Bn`<br>`b -> Bm`         | `UQSHL Bd,Bn,Bm`             | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlh_u16" target="_blank">vqshlh_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>            | `a -> Hn`<br>`b -> Hm`         | `UQSHL Hd,Hn,Hm`             | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshls_u32" target="_blank">vqshls_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>            | `a -> Sn`<br>`b -> Sm`         | `UQSHL Sd,Sn,Sm`             | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshld_u64" target="_blank">vqshld_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>            | `a -> Dn`<br>`b -> Dm`         | `UQSHL Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s8" target="_blank">vqshl_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Vn.8B`<br>`0 <= n <= 7`  | `SQSHL Vd.8B,Vn.8B,#n`       | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s8" target="_blank">vqshlq_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vn.16B`<br>`0 <= n <= 7` | `SQSHL Vd.16B,Vn.16B,#n`     | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s16" target="_blank">vqshl_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vn.4H`<br>`0 <= n <= 15` | `SQSHL Vd.4H,Vn.4H,#n`       | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s16" target="_blank">vqshlq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vn.8H`<br>`0 <= n <= 15` | `SQSHL Vd.8H,Vn.8H,#n`       | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s32" target="_blank">vqshl_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vn.2S`<br>`0 <= n <= 31` | `SQSHL Vd.2S,Vn.2S,#n`       | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s32" target="_blank">vqshlq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vn.4S`<br>`0 <= n <= 31` | `SQSHL Vd.4S,Vn.4S,#n`       | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s64" target="_blank">vqshl_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Dn`<br>`0 <= n <= 63`    | `SQSHL Dd,Dn,#n`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s64" target="_blank">vqshlq_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vn.2D`<br>`0 <= n <= 63` | `SQSHL Vd.2D,Vn.2D,#n`       | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u8" target="_blank">vqshl_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>        | `a -> Vn.8B`<br>`0 <= n <= 7`  | `UQSHL Vd.8B,Vn.8B,#n`       | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u8" target="_blank">vqshlq_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vn.16B`<br>`0 <= n <= 7` | `UQSHL Vd.16B,Vn.16B,#n`     | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u16" target="_blank">vqshl_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vn.4H`<br>`0 <= n <= 15` | `UQSHL Vd.4H,Vn.4H,#n`       | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u16" target="_blank">vqshlq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Vn.8H`<br>`0 <= n <= 15` | `UQSHL Vd.8H,Vn.8H,#n`       | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u32" target="_blank">vqshl_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vn.2S`<br>`0 <= n <= 31` | `UQSHL Vd.2S,Vn.2S,#n`       | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u32" target="_blank">vqshlq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Vn.4S`<br>`0 <= n <= 31` | `UQSHL Vd.4S,Vn.4S,#n`       | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u64" target="_blank">vqshl_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Dn`<br>`0 <= n <= 63`    | `UQSHL Dd,Dn,#n`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u64" target="_blank">vqshlq_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Vn.2D`<br>`0 <= n <= 63` | `UQSHL Vd.2D,Vn.2D,#n`       | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlb_n_s8" target="_blank">vqshlb_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>            | `a -> Bn`<br>`0 <= n <= 7`     | `SQSHL Bd,Bn,#n`             | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlh_n_s16" target="_blank">vqshlh_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>        | `a -> Hn`<br>`0 <= n <= 15`    | `SQSHL Hd,Hn,#n`             | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshls_n_s32" target="_blank">vqshls_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>        | `a -> Sn`<br>`0 <= n <= 31`    | `SQSHL Sd,Sn,#n`             | `Sd -> result`     | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshld_n_s64" target="_blank">vqshld_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>        | `a -> Dn`<br>`0 <= n <= 63`    | `SQSHL Dd,Dn,#n`             | `Dd -> result`     | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlb_n_u8" target="_blank">vqshlb_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Bn`<br>`0 <= n <= 7`     | `UQSHL Bd,Bn,#n`             | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlh_n_u16" target="_blank">vqshlh_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Hn`<br>`0 <= n <= 15`    | `UQSHL Hd,Hn,#n`             | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshls_n_u32" target="_blank">vqshls_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Sn`<br>`0 <= n <= 31`    | `UQSHL Sd,Sn,#n`             | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshld_n_u64" target="_blank">vqshld_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Dn`<br>`0 <= n <= 63`    | `UQSHL Dd,Dn,#n`             | `Dd -> result`     | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s8" target="_blank">vqshlu_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Vn.8B`<br>`0 <= n <= 7`  | `SQSHLU Vd.8B,Vn.8B,#n`      | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s8" target="_blank">vqshluq_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.16B`<br>`0 <= n <= 7` | `SQSHLU Vd.16B,Vn.16B,#n`    | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s16" target="_blank">vqshlu_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4H`<br>`0 <= n <= 15` | `SQSHLU Vd.4H,Vn.4H,#n`      | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s16" target="_blank">vqshluq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.8H`<br>`0 <= n <= 15` | `SQSHLU Vd.8H,Vn.8H,#n`      | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s32" target="_blank">vqshlu_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.2S`<br>`0 <= n <= 31` | `SQSHLU Vd.2S,Vn.2S,#n`      | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s32" target="_blank">vqshluq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.4S`<br>`0 <= n <= 31` | `SQSHLU Vd.4S,Vn.4S,#n`      | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s64" target="_blank">vqshlu_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Dn`<br>`0 <= n <= 63`    | `SQSHLU Dd,Dn,#n`            | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s64" target="_blank">vqshluq_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.2D`<br>`0 <= n <= 63` | `SQSHLU Vd.2D,Vn.2D,#n`      | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlub_n_s8" target="_blank">vqshlub_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Bn`<br>`0 <= n <= 7`     | `SQSHLU Bd,Bn,#n`            | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluh_n_s16" target="_blank">vqshluh_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Hn`<br>`0 <= n <= 15`    | `SQSHLU Hd,Hn,#n`            | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlus_n_s32" target="_blank">vqshlus_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Sn`<br>`0 <= n <= 31`    | `SQSHLU Sd,Sn,#n`            | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlud_n_s64" target="_blank">vqshlud_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Dn`<br>`0 <= n <= 63`    | `SQSHLU Dd,Dn,#n`            | `Dd -> result`     | `A64`                     |

##### Vector rounding shift left

| Intrinsic                                                                                                                                                                                                                           | Argument preparation           | AArch64 Instruction          | Result             | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s8" target="_blank">vrshl_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>          | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SRSHL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s8" target="_blank">vrshlq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B` | `SRSHL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s16" target="_blank">vrshl_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>     | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SRSHL Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s16" target="_blank">vrshlq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SRSHL Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s32" target="_blank">vrshl_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>     | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SRSHL Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s32" target="_blank">vrshlq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>   | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SRSHL Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s64" target="_blank">vrshl_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>     | `a -> Dn`<br>`b -> Dm`         | `SRSHL Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s64" target="_blank">vrshlq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>   | `a -> Vn.2D`<br>`b -> Vm.2D`   | `SRSHL Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u8" target="_blank">vrshl_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `URSHL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u8" target="_blank">vrshlq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `URSHL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u16" target="_blank">vrshl_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H`   | `URSHL Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u16" target="_blank">vrshlq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H`   | `URSHL Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u32" target="_blank">vrshl_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `URSHL Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u32" target="_blank">vrshlq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `URSHL Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u64" target="_blank">vrshl_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `URSHL Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u64" target="_blank">vrshlq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `URSHL Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshld_s64" target="_blank">vrshld_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `SRSHL Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshld_u64" target="_blank">vrshld_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `URSHL Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |

##### Vector saturating rounding shift left

| Intrinsic                                                                                                                                                                                                                             | Argument preparation           | AArch64 Instruction           | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s8" target="_blank">vqrshl_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>          | `a -> Vn.8B`<br>`b -> Vm.8B`   | `SQRSHL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s8" target="_blank">vqrshlq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B` | `SQRSHL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s16" target="_blank">vqrshl_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>     | `a -> Vn.4H`<br>`b -> Vm.4H`   | `SQRSHL Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s16" target="_blank">vqrshlq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.8H`   | `SQRSHL Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s32" target="_blank">vqrshl_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>     | `a -> Vn.2S`<br>`b -> Vm.2S`   | `SQRSHL Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s32" target="_blank">vqrshlq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>   | `a -> Vn.4S`<br>`b -> Vm.4S`   | `SQRSHL Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s64" target="_blank">vqrshl_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>     | `a -> Dn`<br>`b -> Dm`         | `SQRSHL Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s64" target="_blank">vqrshlq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>   | `a -> Vn.2D`<br>`b -> Vm.2D`   | `SQRSHL Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u8" target="_blank">vqrshl_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UQRSHL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u8" target="_blank">vqrshlq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `UQRSHL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u16" target="_blank">vqrshl_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UQRSHL Vd.4H,Vn.4H,Vm.4H`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u16" target="_blank">vqrshlq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UQRSHL Vd.8H,Vn.8H,Vm.8H`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u32" target="_blank">vqrshl_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UQRSHL Vd.2S,Vn.2S,Vm.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u32" target="_blank">vqrshlq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UQRSHL Vd.4S,Vn.4S,Vm.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u64" target="_blank">vqrshl_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>   | `a -> Dn`<br>`b -> Dm`         | `UQRSHL Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u64" target="_blank">vqrshlq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UQRSHL Vd.2D,Vn.2D,Vm.2D`    | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlb_s8" target="_blank">vqrshlb_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>              | `a -> Bn`<br>`b -> Bm`         | `SQRSHL Bd,Bn,Bm`             | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlh_s16" target="_blank">vqrshlh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>         | `a -> Hn`<br>`b -> Hm`         | `SQRSHL Hd,Hn,Hm`             | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshls_s32" target="_blank">vqrshls_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>         | `a -> Sn`<br>`b -> Sm`         | `SQRSHL Sd,Sn,Sm`             | `Sd -> result`     | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshld_s64" target="_blank">vqrshld_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>         | `a -> Dn`<br>`b -> Dm`         | `SQRSHL Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlb_u8" target="_blank">vqrshlb_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t b)</code>            | `a -> Bn`<br>`b -> Bm`         | `UQRSHL Bd,Bn,Bm`             | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlh_u16" target="_blank">vqrshlh_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>       | `a -> Hn`<br>`b -> Hm`         | `UQRSHL Hd,Hn,Hm`             | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshls_u32" target="_blank">vqrshls_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>       | `a -> Sn`<br>`b -> Sm`         | `UQRSHL Sd,Sn,Sm`             | `Sd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshld_u64" target="_blank">vqrshld_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b)</code>       | `a -> Dn`<br>`b -> Dm`         | `UQRSHL Dd,Dn,Dm`             | `Dd -> result`     | `A64`                     |

##### Vector shift left and widen

| Intrinsic                                                                                                                                                                                                                                       | Argument preparation           | AArch64 Instruction      | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|--------------------------|-------------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s8" target="_blank">vshll_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                | `a -> Vn.8B`<br>`0 <= n <= 7`  | `SSHLL Vd.8H,Vn.8B,#n`   | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s16" target="_blank">vshll_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>             | `a -> Vn.4H`<br>`0 <= n <= 15` | `SSHLL Vd.4S,Vn.4H,#n`   | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s32" target="_blank">vshll_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>             | `a -> Vn.2S`<br>`0 <= n <= 31` | `SSHLL Vd.2D,Vn.2S,#n`   | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u8" target="_blank">vshll_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>              | `a -> Vn.8B`<br>`0 <= n <= 7`  | `USHLL Vd.8H,Vn.8B,#n`   | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u16" target="_blank">vshll_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vn.4H`<br>`0 <= n <= 15` | `USHLL Vd.4S,Vn.4H,#n`   | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u32" target="_blank">vshll_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vn.2S`<br>`0 <= n <= 31` | `USHLL Vd.2D,Vn.2S,#n`   | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s8" target="_blank">vshll_high_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.16B`<br>`0 <= n <= 7` | `SSHLL2 Vd.8H,Vn.16B,#n` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s16" target="_blank">vshll_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.8H`<br>`0 <= n <= 15` | `SSHLL2 Vd.4S,Vn.8H,#n`  | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s32" target="_blank">vshll_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4S`<br>`0 <= n <= 31` | `SSHLL2 Vd.2D,Vn.4S,#n`  | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u8" target="_blank">vshll_high_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.16B`<br>`0 <= n <= 7` | `USHLL2 Vd.8H,Vn.16B,#n` | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u16" target="_blank">vshll_high_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.8H`<br>`0 <= n <= 15` | `USHLL2 Vd.4S,Vn.8H,#n`  | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u32" target="_blank">vshll_high_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.4S`<br>`0 <= n <= 31` | `USHLL2 Vd.2D,Vn.4S,#n`  | `Vd.2D -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s8" target="_blank">vshll_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                | `a -> Vn.8B`<br>`n == 8`       | `SHLL Vd.8H,Vn.8B,#n`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s16" target="_blank">vshll_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>             | `a -> Vn.4H`<br>`n == 16`      | `SHLL Vd.4S,Vn.4H,#n`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s32" target="_blank">vshll_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>             | `a -> Vn.2S`<br>`n == 32`      | `SHLL Vd.2D,Vn.2S,#n`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u8" target="_blank">vshll_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>              | `a -> Vn.8B`<br>`n == 8`       | `SHLL Vd.8H,Vn.8B,#n`    | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u16" target="_blank">vshll_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vn.4H`<br>`n == 16`      | `SHLL Vd.4S,Vn.4H,#n`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u32" target="_blank">vshll_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vn.2S`<br>`n == 32`      | `SHLL Vd.2D,Vn.2S,#n`    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s8" target="_blank">vshll_high_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.16B`<br>`n == 8`      | `SHLL2 Vd.8H,Vn.16B,#n`  | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s16" target="_blank">vshll_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.8H`<br>`n == 16`      | `SHLL2 Vd.4S,Vn.8H,#n`   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s32" target="_blank">vshll_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4S`<br>`n == 32`      | `SHLL2 Vd.2D,Vn.4S,#n`   | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u8" target="_blank">vshll_high_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.16B`<br>`n == 8`      | `SHLL2 Vd.8H,Vn.16B,#n`  | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u16" target="_blank">vshll_high_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.8H`<br>`n == 16`      | `SHLL2 Vd.4S,Vn.8H,#n`   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u32" target="_blank">vshll_high_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.4S`<br>`n == 32`      | `SHLL2 Vd.2D,Vn.4S,#n`   | `Vd.2D -> result` | `A64`                     |

##### Vector shift left and insert

| Intrinsic                                                                                                                                                                                                                                                                       | Argument preparation                            | AArch64 Instruction    | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_s8" target="_blank">vsli_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`0 <= n <= 7`   | `SLI Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_s8" target="_blank">vsliq_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`0 <= n <= 7` | `SLI Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_s16" target="_blank">vsli_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`0 <= n <= 15`  | `SLI Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_s16" target="_blank">vsliq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`0 <= n <= 15`  | `SLI Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_s32" target="_blank">vsli_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`0 <= n <= 31`  | `SLI Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_s32" target="_blank">vsliq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`0 <= n <= 31`  | `SLI Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_s64" target="_blank">vsli_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Dd`<br>`b -> Dn`<br>`0 <= n <= 63`        | `SLI Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_s64" target="_blank">vsliq_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`0 <= n <= 63`  | `SLI Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_u8" target="_blank">vsli_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>        | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`0 <= n <= 7`   | `SLI Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_u8" target="_blank">vsliq_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`0 <= n <= 7` | `SLI Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_u16" target="_blank">vsli_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`0 <= n <= 15`  | `SLI Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_u16" target="_blank">vsliq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`0 <= n <= 15`  | `SLI Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_u32" target="_blank">vsli_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`0 <= n <= 31`  | `SLI Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_u32" target="_blank">vsliq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`0 <= n <= 31`  | `SLI Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_u64" target="_blank">vsli_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Dd`<br>`b -> Dn`<br>`0 <= n <= 63`        | `SLI Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_u64" target="_blank">vsliq_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`0 <= n <= 63`  | `SLI Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_p64" target="_blank">vsli_n_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Dd`<br>`b -> Dn`<br>`0 <= n <= 63`        | `SLI Dd,Dn,#n`         | `Dd -> result`     | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_p64" target="_blank">vsliq_n_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`0 <= n <= 63`  | `SLI Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_p8" target="_blank">vsli_n_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>        | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`0 <= n <= 7`   | `SLI Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_p8" target="_blank">vsliq_n_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`0 <= n <= 7` | `SLI Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_p16" target="_blank">vsli_n_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`0 <= n <= 15`  | `SLI Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_p16" target="_blank">vsliq_n_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`0 <= n <= 15`  | `SLI Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vslid_n_s64" target="_blank">vslid_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Dd`<br>`b -> Dn`<br>`0 <= n <= 63`        | `SLI Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vslid_n_u64" target="_blank">vslid_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Dd`<br>`b -> Dn`<br>`0 <= n <= 63`        | `SLI Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |

#### Right

##### Vector shift right

| Intrinsic                                                                                                                                                                                                                             | Argument preparation           | AArch64 Instruction     | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s8" target="_blank">vshr_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Vn.8B`<br>`1 <= n <= 8`  | `SSHR Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s8" target="_blank">vshrq_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.16B`<br>`1 <= n <= 8` | `SSHR Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s16" target="_blank">vshr_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.4H`<br>`1 <= n <= 16` | `SSHR Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s16" target="_blank">vshrq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.8H`<br>`1 <= n <= 16` | `SSHR Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s32" target="_blank">vshr_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.2S`<br>`1 <= n <= 32` | `SSHR Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s32" target="_blank">vshrq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4S`<br>`1 <= n <= 32` | `SSHR Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s64" target="_blank">vshr_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Dn`<br>`1 <= n <= 64`    | `SSHR Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s64" target="_blank">vshrq_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.2D`<br>`1 <= n <= 64` | `SSHR Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u8" target="_blank">vshr_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Vn.8B`<br>`1 <= n <= 8`  | `USHR Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u8" target="_blank">vshrq_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.16B`<br>`1 <= n <= 8` | `USHR Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u16" target="_blank">vshr_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4H`<br>`1 <= n <= 16` | `USHR Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u16" target="_blank">vshrq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.8H`<br>`1 <= n <= 16` | `USHR Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u32" target="_blank">vshr_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.2S`<br>`1 <= n <= 32` | `USHR Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u32" target="_blank">vshrq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.4S`<br>`1 <= n <= 32` | `USHR Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u64" target="_blank">vshr_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Dn`<br>`1 <= n <= 64`    | `USHR Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u64" target="_blank">vshrq_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.2D`<br>`1 <= n <= 64` | `USHR Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrd_n_s64" target="_blank">vshrd_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Dn`<br>`1 <= n <= 64`    | `SSHR Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrd_n_u64" target="_blank">vshrd_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Dn`<br>`1 <= n <= 64`    | `USHR Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |

##### Vector rounding shift right

| Intrinsic                                                                                                                                                                                                                               | Argument preparation           | AArch64 Instruction      | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|--------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s8" target="_blank">vrshr_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Vn.8B`<br>`1 <= n <= 8`  | `SRSHR Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s8" target="_blank">vrshrq_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.16B`<br>`1 <= n <= 8` | `SRSHR Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s16" target="_blank">vrshr_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.4H`<br>`1 <= n <= 16` | `SRSHR Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s16" target="_blank">vrshrq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.8H`<br>`1 <= n <= 16` | `SRSHR Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s32" target="_blank">vrshr_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Vn.2S`<br>`1 <= n <= 32` | `SRSHR Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s32" target="_blank">vrshrq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4S`<br>`1 <= n <= 32` | `SRSHR Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s64" target="_blank">vrshr_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Dn`<br>`1 <= n <= 64`    | `SRSHR Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s64" target="_blank">vrshrq_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.2D`<br>`1 <= n <= 64` | `SRSHR Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u8" target="_blank">vrshr_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Vn.8B`<br>`1 <= n <= 8`  | `URSHR Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u8" target="_blank">vrshrq_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.16B`<br>`1 <= n <= 8` | `URSHR Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u16" target="_blank">vrshr_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4H`<br>`1 <= n <= 16` | `URSHR Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u16" target="_blank">vrshrq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.8H`<br>`1 <= n <= 16` | `URSHR Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u32" target="_blank">vrshr_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.2S`<br>`1 <= n <= 32` | `URSHR Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u32" target="_blank">vrshrq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.4S`<br>`1 <= n <= 32` | `URSHR Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u64" target="_blank">vrshr_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Dn`<br>`1 <= n <= 64`    | `URSHR Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u64" target="_blank">vrshrq_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.2D`<br>`1 <= n <= 64` | `URSHR Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrd_n_s64" target="_blank">vrshrd_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Dn`<br>`1 <= n <= 64`    | `SRSHR Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrd_n_u64" target="_blank">vrshrd_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `a -> Dn`<br>`1 <= n <= 64`    | `URSHR Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |

##### Vector shift right and accumulate

| Intrinsic                                                                                                                                                                                                                                                                       | Argument preparation                            | AArch64 Instruction     | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|-------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s8" target="_blank">vsra_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`1 <= n <= 8`   | `SSRA Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s8" target="_blank">vsraq_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`1 <= n <= 8` | `SSRA Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s16" target="_blank">vsra_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`1 <= n <= 16`  | `SSRA Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s16" target="_blank">vsraq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`1 <= n <= 16`  | `SSRA Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s32" target="_blank">vsra_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`1 <= n <= 32`  | `SSRA Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s32" target="_blank">vsraq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`1 <= n <= 32`  | `SSRA Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s64" target="_blank">vsra_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `SSRA Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s64" target="_blank">vsraq_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`1 <= n <= 64`  | `SSRA Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u8" target="_blank">vsra_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>        | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`1 <= n <= 8`   | `USRA Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u8" target="_blank">vsraq_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`1 <= n <= 8` | `USRA Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u16" target="_blank">vsra_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`1 <= n <= 16`  | `USRA Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u16" target="_blank">vsraq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`1 <= n <= 16`  | `USRA Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u32" target="_blank">vsra_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`1 <= n <= 32`  | `USRA Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u32" target="_blank">vsraq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`1 <= n <= 32`  | `USRA Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u64" target="_blank">vsra_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `USRA Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u64" target="_blank">vsraq_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`1 <= n <= 64`  | `USRA Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsrad_n_s64" target="_blank">vsrad_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `SSRA Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsrad_n_u64" target="_blank">vsrad_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `USRA Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |

##### Vector rounding shift right and accumulate

| Intrinsic                                                                                                                                                                                                                                                                         | Argument preparation                            | AArch64 Instruction      | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|--------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s8" target="_blank">vrsra_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`1 <= n <= 8`   | `SRSRA Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s8" target="_blank">vrsraq_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`1 <= n <= 8` | `SRSRA Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s16" target="_blank">vrsra_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`1 <= n <= 16`  | `SRSRA Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s16" target="_blank">vrsraq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`1 <= n <= 16`  | `SRSRA Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s32" target="_blank">vrsra_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`1 <= n <= 32`  | `SRSRA Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s32" target="_blank">vrsraq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`1 <= n <= 32`  | `SRSRA Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s64" target="_blank">vrsra_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `SRSRA Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s64" target="_blank">vrsraq_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`1 <= n <= 64`  | `SRSRA Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u8" target="_blank">vrsra_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>        | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`1 <= n <= 8`   | `URSRA Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u8" target="_blank">vrsraq_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`1 <= n <= 8` | `URSRA Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u16" target="_blank">vrsra_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`1 <= n <= 16`  | `URSRA Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u16" target="_blank">vrsraq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`1 <= n <= 16`  | `URSRA Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u32" target="_blank">vrsra_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`1 <= n <= 32`  | `URSRA Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u32" target="_blank">vrsraq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`1 <= n <= 32`  | `URSRA Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u64" target="_blank">vrsra_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `URSRA Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u64" target="_blank">vrsraq_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`1 <= n <= 64`  | `URSRA Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsrad_n_s64" target="_blank">vrsrad_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `SRSRA Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsrad_n_u64" target="_blank">vrsrad_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `URSRA Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |

##### Vector shift right and narrow

| Intrinsic                                                                                                                                                                                                                                                                                 | Argument preparation                           | AArch64 Instruction     | Result             | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|-------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_s16" target="_blank">vshrn_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Vn.8H`<br>`1 <= n <= 8`                  | `SHRN Vd.8B,Vn.8H,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_s32" target="_blank">vshrn_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                       | `a -> Vn.4S`<br>`1 <= n <= 16`                 | `SHRN Vd.4H,Vn.4S,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_s64" target="_blank">vshrn_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                       | `a -> Vn.2D`<br>`1 <= n <= 32`                 | `SHRN Vd.2S,Vn.2D,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_u16" target="_blank">vshrn_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                      | `a -> Vn.8H`<br>`1 <= n <= 8`                  | `SHRN Vd.8B,Vn.8H,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_u32" target="_blank">vshrn_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                     | `a -> Vn.4S`<br>`1 <= n <= 16`                 | `SHRN Vd.4H,Vn.4S,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_u64" target="_blank">vshrn_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                     | `a -> Vn.2D`<br>`1 <= n <= 32`                 | `SHRN Vd.2S,Vn.2D,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_s16" target="_blank">vshrn_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`1 <= n <= 8`  | `SHRN2 Vd.16B,Vn.8H,#n` | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_s32" target="_blank">vshrn_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`1 <= n <= 16` | `SHRN2 Vd.8H,Vn.4S,#n`  | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_s64" target="_blank">vshrn_high_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`1 <= n <= 32` | `SHRN2 Vd.4S,Vn.2D,#n`  | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_u16" target="_blank">vshrn_high_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`1 <= n <= 8`  | `SHRN2 Vd.16B,Vn.8H,#n` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_u32" target="_blank">vshrn_high_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`1 <= n <= 16` | `SHRN2 Vd.8H,Vn.4S,#n`  | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_u64" target="_blank">vshrn_high_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`1 <= n <= 32` | `SHRN2 Vd.4S,Vn.2D,#n`  | `Vd.4S -> result`  | `A64`                     |

##### Vector saturating shift right and narrow

| Intrinsic                                                                                                                                                                                                                                                                                    | Argument preparation                           | AArch64 Instruction        | Result             | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|----------------------------|--------------------|---------------------------|
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_n_s16" target="_blank">vqshrun_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                      | `a -> Vn.8H`<br>`1 <= n <= 8`                  | `SQSHRUN Vd.8B,Vn.8H,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_n_s32" target="_blank">vqshrun_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                     | `a -> Vn.4S`<br>`1 <= n <= 16`                 | `SQSHRUN Vd.4H,Vn.4S,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_n_s64" target="_blank">vqshrun_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                     | `a -> Vn.2D`<br>`1 <= n <= 32`                 | `SQSHRUN Vd.2S,Vn.2D,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrunh_n_s16" target="_blank">vqshrunh_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Hn`<br>`1 <= n <= 8`                     | `SQSHRUN Bd,Hn,#n`         | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshruns_n_s32" target="_blank">vqshruns_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                       | `a -> Sn`<br>`1 <= n <= 16`                    | `SQSHRUN Hd,Sn,#n`         | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrund_n_s64" target="_blank">vqshrund_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                       | `a -> Dn`<br>`1 <= n <= 32`                    | `SQSHRUN Sd,Dn,#n`         | `Sd -> result`     | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_high_n_s16" target="_blank">vqshrun_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`1 <= n <= 8`  | `SQSHRUN2 Vd.16B,Vn.8H,#n` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_high_n_s32" target="_blank">vqshrun_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`1 <= n <= 16` | `SQSHRUN2 Vd.8H,Vn.4S,#n`  | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_high_n_s64" target="_blank">vqshrun_high_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`1 <= n <= 32` | `SQSHRUN2 Vd.4S,Vn.2D,#n`  | `Vd.4S -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_s16" target="_blank">vqshrn_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                         | `a -> Vn.8H`<br>`1 <= n <= 8`                  | `SQSHRN Vd.8B,Vn.8H,#n`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_s32" target="_blank">vqshrn_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Vn.4S`<br>`1 <= n <= 16`                 | `SQSHRN Vd.4H,Vn.4S,#n`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_s64" target="_blank">vqshrn_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Vn.2D`<br>`1 <= n <= 32`                 | `SQSHRN Vd.2S,Vn.2D,#n`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_u16" target="_blank">vqshrn_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                       | `a -> Vn.8H`<br>`1 <= n <= 8`                  | `UQSHRN Vd.8B,Vn.8H,#n`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_u32" target="_blank">vqshrn_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                      | `a -> Vn.4S`<br>`1 <= n <= 16`                 | `UQSHRN Vd.4H,Vn.4S,#n`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_u64" target="_blank">vqshrn_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                      | `a -> Vn.2D`<br>`1 <= n <= 32`                 | `UQSHRN Vd.2S,Vn.2D,#n`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrnh_n_s16" target="_blank">vqshrnh_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                           | `a -> Hn`<br>`1 <= n <= 8`                     | `SQSHRN Bd,Hn,#n`          | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrns_n_s32" target="_blank">vqshrns_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                          | `a -> Sn`<br>`1 <= n <= 16`                    | `SQSHRN Hd,Sn,#n`          | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrnd_n_s64" target="_blank">vqshrnd_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                          | `a -> Dn`<br>`1 <= n <= 32`                    | `SQSHRN Sd,Dn,#n`          | `Sd -> result`     | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrnh_n_u16" target="_blank">vqshrnh_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                         | `a -> Hn`<br>`1 <= n <= 8`                     | `UQSHRN Bd,Hn,#n`          | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrns_n_u32" target="_blank">vqshrns_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Sn`<br>`1 <= n <= 16`                    | `UQSHRN Hd,Sn,#n`          | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrnd_n_u64" target="_blank">vqshrnd_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Dn`<br>`1 <= n <= 32`                    | `UQSHRN Sd,Dn,#n`          | `Sd -> result`     | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_s16" target="_blank">vqshrn_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`1 <= n <= 8`  | `SQSHRN2 Vd.16B,Vn.8H,#n`  | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_s32" target="_blank">vqshrn_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`1 <= n <= 16` | `SQSHRN2 Vd.8H,Vn.4S,#n`   | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_s64" target="_blank">vqshrn_high_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`1 <= n <= 32` | `SQSHRN2 Vd.4S,Vn.2D,#n`   | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_u16" target="_blank">vqshrn_high_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`1 <= n <= 8`  | `UQSHRN2 Vd.16B,Vn.8H,#n`  | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_u32" target="_blank">vqshrn_high_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`1 <= n <= 16` | `UQSHRN2 Vd.8H,Vn.4S,#n`   | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_u64" target="_blank">vqshrn_high_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`1 <= n <= 32` | `UQSHRN2 Vd.4S,Vn.2D,#n`   | `Vd.4S -> result`  | `A64`                     |

##### Vector saturating rounding shift right and narrow

| Intrinsic                                                                                                                                                                                                                                                                                      | Argument preparation                           | AArch64 Instruction         | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|-----------------------------|--------------------|---------------------------|
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_n_s16" target="_blank">vqrshrun_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                      | `a -> Vn.8H`<br>`1 <= n <= 8`                  | `SQRSHRUN Vd.8B,Vn.8H,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_n_s32" target="_blank">vqrshrun_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                     | `a -> Vn.4S`<br>`1 <= n <= 16`                 | `SQRSHRUN Vd.4H,Vn.4S,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_n_s64" target="_blank">vqrshrun_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                     | `a -> Vn.2D`<br>`1 <= n <= 32`                 | `SQRSHRUN Vd.2S,Vn.2D,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrunh_n_s16" target="_blank">vqrshrunh_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Hn`<br>`1 <= n <= 8`                     | `SQRSHRUN Bd,Hn,#n`         | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshruns_n_s32" target="_blank">vqrshruns_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                       | `a -> Sn`<br>`1 <= n <= 16`                    | `SQRSHRUN Hd,Sn,#n`         | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrund_n_s64" target="_blank">vqrshrund_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                       | `a -> Dn`<br>`1 <= n <= 32`                    | `SQRSHRUN Sd,Dn,#n`         | `Sd -> result`     | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_high_n_s16" target="_blank">vqrshrun_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`1 <= n <= 8`  | `SQRSHRUN2 Vd.16B,Vn.8H,#n` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_high_n_s32" target="_blank">vqrshrun_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`1 <= n <= 16` | `SQRSHRUN2 Vd.8H,Vn.4S,#n`  | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_high_n_s64" target="_blank">vqrshrun_high_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`1 <= n <= 32` | `SQRSHRUN2 Vd.4S,Vn.2D,#n`  | `Vd.4S -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_s16" target="_blank">vqrshrn_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                         | `a -> Vn.8H`<br>`1 <= n <= 8`                  | `SQRSHRN Vd.8B,Vn.8H,#n`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_s32" target="_blank">vqrshrn_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Vn.4S`<br>`1 <= n <= 16`                 | `SQRSHRN Vd.4H,Vn.4S,#n`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_s64" target="_blank">vqrshrn_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Vn.2D`<br>`1 <= n <= 32`                 | `SQRSHRN Vd.2S,Vn.2D,#n`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_u16" target="_blank">vqrshrn_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                       | `a -> Vn.8H`<br>`1 <= n <= 8`                  | `UQRSHRN Vd.8B,Vn.8H,#n`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_u32" target="_blank">vqrshrn_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                      | `a -> Vn.4S`<br>`1 <= n <= 16`                 | `UQRSHRN Vd.4H,Vn.4S,#n`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_u64" target="_blank">vqrshrn_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                      | `a -> Vn.2D`<br>`1 <= n <= 32`                 | `UQRSHRN Vd.2S,Vn.2D,#n`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrnh_n_s16" target="_blank">vqrshrnh_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                           | `a -> Hn`<br>`1 <= n <= 8`                     | `SQRSHRN Bd,Hn,#n`          | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrns_n_s32" target="_blank">vqrshrns_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                          | `a -> Sn`<br>`1 <= n <= 16`                    | `SQRSHRN Hd,Sn,#n`          | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrnd_n_s64" target="_blank">vqrshrnd_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                          | `a -> Dn`<br>`1 <= n <= 32`                    | `SQRSHRN Sd,Dn,#n`          | `Sd -> result`     | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrnh_n_u16" target="_blank">vqrshrnh_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                         | `a -> Hn`<br>`1 <= n <= 8`                     | `UQRSHRN Bd,Hn,#n`          | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrns_n_u32" target="_blank">vqrshrns_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Sn`<br>`1 <= n <= 16`                    | `UQRSHRN Hd,Sn,#n`          | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrnd_n_u64" target="_blank">vqrshrnd_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Dn`<br>`1 <= n <= 32`                    | `UQRSHRN Sd,Dn,#n`          | `Sd -> result`     | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_s16" target="_blank">vqrshrn_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`1 <= n <= 8`  | `SQRSHRN2 Vd.16B,Vn.8H,#n`  | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_s32" target="_blank">vqrshrn_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`1 <= n <= 16` | `SQRSHRN2 Vd.8H,Vn.4S,#n`   | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_s64" target="_blank">vqrshrn_high_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`1 <= n <= 32` | `SQRSHRN2 Vd.4S,Vn.2D,#n`   | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_u16" target="_blank">vqrshrn_high_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`1 <= n <= 8`  | `UQRSHRN2 Vd.16B,Vn.8H,#n`  | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_u32" target="_blank">vqrshrn_high_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`1 <= n <= 16` | `UQRSHRN2 Vd.8H,Vn.4S,#n`   | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_u64" target="_blank">vqrshrn_high_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`1 <= n <= 32` | `UQRSHRN2 Vd.4S,Vn.2D,#n`   | `Vd.4S -> result`  | `A64`                     |

##### Vector rounding shift right and narrow

| Intrinsic                                                                                                                                                                                                                                                                                   | Argument preparation                            | AArch64 Instruction      | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|--------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_s16" target="_blank">vrshrn_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                        | `a -> Vn.8H`<br>`1 <= n <= 8`                   | `RSHRN Vd.8B,Vn.8H,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_s32" target="_blank">vrshrn_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                       | `a -> Vn.4S`<br>`1 <= n <= 16`                  | `RSHRN Vd.4H,Vn.4S,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_s64" target="_blank">vrshrn_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                       | `a -> Vn.2D`<br>`1 <= n <= 32`                  | `RSHRN Vd.2S,Vn.2D,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_u16" target="_blank">vrshrn_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                      | `a -> Vn.8H`<br>`1 <= n <= 8`                   | `RSHRN Vd.8B,Vn.8H,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_u32" target="_blank">vrshrn_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                     | `a -> Vn.4S`<br>`1 <= n <= 16`                  | `RSHRN Vd.4H,Vn.4S,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_u64" target="_blank">vrshrn_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                                                     | `a -> Vn.2D`<br>`1 <= n <= 32`                  | `RSHRN Vd.2S,Vn.2D,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_s16" target="_blank">vrshrn_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>     | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`1 <= n <= 8`   | `RSHRN2 Vd.16B,Vn.8H,#n` | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_s32" target="_blank">vrshrn_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`1 <= n <= 16`  | `RSHRN2 Vd.8H,Vn.4S,#n`  | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_s64" target="_blank">vrshrn_high_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `r -> Vd.2S`<br>`a -> Vn.2D`<br>`1 <= n <= 32`  | `RSHRN2 Vd.4S,Vn.2D,#n`  | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_u16" target="_blank">vrshrn_high_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `r -> Vd.8B`<br>`a -> Vn.8H`<br>`1 <= n <= 8`   | `RSHRN2 Vd.16B,Vn.8H,#n` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_u32" target="_blank">vrshrn_high_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `r -> Vd.4H`<br>`a -> Vn.4S`<br>`1 <= n <= 16`  | `RSHRN2 Vd.8H,Vn.4S,#n`  | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_u64" target="_blank">vrshrn_high_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `r -> 32(Vd)`<br>`a -> Vn.2D`<br>`1 <= n <= 32` | `RSHRN2 Vd.4S,Vn.2D,#n`  | `Vd.4S -> result`  | `A64`                     |

##### Vector shift right and insert

| Intrinsic                                                                                                                                                                                                                                                                       | Argument preparation                            | AArch64 Instruction    | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s8" target="_blank">vsri_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`1 <= n <= 8`   | `SRI Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s8" target="_blank">vsriq_n_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`1 <= n <= 8` | `SRI Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s16" target="_blank">vsri_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`1 <= n <= 16`  | `SRI Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s16" target="_blank">vsriq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`1 <= n <= 16`  | `SRI Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s32" target="_blank">vsri_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`1 <= n <= 32`  | `SRI Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s32" target="_blank">vsriq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`1 <= n <= 32`  | `SRI Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s64" target="_blank">vsri_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `SRI Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s64" target="_blank">vsriq_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`1 <= n <= 64`  | `SRI Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u8" target="_blank">vsri_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>        | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`1 <= n <= 8`   | `SRI Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u8" target="_blank">vsriq_n_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`1 <= n <= 8` | `SRI Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u16" target="_blank">vsri_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`1 <= n <= 16`  | `SRI Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u16" target="_blank">vsriq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`1 <= n <= 16`  | `SRI Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u32" target="_blank">vsri_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`1 <= n <= 32`  | `SRI Vd.2S,Vn.2S,#n`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u32" target="_blank">vsriq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`1 <= n <= 32`  | `SRI Vd.4S,Vn.4S,#n`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u64" target="_blank">vsri_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `SRI Dd,Dn,#n`         | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u64" target="_blank">vsriq_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`1 <= n <= 64`  | `SRI Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_p64" target="_blank">vsri_n_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `SRI Dd,Dn,#n`         | `Dd -> result`     | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_p64" target="_blank">vsriq_n_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.2D`<br>`b -> Vn.2D`<br>`1 <= n <= 64`  | `SRI Vd.2D,Vn.2D,#n`   | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_p8" target="_blank">vsri_n_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>        | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`1 <= n <= 8`   | `SRI Vd.8B,Vn.8B,#n`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_p8" target="_blank">vsriq_n_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`1 <= n <= 8` | `SRI Vd.16B,Vn.16B,#n` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_p16" target="_blank">vsri_n_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`1 <= n <= 16`  | `SRI Vd.4H,Vn.4H,#n`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_p16" target="_blank">vsriq_n_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`1 <= n <= 16`  | `SRI Vd.8H,Vn.8H,#n`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsrid_n_s64" target="_blank">vsrid_n_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `SRI Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsrid_n_u64" target="_blank">vsrid_n_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Dd`<br>`b -> Dn`<br>`1 <= n <= 64`        | `SRI Dd,Dn,#n`         | `Dd -> result`     | `A64`                     |

### Data type conversion

#### Conversions

| Intrinsic                                                                                                                                                                                                                                               | Argument preparation           | AArch64 Instruction     | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-------------------------|-------------------|---------------------------|
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_s32_f32" target="_blank">vcvt_s32_f32</a>(float32x2_t a)</code>                                                                                       | `a -> Vn.2S`                   | `FCVTZS Vd.2S,Vn.2S`    | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_s32_f32" target="_blank">vcvtq_s32_f32</a>(float32x4_t a)</code>                                                                                     | `a -> Vn.4S`                   | `FCVTZS Vd.4S,Vn.4S`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_u32_f32" target="_blank">vcvt_u32_f32</a>(float32x2_t a)</code>                                                                                      | `a -> Vn.2S`                   | `FCVTZU Vd.2S,Vn.2S`    | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_u32_f32" target="_blank">vcvtq_u32_f32</a>(float32x4_t a)</code>                                                                                    | `a -> Vn.4S`                   | `FCVTZU Vd.4S,Vn.4S`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_s32_f32" target="_blank">vcvtn_s32_f32</a>(float32x2_t a)</code>                                                                                     | `a -> Vn.2S`                   | `FCVTNS Vd.2S,Vn.2S`    | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_s32_f32" target="_blank">vcvtnq_s32_f32</a>(float32x4_t a)</code>                                                                                   | `a -> Vn.4S`                   | `FCVTNS Vd.4S,Vn.4S`    | `Vd.4S -> result` | `A32/A64`                 |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_u32_f32" target="_blank">vcvtn_u32_f32</a>(float32x2_t a)</code>                                                                                    | `a -> Vn.2S`                   | `FCVTNU Vd.2S,Vn.2S`    | `Vd.2S -> result` | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_u32_f32" target="_blank">vcvtnq_u32_f32</a>(float32x4_t a)</code>                                                                                  | `a -> Vn.4S`                   | `FCVTNU Vd.4S,Vn.4S`    | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_s32_f32" target="_blank">vcvtm_s32_f32</a>(float32x2_t a)</code>                                                                                     | `a -> Vn.2S`                   | `FCVTMS Vd.2S,Vn.2S`    | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_s32_f32" target="_blank">vcvtmq_s32_f32</a>(float32x4_t a)</code>                                                                                   | `a -> Vn.4S`                   | `FCVTMS Vd.4S,Vn.4S`    | `Vd.4S -> result` | `A32/A64`                 |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_u32_f32" target="_blank">vcvtm_u32_f32</a>(float32x2_t a)</code>                                                                                    | `a -> Vn.2S`                   | `FCVTMU Vd.2S,Vn.2S`    | `Vd.2S -> result` | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_u32_f32" target="_blank">vcvtmq_u32_f32</a>(float32x4_t a)</code>                                                                                  | `a -> Vn.4S`                   | `FCVTMU Vd.4S,Vn.4S`    | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_s32_f32" target="_blank">vcvtp_s32_f32</a>(float32x2_t a)</code>                                                                                     | `a -> Vn.2S`                   | `FCVTPS Vd.2S,Vn.2S`    | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_s32_f32" target="_blank">vcvtpq_s32_f32</a>(float32x4_t a)</code>                                                                                   | `a -> Vn.4S`                   | `FCVTPS Vd.4S,Vn.4S`    | `Vd.4S -> result` | `A32/A64`                 |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_u32_f32" target="_blank">vcvtp_u32_f32</a>(float32x2_t a)</code>                                                                                    | `a -> Vn.2S`                   | `FCVTPU Vd.2S,Vn.2S`    | `Vd.2S -> result` | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_u32_f32" target="_blank">vcvtpq_u32_f32</a>(float32x4_t a)</code>                                                                                  | `a -> Vn.4S`                   | `FCVTPU Vd.4S,Vn.4S`    | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_s32_f32" target="_blank">vcvta_s32_f32</a>(float32x2_t a)</code>                                                                                     | `a -> Vn.2S`                   | `FCVTAS Vd.2S,Vn.2S`    | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_s32_f32" target="_blank">vcvtaq_s32_f32</a>(float32x4_t a)</code>                                                                                   | `a -> Vn.4S`                   | `FCVTAS Vd.4S,Vn.4S`    | `Vd.4S -> result` | `A32/A64`                 |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_u32_f32" target="_blank">vcvta_u32_f32</a>(float32x2_t a)</code>                                                                                    | `a -> Vn.2S`                   | `FCVTAU Vd.2S,Vn.2S`    | `Vd.2S -> result` | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_u32_f32" target="_blank">vcvtaq_u32_f32</a>(float32x4_t a)</code>                                                                                  | `a -> Vn.4S`                   | `FCVTAU Vd.4S,Vn.4S`    | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_s32_f32" target="_blank">vcvts_s32_f32</a>(float32_t a)</code>                                                                                         | `a -> Sn`                      | `FCVTZS Sd,Sn`          | `Sd -> result`    | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_u32_f32" target="_blank">vcvts_u32_f32</a>(float32_t a)</code>                                                                                        | `a -> Sn`                      | `FCVTZU Sd,Sn`          | `Sd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtns_s32_f32" target="_blank">vcvtns_s32_f32</a>(float32_t a)</code>                                                                                       | `a -> Sn`                      | `FCVTNS Sd,Sn`          | `Sd -> result`    | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtns_u32_f32" target="_blank">vcvtns_u32_f32</a>(float32_t a)</code>                                                                                      | `a -> Sn`                      | `FCVTNU Sd,Sn`          | `Sd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtms_s32_f32" target="_blank">vcvtms_s32_f32</a>(float32_t a)</code>                                                                                       | `a -> Sn`                      | `FCVTMS Sd,Sn`          | `Sd -> result`    | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtms_u32_f32" target="_blank">vcvtms_u32_f32</a>(float32_t a)</code>                                                                                      | `a -> Sn`                      | `FCVTMU Sd,Sn`          | `Sd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtps_s32_f32" target="_blank">vcvtps_s32_f32</a>(float32_t a)</code>                                                                                       | `a -> Sn`                      | `FCVTPS Sd,Sn`          | `Sd -> result`    | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtps_u32_f32" target="_blank">vcvtps_u32_f32</a>(float32_t a)</code>                                                                                      | `a -> Sn`                      | `FCVTPU Sd,Sn`          | `Sd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtas_s32_f32" target="_blank">vcvtas_s32_f32</a>(float32_t a)</code>                                                                                       | `a -> Sn`                      | `FCVTAS Sd,Sn`          | `Sd -> result`    | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtas_u32_f32" target="_blank">vcvtas_u32_f32</a>(float32_t a)</code>                                                                                      | `a -> Sn`                      | `FCVTAU Sd,Sn`          | `Sd -> result`    | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_s64_f64" target="_blank">vcvt_s64_f64</a>(float64x1_t a)</code>                                                                                       | `a -> Dn`                      | `FCVTZS Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_s64_f64" target="_blank">vcvtq_s64_f64</a>(float64x2_t a)</code>                                                                                     | `a -> Vn.2D`                   | `FCVTZS Vd.2D,Vn.2D`    | `Vd.2D -> result` | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_u64_f64" target="_blank">vcvt_u64_f64</a>(float64x1_t a)</code>                                                                                      | `a -> Dn`                      | `FCVTZU Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_u64_f64" target="_blank">vcvtq_u64_f64</a>(float64x2_t a)</code>                                                                                    | `a -> Vn.2D`                   | `FCVTZU Vd.2D,Vn.2D`    | `Vd.2D -> result` | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_s64_f64" target="_blank">vcvtn_s64_f64</a>(float64x1_t a)</code>                                                                                     | `a -> Dn`                      | `FCVTNS Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_s64_f64" target="_blank">vcvtnq_s64_f64</a>(float64x2_t a)</code>                                                                                   | `a -> Vn.2D`                   | `FCVTNS Vd.2D,Vn.2D`    | `Vd.2D -> result` | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_u64_f64" target="_blank">vcvtn_u64_f64</a>(float64x1_t a)</code>                                                                                    | `a -> Dn`                      | `FCVTNU Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_u64_f64" target="_blank">vcvtnq_u64_f64</a>(float64x2_t a)</code>                                                                                  | `a -> Vn.2D`                   | `FCVTNU Vd.2D,Vn.2D`    | `Vd.2D -> result` | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_s64_f64" target="_blank">vcvtm_s64_f64</a>(float64x1_t a)</code>                                                                                     | `a -> Dn`                      | `FCVTMS Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_s64_f64" target="_blank">vcvtmq_s64_f64</a>(float64x2_t a)</code>                                                                                   | `a -> Vn.2D`                   | `FCVTMS Vd.2D,Vn.2D`    | `Vd.2D -> result` | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_u64_f64" target="_blank">vcvtm_u64_f64</a>(float64x1_t a)</code>                                                                                    | `a -> Dn`                      | `FCVTMU Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_u64_f64" target="_blank">vcvtmq_u64_f64</a>(float64x2_t a)</code>                                                                                  | `a -> Vn.2D`                   | `FCVTMU Vd.2D,Vn.2D`    | `Vd.2D -> result` | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_s64_f64" target="_blank">vcvtp_s64_f64</a>(float64x1_t a)</code>                                                                                     | `a -> Dn`                      | `FCVTPS Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_s64_f64" target="_blank">vcvtpq_s64_f64</a>(float64x2_t a)</code>                                                                                   | `a -> Vn.2D`                   | `FCVTPS Vd.2D,Vn.2D`    | `Vd.2D -> result` | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_u64_f64" target="_blank">vcvtp_u64_f64</a>(float64x1_t a)</code>                                                                                    | `a -> Dn`                      | `FCVTPU Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_u64_f64" target="_blank">vcvtpq_u64_f64</a>(float64x2_t a)</code>                                                                                  | `a -> Vn.2D`                   | `FCVTPU Vd.2D,Vn.2D`    | `Vd.2D -> result` | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_s64_f64" target="_blank">vcvta_s64_f64</a>(float64x1_t a)</code>                                                                                     | `a -> Dn`                      | `FCVTAS Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_s64_f64" target="_blank">vcvtaq_s64_f64</a>(float64x2_t a)</code>                                                                                   | `a -> Vn.2D`                   | `FCVTAS Vd.2D,Vn.2D`    | `Vd.2D -> result` | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_u64_f64" target="_blank">vcvta_u64_f64</a>(float64x1_t a)</code>                                                                                    | `a -> Dn`                      | `FCVTAU Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_u64_f64" target="_blank">vcvtaq_u64_f64</a>(float64x2_t a)</code>                                                                                  | `a -> Vn.2D`                   | `FCVTAU Vd.2D,Vn.2D`    | `Vd.2D -> result` | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_s64_f64" target="_blank">vcvtd_s64_f64</a>(float64_t a)</code>                                                                                         | `a -> Dn`                      | `FCVTZS Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_u64_f64" target="_blank">vcvtd_u64_f64</a>(float64_t a)</code>                                                                                        | `a -> Dn`                      | `FCVTZU Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnd_s64_f64" target="_blank">vcvtnd_s64_f64</a>(float64_t a)</code>                                                                                       | `a -> Dn`                      | `FCVTNS Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnd_u64_f64" target="_blank">vcvtnd_u64_f64</a>(float64_t a)</code>                                                                                      | `a -> Dn`                      | `FCVTNU Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmd_s64_f64" target="_blank">vcvtmd_s64_f64</a>(float64_t a)</code>                                                                                       | `a -> Dn`                      | `FCVTMS Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmd_u64_f64" target="_blank">vcvtmd_u64_f64</a>(float64_t a)</code>                                                                                      | `a -> Dn`                      | `FCVTMU Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpd_s64_f64" target="_blank">vcvtpd_s64_f64</a>(float64_t a)</code>                                                                                       | `a -> Dn`                      | `FCVTPS Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpd_u64_f64" target="_blank">vcvtpd_u64_f64</a>(float64_t a)</code>                                                                                      | `a -> Dn`                      | `FCVTPU Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtad_s64_f64" target="_blank">vcvtad_s64_f64</a>(float64_t a)</code>                                                                                       | `a -> Dn`                      | `FCVTAS Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtad_u64_f64" target="_blank">vcvtad_u64_f64</a>(float64_t a)</code>                                                                                      | `a -> Dn`                      | `FCVTAU Dd,Dn`          | `Dd -> result`    | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_s32_f32" target="_blank">vcvt_n_s32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>             | `a -> Vn.2S`<br>`1 <= n <= 32` | `FCVTZS Vd.2S,Vn.2S,#n` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_s32_f32" target="_blank">vcvtq_n_s32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vn.4S`<br>`1 <= n <= 32` | `FCVTZS Vd.4S,Vn.4S,#n` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_u32_f32" target="_blank">vcvt_n_u32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>            | `a -> Vn.2S`<br>`1 <= n <= 32` | `FCVTZU Vd.2S,Vn.2S,#n` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_u32_f32" target="_blank">vcvtq_n_u32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Vn.4S`<br>`1 <= n <= 32` | `FCVTZU Vd.4S,Vn.4S,#n` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_n_s32_f32" target="_blank">vcvts_n_s32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>               | `a -> Sn`<br>`1 <= n <= 32`    | `FCVTZS Sd,Sn,#n`       | `Sd -> result`    | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_n_u32_f32" target="_blank">vcvts_n_u32_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>              | `a -> Sn`<br>`1 <= n <= 32`    | `FCVTZU Sd,Sn,#n`       | `Sd -> result`    | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_s64_f64" target="_blank">vcvt_n_s64_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>             | `a -> Dn`<br>`1 <= n <= 64`    | `FCVTZS Dd,Dn,#n`       | `Dd -> result`    | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_s64_f64" target="_blank">vcvtq_n_s64_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vn.2D`<br>`1 <= n <= 64` | `FCVTZS Vd.2D,Vn.2D,#n` | `Vd.2D -> result` | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_u64_f64" target="_blank">vcvt_n_u64_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>            | `a -> Dn`<br>`1 <= n <= 64`    | `FCVTZU Dd,Dn,#n`       | `Dd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_u64_f64" target="_blank">vcvtq_n_u64_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Vn.2D`<br>`1 <= n <= 64` | `FCVTZU Vd.2D,Vn.2D,#n` | `Vd.2D -> result` | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_n_s64_f64" target="_blank">vcvtd_n_s64_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>               | `a -> Dn`<br>`1 <= n <= 64`    | `FCVTZS Dd,Dn,#n`       | `Dd -> result`    | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_n_u64_f64" target="_blank">vcvtd_n_u64_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>              | `a -> Dn`<br>`1 <= n <= 64`    | `FCVTZU Dd,Dn,#n`       | `Dd -> result`    | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_s32" target="_blank">vcvt_f32_s32</a>(int32x2_t a)</code>                                                                                       | `a -> Vn.2S`                   | `SCVTF Vd.2S,Vn.2S`     | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f32_s32" target="_blank">vcvtq_f32_s32</a>(int32x4_t a)</code>                                                                                     | `a -> Vn.4S`                   | `SCVTF Vd.4S,Vn.4S`     | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_u32" target="_blank">vcvt_f32_u32</a>(uint32x2_t a)</code>                                                                                      | `a -> Vn.2S`                   | `UCVTF Vd.2S,Vn.2S`     | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f32_u32" target="_blank">vcvtq_f32_u32</a>(uint32x4_t a)</code>                                                                                    | `a -> Vn.4S`                   | `UCVTF Vd.4S,Vn.4S`     | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_f32_s32" target="_blank">vcvts_f32_s32</a>(int32_t a)</code>                                                                                         | `a -> Sn`                      | `SCVTF Sd,Sn`           | `Sd -> result`    | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_f32_u32" target="_blank">vcvts_f32_u32</a>(uint32_t a)</code>                                                                                        | `a -> Sn`                      | `UCVTF Sd,Sn`           | `Sd -> result`    | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f64_s64" target="_blank">vcvt_f64_s64</a>(int64x1_t a)</code>                                                                                       | `a -> Dn`                      | `SCVTF Dd,Dn`           | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f64_s64" target="_blank">vcvtq_f64_s64</a>(int64x2_t a)</code>                                                                                     | `a -> Vn.2D`                   | `SCVTF Vd.2D,Vn.2D`     | `Vd.2D -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f64_u64" target="_blank">vcvt_f64_u64</a>(uint64x1_t a)</code>                                                                                      | `a -> Dn`                      | `UCVTF Dd,Dn`           | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f64_u64" target="_blank">vcvtq_f64_u64</a>(uint64x2_t a)</code>                                                                                    | `a -> Vn.2D`                   | `UCVTF Vd.2D,Vn.2D`     | `Vd.2D -> result` | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_f64_s64" target="_blank">vcvtd_f64_s64</a>(int64_t a)</code>                                                                                         | `a -> Dn`                      | `SCVTF Dd,Dn`           | `Dd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_f64_u64" target="_blank">vcvtd_f64_u64</a>(uint64_t a)</code>                                                                                        | `a -> Dn`                      | `UCVTF Dd,Dn`           | `Dd -> result`    | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f32_s32" target="_blank">vcvt_n_f32_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>             | `a -> Vn.2S`<br>`1 <= n <= 32` | `SCVTF Vd.2S,Vn.2S,#n`  | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f32_s32" target="_blank">vcvtq_n_f32_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vn.4S`<br>`1 <= n <= 32` | `SCVTF Vd.4S,Vn.4S,#n`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f32_u32" target="_blank">vcvt_n_f32_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>            | `a -> Vn.2S`<br>`1 <= n <= 32` | `UCVTF Vd.2S,Vn.2S,#n`  | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f32_u32" target="_blank">vcvtq_n_f32_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Vn.4S`<br>`1 <= n <= 32` | `UCVTF Vd.4S,Vn.4S,#n`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_n_f32_s32" target="_blank">vcvts_n_f32_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>               | `a -> Sn`<br>`1 <= n <= 32`    | `SCVTF Sd,Sn,#n`        | `Sd -> result`    | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_n_f32_u32" target="_blank">vcvts_n_f32_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>              | `a -> Sn`<br>`1 <= n <= 32`    | `UCVTF Sd,Sn,#n`        | `Sd -> result`    | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f64_s64" target="_blank">vcvt_n_f64_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>             | `a -> Dn`<br>`1 <= n <= 64`    | `SCVTF Dd,Dn,#n`        | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f64_s64" target="_blank">vcvtq_n_f64_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>           | `a -> Vn.2D`<br>`1 <= n <= 64` | `SCVTF Vd.2D,Vn.2D,#n`  | `Vd.2D -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f64_u64" target="_blank">vcvt_n_f64_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>            | `a -> Dn`<br>`1 <= n <= 64`    | `UCVTF Dd,Dn,#n`        | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f64_u64" target="_blank">vcvtq_n_f64_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Vn.2D`<br>`1 <= n <= 64` | `UCVTF Vd.2D,Vn.2D,#n`  | `Vd.2D -> result` | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_n_f64_s64" target="_blank">vcvtd_n_f64_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>               | `a -> Dn`<br>`1 <= n <= 64`    | `SCVTF Dd,Dn,#n`        | `Dd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_n_f64_u64" target="_blank">vcvtd_n_f64_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>              | `a -> Dn`<br>`1 <= n <= 64`    | `UCVTF Dd,Dn,#n`        | `Dd -> result`    | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f16_f32" target="_blank">vcvt_f16_f32</a>(float32x4_t a)</code>                                                                                     | `a -> Vn.4S`                   | `FCVTN Vd.4H,Vn.4S`     | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_high_f16_f32" target="_blank">vcvt_high_f16_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a)</code>   | `r -> Vd.4H`<br>`a -> Vn.4S`   | `FCVTN2 Vd.8H,Vn.4S`    | `Vd.8H -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_f64" target="_blank">vcvt_f32_f64</a>(float64x2_t a)</code>                                                                                     | `a -> Vn.2D`                   | `FCVTN Vd.2S,Vn.2D`     | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_high_f32_f64" target="_blank">vcvt_high_f32_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a)</code>   | `r -> Vd.2S`<br>`a -> Vn.2D`   | `FCVTN2 Vd.4S,Vn.2D`    | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_f16" target="_blank">vcvt_f32_f16</a>(float16x4_t a)</code>                                                                                     | `a -> Vn.4H`                   | `FCVTL Vd.4S,Vn.4H`     | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_high_f32_f16" target="_blank">vcvt_high_f32_f16</a>(float16x8_t a)</code>                                                                           | `a -> Vn.8H`                   | `FCVTL2 Vd.4S,Vn.8H`    | `Vd.4S -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f64_f32" target="_blank">vcvt_f64_f32</a>(float32x2_t a)</code>                                                                                     | `a -> Vn.2S`                   | `FCVTL Vd.2D,Vn.2S`     | `Vd.2D -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_high_f64_f32" target="_blank">vcvt_high_f64_f32</a>(float32x4_t a)</code>                                                                           | `a -> Vn.4S`                   | `FCVTL2 Vd.2D,Vn.4S`    | `Vd.2D -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtx_f32_f64" target="_blank">vcvtx_f32_f64</a>(float64x2_t a)</code>                                                                                   | `a -> Vn.2D`                   | `FCVTXN Vd.2S,Vn.2D`    | `Vd.2S -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtxd_f32_f64" target="_blank">vcvtxd_f32_f64</a>(float64_t a)</code>                                                                                     | `a -> Dn`                      | `FCVTXN Sd,Dn`          | `Sd -> result`    | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtx_high_f32_f64" target="_blank">vcvtx_high_f32_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a)</code> | `r -> Vd.2S`<br>`a -> Vn.2D`   | `FCVTXN2 Vd.4S,Vn.2D`   | `Vd.4S -> result` | `A64`                     |

#### Reinterpret casts

| Intrinsic                                                                                                                                                                              | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_s8" target="_blank">vreinterpret_s16_s8</a>(int8x8_t a)</code>           | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_s8" target="_blank">vreinterpret_s32_s8</a>(int8x8_t a)</code>           | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_s8" target="_blank">vreinterpret_f32_s8</a>(int8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_s8" target="_blank">vreinterpret_u8_s8</a>(int8x8_t a)</code>             | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_s8" target="_blank">vreinterpret_u16_s8</a>(int8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_s8" target="_blank">vreinterpret_u32_s8</a>(int8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_s8" target="_blank">vreinterpret_p8_s8</a>(int8x8_t a)</code>             | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_s8" target="_blank">vreinterpret_p16_s8</a>(int8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_s8" target="_blank">vreinterpret_mf8_s8</a>(int8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_s8" target="_blank">vreinterpret_u64_s8</a>(int8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_s8" target="_blank">vreinterpret_s64_s8</a>(int8x8_t a)</code>           | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_s8" target="_blank">vreinterpret_f64_s8</a>(int8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_s8" target="_blank">vreinterpret_p64_s8</a>(int8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_s8" target="_blank">vreinterpret_f16_s8</a>(int8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_s16" target="_blank">vreinterpret_s8_s16</a>(int16x4_t a)</code>           | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_s16" target="_blank">vreinterpret_s32_s16</a>(int16x4_t a)</code>        | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_s16" target="_blank">vreinterpret_f32_s16</a>(int16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_s16" target="_blank">vreinterpret_u8_s16</a>(int16x4_t a)</code>          | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_s16" target="_blank">vreinterpret_u16_s16</a>(int16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_s16" target="_blank">vreinterpret_u32_s16</a>(int16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_s16" target="_blank">vreinterpret_p8_s16</a>(int16x4_t a)</code>          | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_s16" target="_blank">vreinterpret_p16_s16</a>(int16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_s16" target="_blank">vreinterpret_mf8_s16</a>(int16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_s16" target="_blank">vreinterpret_u64_s16</a>(int16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_s16" target="_blank">vreinterpret_s64_s16</a>(int16x4_t a)</code>        | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_s16" target="_blank">vreinterpret_f64_s16</a>(int16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_s16" target="_blank">vreinterpret_p64_s16</a>(int16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_s16" target="_blank">vreinterpret_f16_s16</a>(int16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_s32" target="_blank">vreinterpret_s8_s32</a>(int32x2_t a)</code>           | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_s32" target="_blank">vreinterpret_s16_s32</a>(int32x2_t a)</code>        | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_s32" target="_blank">vreinterpret_f32_s32</a>(int32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_s32" target="_blank">vreinterpret_u8_s32</a>(int32x2_t a)</code>          | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_s32" target="_blank">vreinterpret_u16_s32</a>(int32x2_t a)</code>       | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_s32" target="_blank">vreinterpret_u32_s32</a>(int32x2_t a)</code>       | `a -> Vd.2S`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_s32" target="_blank">vreinterpret_p8_s32</a>(int32x2_t a)</code>          | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_s32" target="_blank">vreinterpret_p16_s32</a>(int32x2_t a)</code>       | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_s32" target="_blank">vreinterpret_mf8_s32</a>(int32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_s32" target="_blank">vreinterpret_u64_s32</a>(int32x2_t a)</code>       | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_s32" target="_blank">vreinterpret_s64_s32</a>(int32x2_t a)</code>        | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_s32" target="_blank">vreinterpret_f64_s32</a>(int32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_s32" target="_blank">vreinterpret_p64_s32</a>(int32x2_t a)</code>       | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_s32" target="_blank">vreinterpret_f16_s32</a>(int32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_f32" target="_blank">vreinterpret_s8_f32</a>(float32x2_t a)</code>         | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_f32" target="_blank">vreinterpret_s16_f32</a>(float32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_f32" target="_blank">vreinterpret_s32_f32</a>(float32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_f32" target="_blank">vreinterpret_u8_f32</a>(float32x2_t a)</code>        | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_f32" target="_blank">vreinterpret_u16_f32</a>(float32x2_t a)</code>     | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_f32" target="_blank">vreinterpret_u32_f32</a>(float32x2_t a)</code>     | `a -> Vd.2S`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_f32" target="_blank">vreinterpret_p8_f32</a>(float32x2_t a)</code>        | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_f32" target="_blank">vreinterpret_p16_f32</a>(float32x2_t a)</code>     | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_f32" target="_blank">vreinterpret_mf8_f32</a>(float32x2_t a)</code>    | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_f32" target="_blank">vreinterpret_u64_f32</a>(float32x2_t a)</code>     | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_f32" target="_blank">vreinterpret_s64_f32</a>(float32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_f32" target="_blank">vreinterpret_f64_f32</a>(float32x2_t a)</code>    | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_f32" target="_blank">vreinterpret_p64_f32</a>(float32x2_t a)</code>     | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_f64" target="_blank">vreinterpret_p64_f64</a>(float64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_f32" target="_blank">vreinterpret_f16_f32</a>(float32x2_t a)</code>    | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_u8" target="_blank">vreinterpret_s8_u8</a>(uint8x8_t a)</code>             | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_u8" target="_blank">vreinterpret_s16_u8</a>(uint8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_u8" target="_blank">vreinterpret_s32_u8</a>(uint8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_u8" target="_blank">vreinterpret_f32_u8</a>(uint8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_u8" target="_blank">vreinterpret_u16_u8</a>(uint8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_u8" target="_blank">vreinterpret_u32_u8</a>(uint8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_u8" target="_blank">vreinterpret_p8_u8</a>(uint8x8_t a)</code>            | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_u8" target="_blank">vreinterpret_p16_u8</a>(uint8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_u8" target="_blank">vreinterpret_mf8_u8</a>(uint8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_u8" target="_blank">vreinterpret_u64_u8</a>(uint8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_u8" target="_blank">vreinterpret_s64_u8</a>(uint8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_u8" target="_blank">vreinterpret_f64_u8</a>(uint8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_u8" target="_blank">vreinterpret_p64_u8</a>(uint8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_u8" target="_blank">vreinterpret_f16_u8</a>(uint8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_u16" target="_blank">vreinterpret_s8_u16</a>(uint16x4_t a)</code>          | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_u16" target="_blank">vreinterpret_s16_u16</a>(uint16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_u16" target="_blank">vreinterpret_s32_u16</a>(uint16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_u16" target="_blank">vreinterpret_f32_u16</a>(uint16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_u16" target="_blank">vreinterpret_u8_u16</a>(uint16x4_t a)</code>         | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_u16" target="_blank">vreinterpret_u32_u16</a>(uint16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_u16" target="_blank">vreinterpret_p8_u16</a>(uint16x4_t a)</code>         | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_u16" target="_blank">vreinterpret_p16_u16</a>(uint16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_u16" target="_blank">vreinterpret_mf8_u16</a>(uint16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_u16" target="_blank">vreinterpret_u64_u16</a>(uint16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_u16" target="_blank">vreinterpret_s64_u16</a>(uint16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_u16" target="_blank">vreinterpret_f64_u16</a>(uint16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_u16" target="_blank">vreinterpret_p64_u16</a>(uint16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_u16" target="_blank">vreinterpret_f16_u16</a>(uint16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_u32" target="_blank">vreinterpret_s8_u32</a>(uint32x2_t a)</code>          | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_u32" target="_blank">vreinterpret_s16_u32</a>(uint32x2_t a)</code>       | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_u32" target="_blank">vreinterpret_s32_u32</a>(uint32x2_t a)</code>       | `a -> Vd.2S`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_u32" target="_blank">vreinterpret_f32_u32</a>(uint32x2_t a)</code>     | `a -> Vd.2S`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_u32" target="_blank">vreinterpret_u8_u32</a>(uint32x2_t a)</code>         | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_u32" target="_blank">vreinterpret_u16_u32</a>(uint32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_u32" target="_blank">vreinterpret_p8_u32</a>(uint32x2_t a)</code>         | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_u32" target="_blank">vreinterpret_p16_u32</a>(uint32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_u32" target="_blank">vreinterpret_mf8_u32</a>(uint32x2_t a)</code>     | `a -> Vd.2S`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_u32" target="_blank">vreinterpret_u64_u32</a>(uint32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_u32" target="_blank">vreinterpret_s64_u32</a>(uint32x2_t a)</code>       | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_u32" target="_blank">vreinterpret_f64_u32</a>(uint32x2_t a)</code>     | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_u32" target="_blank">vreinterpret_p64_u32</a>(uint32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_u32" target="_blank">vreinterpret_f16_u32</a>(uint32x2_t a)</code>     | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_p8" target="_blank">vreinterpret_s8_p8</a>(poly8x8_t a)</code>             | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_p8" target="_blank">vreinterpret_s16_p8</a>(poly8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_p8" target="_blank">vreinterpret_s32_p8</a>(poly8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_p8" target="_blank">vreinterpret_f32_p8</a>(poly8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_p8" target="_blank">vreinterpret_u8_p8</a>(poly8x8_t a)</code>            | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_p8" target="_blank">vreinterpret_u16_p8</a>(poly8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_p8" target="_blank">vreinterpret_u32_p8</a>(poly8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_p8" target="_blank">vreinterpret_p16_p8</a>(poly8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_p8" target="_blank">vreinterpret_u64_p8</a>(poly8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_p8" target="_blank">vreinterpret_s64_p8</a>(poly8x8_t a)</code>          | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_p8" target="_blank">vreinterpret_f64_p8</a>(poly8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_p8" target="_blank">vreinterpret_p64_p8</a>(poly8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_p8" target="_blank">vreinterpret_f16_p8</a>(poly8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_mf8" target="_blank">vreinterpret_s8_mf8</a>(mfloat8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_mf8" target="_blank">vreinterpret_s16_mf8</a>(mfloat8x8_t a)</code>      | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_mf8" target="_blank">vreinterpret_s32_mf8</a>(mfloat8x8_t a)</code>      | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_mf8" target="_blank">vreinterpret_f32_mf8</a>(mfloat8x8_t a)</code>    | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_mf8" target="_blank">vreinterpret_u8_mf8</a>(mfloat8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_mf8" target="_blank">vreinterpret_u16_mf8</a>(mfloat8x8_t a)</code>     | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_mf8" target="_blank">vreinterpret_u32_mf8</a>(mfloat8x8_t a)</code>     | `a -> Vd.8B`           | `NOP`                 | `Vd.2S -> result`  | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_mf8" target="_blank">vreinterpret_p16_mf8</a>(mfloat8x8_t a)</code>     | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_mf8" target="_blank">vreinterpret_u64_mf8</a>(mfloat8x8_t a)</code>     | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_mf8" target="_blank">vreinterpret_s64_mf8</a>(mfloat8x8_t a)</code>      | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_mf8" target="_blank">vreinterpret_f64_mf8</a>(mfloat8x8_t a)</code>    | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_mf8" target="_blank">vreinterpret_p64_mf8</a>(mfloat8x8_t a)</code>     | `a -> Vd.8B`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_mf8" target="_blank">vreinterpret_f16_mf8</a>(mfloat8x8_t a)</code>    | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_p16" target="_blank">vreinterpret_s8_p16</a>(poly16x4_t a)</code>          | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_p16" target="_blank">vreinterpret_s16_p16</a>(poly16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_p16" target="_blank">vreinterpret_s32_p16</a>(poly16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_p16" target="_blank">vreinterpret_f32_p16</a>(poly16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_p16" target="_blank">vreinterpret_u8_p16</a>(poly16x4_t a)</code>         | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_p16" target="_blank">vreinterpret_u16_p16</a>(poly16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_p16" target="_blank">vreinterpret_u32_p16</a>(poly16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_p16" target="_blank">vreinterpret_p8_p16</a>(poly16x4_t a)</code>         | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_p16" target="_blank">vreinterpret_mf8_p16</a>(poly16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_p16" target="_blank">vreinterpret_u64_p16</a>(poly16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_p16" target="_blank">vreinterpret_s64_p16</a>(poly16x4_t a)</code>       | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_p16" target="_blank">vreinterpret_f64_p16</a>(poly16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_p16" target="_blank">vreinterpret_p64_p16</a>(poly16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_p16" target="_blank">vreinterpret_f16_p16</a>(poly16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_u64" target="_blank">vreinterpret_s8_u64</a>(uint64x1_t a)</code>          | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_u64" target="_blank">vreinterpret_s16_u64</a>(uint64x1_t a)</code>       | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_u64" target="_blank">vreinterpret_s32_u64</a>(uint64x1_t a)</code>       | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_u64" target="_blank">vreinterpret_f32_u64</a>(uint64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_u64" target="_blank">vreinterpret_u8_u64</a>(uint64x1_t a)</code>         | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_u64" target="_blank">vreinterpret_u16_u64</a>(uint64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_u64" target="_blank">vreinterpret_u32_u64</a>(uint64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_u64" target="_blank">vreinterpret_p8_u64</a>(uint64x1_t a)</code>         | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_u64" target="_blank">vreinterpret_p16_u64</a>(uint64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_u64" target="_blank">vreinterpret_mf8_u64</a>(uint64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_u64" target="_blank">vreinterpret_s64_u64</a>(uint64x1_t a)</code>       | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_u64" target="_blank">vreinterpret_f64_u64</a>(uint64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_u64" target="_blank">vreinterpret_p64_u64</a>(uint64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_u64" target="_blank">vreinterpret_f16_u64</a>(uint64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_s64" target="_blank">vreinterpret_s8_s64</a>(int64x1_t a)</code>           | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_s64" target="_blank">vreinterpret_s16_s64</a>(int64x1_t a)</code>        | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_s64" target="_blank">vreinterpret_s32_s64</a>(int64x1_t a)</code>        | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_s64" target="_blank">vreinterpret_f32_s64</a>(int64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_s64" target="_blank">vreinterpret_u8_s64</a>(int64x1_t a)</code>          | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_s64" target="_blank">vreinterpret_u16_s64</a>(int64x1_t a)</code>       | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_s64" target="_blank">vreinterpret_u32_s64</a>(int64x1_t a)</code>       | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_s64" target="_blank">vreinterpret_p8_s64</a>(int64x1_t a)</code>          | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_s64" target="_blank">vreinterpret_p16_s64</a>(int64x1_t a)</code>       | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_s64" target="_blank">vreinterpret_mf8_s64</a>(int64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_s64" target="_blank">vreinterpret_u64_s64</a>(int64x1_t a)</code>       | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_s64" target="_blank">vreinterpret_f64_s64</a>(int64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_p64" target="_blank">vreinterpret_u64_p64</a>(poly64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_s64" target="_blank">vreinterpret_f16_s64</a>(int64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_f16" target="_blank">vreinterpret_s8_f16</a>(float16x4_t a)</code>         | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_f16" target="_blank">vreinterpret_s16_f16</a>(float16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_f16" target="_blank">vreinterpret_s32_f16</a>(float16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_f16" target="_blank">vreinterpret_f32_f16</a>(float16x4_t a)</code>    | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_f16" target="_blank">vreinterpret_u8_f16</a>(float16x4_t a)</code>        | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_f16" target="_blank">vreinterpret_u16_f16</a>(float16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_f16" target="_blank">vreinterpret_u32_f16</a>(float16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_f16" target="_blank">vreinterpret_p8_f16</a>(float16x4_t a)</code>        | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_f16" target="_blank">vreinterpret_p16_f16</a>(float16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_f16" target="_blank">vreinterpret_mf8_f16</a>(float16x4_t a)</code>    | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_f16" target="_blank">vreinterpret_u64_f16</a>(float16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_f16" target="_blank">vreinterpret_s64_f16</a>(float16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_f16" target="_blank">vreinterpret_f64_f16</a>(float16x4_t a)</code>    | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_f16" target="_blank">vreinterpret_p64_f16</a>(float16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_s8" target="_blank">vreinterpretq_s16_s8</a>(int8x16_t a)</code>        | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_s8" target="_blank">vreinterpretq_s32_s8</a>(int8x16_t a)</code>        | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_s8" target="_blank">vreinterpretq_f32_s8</a>(int8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_s8" target="_blank">vreinterpretq_u8_s8</a>(int8x16_t a)</code>         | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_s8" target="_blank">vreinterpretq_u16_s8</a>(int8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_s8" target="_blank">vreinterpretq_u32_s8</a>(int8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_s8" target="_blank">vreinterpretq_p8_s8</a>(int8x16_t a)</code>         | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_s8" target="_blank">vreinterpretq_p16_s8</a>(int8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_s8" target="_blank">vreinterpretq_mf8_s8</a>(int8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_s8" target="_blank">vreinterpretq_u64_s8</a>(int8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_s8" target="_blank">vreinterpretq_s64_s8</a>(int8x16_t a)</code>        | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_s8" target="_blank">vreinterpretq_f64_s8</a>(int8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_s8" target="_blank">vreinterpretq_p64_s8</a>(int8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_s8" target="_blank">vreinterpretq_p128_s8</a>(int8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_s8" target="_blank">vreinterpretq_f16_s8</a>(int8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_s16" target="_blank">vreinterpretq_s8_s16</a>(int16x8_t a)</code>        | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_s16" target="_blank">vreinterpretq_s32_s16</a>(int16x8_t a)</code>      | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_s16" target="_blank">vreinterpretq_f32_s16</a>(int16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_s16" target="_blank">vreinterpretq_u8_s16</a>(int16x8_t a)</code>       | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_s16" target="_blank">vreinterpretq_u16_s16</a>(int16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_s16" target="_blank">vreinterpretq_u32_s16</a>(int16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_s16" target="_blank">vreinterpretq_p8_s16</a>(int16x8_t a)</code>       | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_s16" target="_blank">vreinterpretq_p16_s16</a>(int16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_s16" target="_blank">vreinterpretq_mf8_s16</a>(int16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_s16" target="_blank">vreinterpretq_u64_s16</a>(int16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_s16" target="_blank">vreinterpretq_s64_s16</a>(int16x8_t a)</code>      | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_s16" target="_blank">vreinterpretq_f64_s16</a>(int16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_s16" target="_blank">vreinterpretq_p64_s16</a>(int16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_s16" target="_blank">vreinterpretq_p128_s16</a>(int16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_s16" target="_blank">vreinterpretq_f16_s16</a>(int16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_s32" target="_blank">vreinterpretq_s8_s32</a>(int32x4_t a)</code>        | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_s32" target="_blank">vreinterpretq_s16_s32</a>(int32x4_t a)</code>      | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_s32" target="_blank">vreinterpretq_f32_s32</a>(int32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_s32" target="_blank">vreinterpretq_u8_s32</a>(int32x4_t a)</code>       | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_s32" target="_blank">vreinterpretq_u16_s32</a>(int32x4_t a)</code>     | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_s32" target="_blank">vreinterpretq_u32_s32</a>(int32x4_t a)</code>     | `a -> Vd.4S`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_s32" target="_blank">vreinterpretq_p8_s32</a>(int32x4_t a)</code>       | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_s32" target="_blank">vreinterpretq_p16_s32</a>(int32x4_t a)</code>     | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_s32" target="_blank">vreinterpretq_mf8_s32</a>(int32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_s32" target="_blank">vreinterpretq_u64_s32</a>(int32x4_t a)</code>     | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_s32" target="_blank">vreinterpretq_s64_s32</a>(int32x4_t a)</code>      | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_s32" target="_blank">vreinterpretq_f64_s32</a>(int32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_s32" target="_blank">vreinterpretq_p64_s32</a>(int32x4_t a)</code>     | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_s32" target="_blank">vreinterpretq_p128_s32</a>(int32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_s32" target="_blank">vreinterpretq_f16_s32</a>(int32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_f32" target="_blank">vreinterpretq_s8_f32</a>(float32x4_t a)</code>      | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_f32" target="_blank">vreinterpretq_s16_f32</a>(float32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_f32" target="_blank">vreinterpretq_s32_f32</a>(float32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_f32" target="_blank">vreinterpretq_u8_f32</a>(float32x4_t a)</code>     | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_f32" target="_blank">vreinterpretq_u16_f32</a>(float32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_f32" target="_blank">vreinterpretq_u32_f32</a>(float32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_f32" target="_blank">vreinterpretq_p8_f32</a>(float32x4_t a)</code>     | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_f32" target="_blank">vreinterpretq_p16_f32</a>(float32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_f32" target="_blank">vreinterpretq_mf8_f32</a>(float32x4_t a)</code> | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_f32" target="_blank">vreinterpretq_u64_f32</a>(float32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_f32" target="_blank">vreinterpretq_s64_f32</a>(float32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_f32" target="_blank">vreinterpretq_f64_f32</a>(float32x4_t a)</code>  | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_f32" target="_blank">vreinterpretq_p64_f32</a>(float32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_f32" target="_blank">vreinterpretq_p128_f32</a>(float32x4_t a)</code>  | `a -> Vd.4S`           | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_f64" target="_blank">vreinterpretq_p64_f64</a>(float64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_f64" target="_blank">vreinterpretq_p128_f64</a>(float64x2_t a)</code>  | `a -> Vd.1Q`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_f32" target="_blank">vreinterpretq_f16_f32</a>(float32x4_t a)</code>  | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_u8" target="_blank">vreinterpretq_s8_u8</a>(uint8x16_t a)</code>         | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_u8" target="_blank">vreinterpretq_s16_u8</a>(uint8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_u8" target="_blank">vreinterpretq_s32_u8</a>(uint8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_u8" target="_blank">vreinterpretq_f32_u8</a>(uint8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_u8" target="_blank">vreinterpretq_u16_u8</a>(uint8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_u8" target="_blank">vreinterpretq_u32_u8</a>(uint8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_u8" target="_blank">vreinterpretq_p8_u8</a>(uint8x16_t a)</code>        | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_u8" target="_blank">vreinterpretq_p16_u8</a>(uint8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_u8" target="_blank">vreinterpretq_mf8_u8</a>(uint8x16_t a)</code>    | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_u8" target="_blank">vreinterpretq_u64_u8</a>(uint8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_u8" target="_blank">vreinterpretq_s64_u8</a>(uint8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_u8" target="_blank">vreinterpretq_f64_u8</a>(uint8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_u8" target="_blank">vreinterpretq_p64_u8</a>(uint8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_u8" target="_blank">vreinterpretq_p128_u8</a>(uint8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_u8" target="_blank">vreinterpretq_f16_u8</a>(uint8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_u16" target="_blank">vreinterpretq_s8_u16</a>(uint16x8_t a)</code>       | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_u16" target="_blank">vreinterpretq_s16_u16</a>(uint16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_u16" target="_blank">vreinterpretq_s32_u16</a>(uint16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_u16" target="_blank">vreinterpretq_f32_u16</a>(uint16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_u16" target="_blank">vreinterpretq_u8_u16</a>(uint16x8_t a)</code>      | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_u16" target="_blank">vreinterpretq_u32_u16</a>(uint16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_u16" target="_blank">vreinterpretq_p8_u16</a>(uint16x8_t a)</code>      | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_u16" target="_blank">vreinterpretq_p16_u16</a>(uint16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_u16" target="_blank">vreinterpretq_mf8_u16</a>(uint16x8_t a)</code>  | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_u16" target="_blank">vreinterpretq_u64_u16</a>(uint16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_u16" target="_blank">vreinterpretq_s64_u16</a>(uint16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_u16" target="_blank">vreinterpretq_f64_u16</a>(uint16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_u16" target="_blank">vreinterpretq_p64_u16</a>(uint16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_u16" target="_blank">vreinterpretq_p128_u16</a>(uint16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_u16" target="_blank">vreinterpretq_f16_u16</a>(uint16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_u32" target="_blank">vreinterpretq_s8_u32</a>(uint32x4_t a)</code>       | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_u32" target="_blank">vreinterpretq_s16_u32</a>(uint32x4_t a)</code>     | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_u32" target="_blank">vreinterpretq_s32_u32</a>(uint32x4_t a)</code>     | `a -> Vd.4S`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_u32" target="_blank">vreinterpretq_f32_u32</a>(uint32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_u32" target="_blank">vreinterpretq_u8_u32</a>(uint32x4_t a)</code>      | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_u32" target="_blank">vreinterpretq_u16_u32</a>(uint32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_u32" target="_blank">vreinterpretq_p8_u32</a>(uint32x4_t a)</code>      | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_u32" target="_blank">vreinterpretq_p16_u32</a>(uint32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_u32" target="_blank">vreinterpretq_mf8_u32</a>(uint32x4_t a)</code>  | `a -> Vd.4S`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_u32" target="_blank">vreinterpretq_u64_u32</a>(uint32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_u32" target="_blank">vreinterpretq_s64_u32</a>(uint32x4_t a)</code>     | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_u32" target="_blank">vreinterpretq_f64_u32</a>(uint32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_u32" target="_blank">vreinterpretq_p64_u32</a>(uint32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_u32" target="_blank">vreinterpretq_p128_u32</a>(uint32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_u32" target="_blank">vreinterpretq_f16_u32</a>(uint32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_p8" target="_blank">vreinterpretq_s8_p8</a>(poly8x16_t a)</code>         | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_p8" target="_blank">vreinterpretq_s16_p8</a>(poly8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_p8" target="_blank">vreinterpretq_s32_p8</a>(poly8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_p8" target="_blank">vreinterpretq_f32_p8</a>(poly8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_p8" target="_blank">vreinterpretq_u8_p8</a>(poly8x16_t a)</code>        | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_p8" target="_blank">vreinterpretq_u16_p8</a>(poly8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_p8" target="_blank">vreinterpretq_u32_p8</a>(poly8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_p8" target="_blank">vreinterpretq_p16_p8</a>(poly8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_p8" target="_blank">vreinterpretq_u64_p8</a>(poly8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_p8" target="_blank">vreinterpretq_s64_p8</a>(poly8x16_t a)</code>       | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_p8" target="_blank">vreinterpretq_f64_p8</a>(poly8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_p8" target="_blank">vreinterpretq_p64_p8</a>(poly8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_p8" target="_blank">vreinterpretq_p128_p8</a>(poly8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_p8" target="_blank">vreinterpretq_f16_p8</a>(poly8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_mf8" target="_blank">vreinterpretq_s8_mf8</a>(mfloat8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_mf8" target="_blank">vreinterpretq_s16_mf8</a>(mfloat8x16_t a)</code>   | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_mf8" target="_blank">vreinterpretq_s32_mf8</a>(mfloat8x16_t a)</code>   | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_mf8" target="_blank">vreinterpretq_f32_mf8</a>(mfloat8x16_t a)</code> | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_mf8" target="_blank">vreinterpretq_u8_mf8</a>(mfloat8x16_t a)</code>    | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_mf8" target="_blank">vreinterpretq_u16_mf8</a>(mfloat8x16_t a)</code>  | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_mf8" target="_blank">vreinterpretq_u32_mf8</a>(mfloat8x16_t a)</code>  | `a -> Vd.16B`          | `NOP`                 | `Vd.4S -> result`  | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_mf8" target="_blank">vreinterpretq_p16_mf8</a>(mfloat8x16_t a)</code>  | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_mf8" target="_blank">vreinterpretq_u64_mf8</a>(mfloat8x16_t a)</code>  | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_mf8" target="_blank">vreinterpretq_s64_mf8</a>(mfloat8x16_t a)</code>   | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_mf8" target="_blank">vreinterpretq_f64_mf8</a>(mfloat8x16_t a)</code> | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_mf8" target="_blank">vreinterpretq_p64_mf8</a>(mfloat8x16_t a)</code>  | `a -> Vd.16B`          | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_mf8" target="_blank">vreinterpretq_p128_mf8</a>(mfloat8x16_t a)</code> | `a -> Vd.16B`          | `NOP`                 | `Vd.1Q -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_mf8" target="_blank">vreinterpretq_f16_mf8</a>(mfloat8x16_t a)</code> | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_p16" target="_blank">vreinterpretq_s8_p16</a>(poly16x8_t a)</code>       | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_p16" target="_blank">vreinterpretq_s16_p16</a>(poly16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_p16" target="_blank">vreinterpretq_s32_p16</a>(poly16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_p16" target="_blank">vreinterpretq_f32_p16</a>(poly16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_p16" target="_blank">vreinterpretq_u8_p16</a>(poly16x8_t a)</code>      | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_p16" target="_blank">vreinterpretq_u16_p16</a>(poly16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_p16" target="_blank">vreinterpretq_u32_p16</a>(poly16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_p16" target="_blank">vreinterpretq_p8_p16</a>(poly16x8_t a)</code>      | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_p16" target="_blank">vreinterpretq_mf8_p16</a>(poly16x8_t a)</code>  | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_p16" target="_blank">vreinterpretq_u64_p16</a>(poly16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_p16" target="_blank">vreinterpretq_s64_p16</a>(poly16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_p16" target="_blank">vreinterpretq_f64_p16</a>(poly16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_p16" target="_blank">vreinterpretq_p64_p16</a>(poly16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_p16" target="_blank">vreinterpretq_p128_p16</a>(poly16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_p16" target="_blank">vreinterpretq_f16_p16</a>(poly16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_u64" target="_blank">vreinterpretq_s8_u64</a>(uint64x2_t a)</code>       | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_u64" target="_blank">vreinterpretq_s16_u64</a>(uint64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_u64" target="_blank">vreinterpretq_s32_u64</a>(uint64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_u64" target="_blank">vreinterpretq_f32_u64</a>(uint64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_u64" target="_blank">vreinterpretq_u8_u64</a>(uint64x2_t a)</code>      | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_u64" target="_blank">vreinterpretq_u16_u64</a>(uint64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_u64" target="_blank">vreinterpretq_u32_u64</a>(uint64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_u64" target="_blank">vreinterpretq_p8_u64</a>(uint64x2_t a)</code>      | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_u64" target="_blank">vreinterpretq_p16_u64</a>(uint64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_u64" target="_blank">vreinterpretq_mf8_u64</a>(uint64x2_t a)</code>  | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_u64" target="_blank">vreinterpretq_s64_u64</a>(uint64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_u64" target="_blank">vreinterpretq_f64_u64</a>(uint64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_s64" target="_blank">vreinterpretq_f64_s64</a>(int64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_s64" target="_blank">vreinterpretq_p64_s64</a>(int64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_s64" target="_blank">vreinterpretq_p128_s64</a>(int64x2_t a)</code>    | `a -> Vd.1Q`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_u64" target="_blank">vreinterpretq_p64_u64</a>(uint64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_u64" target="_blank">vreinterpretq_p128_u64</a>(uint64x2_t a)</code>   | `a -> Vd.1Q`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_u64" target="_blank">vreinterpretq_f16_u64</a>(uint64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_s64" target="_blank">vreinterpretq_s8_s64</a>(int64x2_t a)</code>        | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_s64" target="_blank">vreinterpretq_s16_s64</a>(int64x2_t a)</code>      | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_s64" target="_blank">vreinterpretq_s32_s64</a>(int64x2_t a)</code>      | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_s64" target="_blank">vreinterpretq_f32_s64</a>(int64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_s64" target="_blank">vreinterpretq_u8_s64</a>(int64x2_t a)</code>       | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_s64" target="_blank">vreinterpretq_u16_s64</a>(int64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_s64" target="_blank">vreinterpretq_u32_s64</a>(int64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_s64" target="_blank">vreinterpretq_p8_s64</a>(int64x2_t a)</code>       | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_s64" target="_blank">vreinterpretq_p16_s64</a>(int64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_s64" target="_blank">vreinterpretq_mf8_s64</a>(int64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_s64" target="_blank">vreinterpretq_u64_s64</a>(int64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_p64" target="_blank">vreinterpretq_u64_p64</a>(poly64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_s64" target="_blank">vreinterpretq_f16_s64</a>(int64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_f16" target="_blank">vreinterpretq_s8_f16</a>(float16x8_t a)</code>      | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_f16" target="_blank">vreinterpretq_s16_f16</a>(float16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_f16" target="_blank">vreinterpretq_s32_f16</a>(float16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_f16" target="_blank">vreinterpretq_f32_f16</a>(float16x8_t a)</code>  | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_f16" target="_blank">vreinterpretq_u8_f16</a>(float16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_f16" target="_blank">vreinterpretq_u16_f16</a>(float16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_f16" target="_blank">vreinterpretq_u32_f16</a>(float16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_f16" target="_blank">vreinterpretq_p8_f16</a>(float16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_f16" target="_blank">vreinterpretq_p16_f16</a>(float16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_f16" target="_blank">vreinterpretq_mf8_f16</a>(float16x8_t a)</code> | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_f16" target="_blank">vreinterpretq_u64_f16</a>(float16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_f16" target="_blank">vreinterpretq_s64_f16</a>(float16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_f16" target="_blank">vreinterpretq_f64_f16</a>(float16x8_t a)</code>  | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_f16" target="_blank">vreinterpretq_p64_f16</a>(float16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_f16" target="_blank">vreinterpretq_p128_f16</a>(float16x8_t a)</code>  | `a -> Vd.8H`           | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_f64" target="_blank">vreinterpret_s8_f64</a>(float64x1_t a)</code>         | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_f64" target="_blank">vreinterpret_s16_f64</a>(float64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_f64" target="_blank">vreinterpret_s32_f64</a>(float64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_f64" target="_blank">vreinterpret_u8_f64</a>(float64x1_t a)</code>        | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_f64" target="_blank">vreinterpret_u16_f64</a>(float64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_f64" target="_blank">vreinterpret_u32_f64</a>(float64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_f64" target="_blank">vreinterpret_p8_f64</a>(float64x1_t a)</code>        | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_f64" target="_blank">vreinterpret_p16_f64</a>(float64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_f64" target="_blank">vreinterpret_mf8_f64</a>(float64x1_t a)</code>    | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_f64" target="_blank">vreinterpret_u64_f64</a>(float64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_f64" target="_blank">vreinterpret_s64_f64</a>(float64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_f64" target="_blank">vreinterpret_f16_f64</a>(float64x1_t a)</code>    | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_f64" target="_blank">vreinterpret_f32_f64</a>(float64x1_t a)</code>    | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_f64" target="_blank">vreinterpretq_s8_f64</a>(float64x2_t a)</code>      | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_f64" target="_blank">vreinterpretq_s16_f64</a>(float64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_f64" target="_blank">vreinterpretq_s32_f64</a>(float64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_f64" target="_blank">vreinterpretq_u8_f64</a>(float64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_f64" target="_blank">vreinterpretq_u16_f64</a>(float64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_f64" target="_blank">vreinterpretq_u32_f64</a>(float64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_f64" target="_blank">vreinterpretq_p8_f64</a>(float64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_f64" target="_blank">vreinterpretq_p16_f64</a>(float64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_f64" target="_blank">vreinterpretq_mf8_f64</a>(float64x2_t a)</code> | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_f64" target="_blank">vreinterpretq_u64_f64</a>(float64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_f64" target="_blank">vreinterpretq_s64_f64</a>(float64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_f64" target="_blank">vreinterpretq_f16_f64</a>(float64x2_t a)</code>  | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_f64" target="_blank">vreinterpretq_f32_f64</a>(float64x2_t a)</code>  | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_p64" target="_blank">vreinterpret_s8_p64</a>(poly64x1_t a)</code>          | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `A32/A64`                 |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_p64" target="_blank">vreinterpret_s16_p64</a>(poly64x1_t a)</code>       | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_p64" target="_blank">vreinterpret_s32_p64</a>(poly64x1_t a)</code>       | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `A32/A64`                 |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_p64" target="_blank">vreinterpret_u8_p64</a>(poly64x1_t a)</code>         | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `A32/A64`                 |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_p64" target="_blank">vreinterpret_u16_p64</a>(poly64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_p64" target="_blank">vreinterpret_u32_p64</a>(poly64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.2S -> result`  | `A32/A64`                 |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_p64" target="_blank">vreinterpret_p8_p64</a>(poly64x1_t a)</code>         | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `A32/A64`                 |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_p64" target="_blank">vreinterpret_p16_p64</a>(poly64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_p64" target="_blank">vreinterpret_mf8_p64</a>(poly64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.8B -> result`  | `A32/A64`                 |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_p64" target="_blank">vreinterpret_s64_p64</a>(poly64x1_t a)</code>       | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_p64" target="_blank">vreinterpret_f64_p64</a>(poly64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_p64" target="_blank">vreinterpret_f16_p64</a>(poly64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_p64" target="_blank">vreinterpretq_s8_p64</a>(poly64x2_t a)</code>       | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `A32/A64`                 |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_p64" target="_blank">vreinterpretq_s16_p64</a>(poly64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_p64" target="_blank">vreinterpretq_s32_p64</a>(poly64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `A32/A64`                 |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_p64" target="_blank">vreinterpretq_u8_p64</a>(poly64x2_t a)</code>      | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_p64" target="_blank">vreinterpretq_u16_p64</a>(poly64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_p64" target="_blank">vreinterpretq_u32_p64</a>(poly64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.4S -> result`  | `A32/A64`                 |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_p64" target="_blank">vreinterpretq_p8_p64</a>(poly64x2_t a)</code>      | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `A32/A64`                 |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_p64" target="_blank">vreinterpretq_p16_p64</a>(poly64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_p64" target="_blank">vreinterpretq_mf8_p64</a>(poly64x2_t a)</code>  | `a -> Vd.2D`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_p64" target="_blank">vreinterpretq_s64_p64</a>(poly64x2_t a)</code>     | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_p64" target="_blank">vreinterpretq_f64_p64</a>(poly64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_p64" target="_blank">vreinterpretq_f16_p64</a>(poly64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_p128" target="_blank">vreinterpretq_s8_p128</a>(poly128_t a)</code>      | `a -> Vd.1Q`           | `NOP`                 | `Vd.16B -> result` | `A32/A64`                 |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_p128" target="_blank">vreinterpretq_s16_p128</a>(poly128_t a)</code>    | `a -> Vd.1Q`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_p128" target="_blank">vreinterpretq_s32_p128</a>(poly128_t a)</code>    | `a -> Vd.1Q`           | `NOP`                 | `Vd.4S -> result`  | `A32/A64`                 |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_p128" target="_blank">vreinterpretq_u8_p128</a>(poly128_t a)</code>     | `a -> Vd.1Q`           | `NOP`                 | `Vd.16B -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_p128" target="_blank">vreinterpretq_u16_p128</a>(poly128_t a)</code>   | `a -> Vd.1Q`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_p128" target="_blank">vreinterpretq_u32_p128</a>(poly128_t a)</code>   | `a -> Vd.1Q`           | `NOP`                 | `Vd.4S -> result`  | `A32/A64`                 |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_p128" target="_blank">vreinterpretq_p8_p128</a>(poly128_t a)</code>     | `a -> Vd.1Q`           | `NOP`                 | `Vd.16B -> result` | `A32/A64`                 |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_p128" target="_blank">vreinterpretq_p16_p128</a>(poly128_t a)</code>   | `a -> Vd.1Q`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_p128" target="_blank">vreinterpretq_mf8_p128</a>(poly128_t a)</code> | `a -> Vd.1Q`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_p128" target="_blank">vreinterpretq_u64_p128</a>(poly128_t a)</code>   | `a -> Vd.1Q`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_p128" target="_blank">vreinterpretq_s64_p128</a>(poly128_t a)</code>    | `a -> Vd.1Q`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_p128" target="_blank">vreinterpretq_f64_p128</a>(poly128_t a)</code>  | `a -> Vd.1Q`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_p128" target="_blank">vreinterpretq_f16_p128</a>(poly128_t a)</code>  | `a -> Vd.1Q`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_u8" target="_blank">vreinterpret_mf8_u8</a>(uint8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_u8" target="_blank">vreinterpretq_mf8_u8</a>(uint8x16_t a)</code>    | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_mf8" target="_blank">vreinterpret_u8_mf8</a>(mfloat8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_mf8" target="_blank">vreinterpretq_u8_mf8</a>(mfloat8x16_t a)</code>    | `a -> Vd.16B`          | `NOP`                 | `Vd.16B -> result` | `A64`                     |

### Move

#### Narrow

| Intrinsic                                                                                                                                                                                                                                    | Argument preparation         | AArch64 Instruction   | Result             | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_s16" target="_blank">vmovn_s16</a>(int16x8_t a)</code>                                                                                     | `a -> Vn.8H`                 | `XTN Vd.8B,Vn.8H`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_s32" target="_blank">vmovn_s32</a>(int32x4_t a)</code>                                                                                    | `a -> Vn.4S`                 | `XTN Vd.4H,Vn.4S`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_s64" target="_blank">vmovn_s64</a>(int64x2_t a)</code>                                                                                    | `a -> Vn.2D`                 | `XTN Vd.2S,Vn.2D`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_u16" target="_blank">vmovn_u16</a>(uint16x8_t a)</code>                                                                                   | `a -> Vn.8H`                 | `XTN Vd.8B,Vn.8H`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_u32" target="_blank">vmovn_u32</a>(uint32x4_t a)</code>                                                                                  | `a -> Vn.4S`                 | `XTN Vd.4H,Vn.4S`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_u64" target="_blank">vmovn_u64</a>(uint64x2_t a)</code>                                                                                  | `a -> Vn.2D`                 | `XTN Vd.2S,Vn.2D`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_s16" target="_blank">vmovn_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a)</code>     | `r -> Vd.8B`<br>`a -> Vn.8H` | `XTN2 Vd.16B,Vn.8H`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_s32" target="_blank">vmovn_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a)</code>    | `r -> Vd.4H`<br>`a -> Vn.4S` | `XTN2 Vd.8H,Vn.4S`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_s64" target="_blank">vmovn_high_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a)</code>    | `r -> Vd.2S`<br>`a -> Vn.2D` | `XTN2 Vd.4S,Vn.2D`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_u16" target="_blank">vmovn_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a)</code>  | `r -> Vd.8B`<br>`a -> Vn.8H` | `XTN2 Vd.16B,Vn.8H`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_u32" target="_blank">vmovn_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a)</code> | `r -> Vd.4H`<br>`a -> Vn.4S` | `XTN2 Vd.8H,Vn.4S`    | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_u64" target="_blank">vmovn_high_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a)</code> | `r -> Vd.2S`<br>`a -> Vn.2D` | `XTN2 Vd.4S,Vn.2D`    | `Vd.4S -> result`  | `v7/A32/A64`              |

#### Widen

| Intrinsic                                                                                                                                                             | Argument preparation   | AArch64 Instruction      | Result            | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|--------------------------|-------------------|---------------------------|
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_s8" target="_blank">vmovl_s8</a>(int8x8_t a)</code>                | `a -> Vn.8B`           | `SSHLL Vd.8H,Vn.8B,#0`   | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_s16" target="_blank">vmovl_s16</a>(int16x4_t a)</code>             | `a -> Vn.4H`           | `SSHLL Vd.4S,Vn.4H,#0`   | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_s32" target="_blank">vmovl_s32</a>(int32x2_t a)</code>             | `a -> Vn.2S`           | `SSHLL Vd.2D,Vn.2S,#0`   | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_u8" target="_blank">vmovl_u8</a>(uint8x8_t a)</code>              | `a -> Vn.8B`           | `USHLL Vd.8H,Vn.8B,#0`   | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_u16" target="_blank">vmovl_u16</a>(uint16x4_t a)</code>           | `a -> Vn.4H`           | `USHLL Vd.4S,Vn.4H,#0`   | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_u32" target="_blank">vmovl_u32</a>(uint32x2_t a)</code>           | `a -> Vn.2S`           | `USHLL Vd.2D,Vn.2S,#0`   | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_s8" target="_blank">vmovl_high_s8</a>(int8x16_t a)</code>     | `a -> Vn.16B`          | `SSHLL2 Vd.8H,Vn.16B,#0` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_s16" target="_blank">vmovl_high_s16</a>(int16x8_t a)</code>   | `a -> Vn.8H`           | `SSHLL2 Vd.4S,Vn.8H,#0`  | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_s32" target="_blank">vmovl_high_s32</a>(int32x4_t a)</code>   | `a -> Vn.4S`           | `SSHLL2 Vd.2D,Vn.4S,#0`  | `Vd.2D -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_u8" target="_blank">vmovl_high_u8</a>(uint8x16_t a)</code>   | `a -> Vn.16B`          | `USHLL2 Vd.8H,Vn.16B,#0` | `Vd.8H -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_u16" target="_blank">vmovl_high_u16</a>(uint16x8_t a)</code> | `a -> Vn.8H`           | `USHLL2 Vd.4S,Vn.8H,#0`  | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_u32" target="_blank">vmovl_high_u32</a>(uint32x4_t a)</code> | `a -> Vn.4S`           | `USHLL2 Vd.2D,Vn.4S,#0`  | `Vd.2D -> result` | `A64`                     |

#### Saturating narrow

| Intrinsic                                                                                                                                                                                                                                       | Argument preparation         | AArch64 Instruction    | Result             | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_s16" target="_blank">vqmovn_s16</a>(int16x8_t a)</code>                                                                                      | `a -> Vn.8H`                 | `SQXTN Vd.8B,Vn.8H`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_s32" target="_blank">vqmovn_s32</a>(int32x4_t a)</code>                                                                                     | `a -> Vn.4S`                 | `SQXTN Vd.4H,Vn.4S`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_s64" target="_blank">vqmovn_s64</a>(int64x2_t a)</code>                                                                                     | `a -> Vn.2D`                 | `SQXTN Vd.2S,Vn.2D`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_u16" target="_blank">vqmovn_u16</a>(uint16x8_t a)</code>                                                                                    | `a -> Vn.8H`                 | `UQXTN Vd.8B,Vn.8H`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_u32" target="_blank">vqmovn_u32</a>(uint32x4_t a)</code>                                                                                   | `a -> Vn.4S`                 | `UQXTN Vd.4H,Vn.4S`    | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_u64" target="_blank">vqmovn_u64</a>(uint64x2_t a)</code>                                                                                   | `a -> Vn.2D`                 | `UQXTN Vd.2S,Vn.2D`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovnh_s16" target="_blank">vqmovnh_s16</a>(int16_t a)</code>                                                                                        | `a -> Hn`                    | `SQXTN Bd,Hn`          | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovns_s32" target="_blank">vqmovns_s32</a>(int32_t a)</code>                                                                                       | `a -> Sn`                    | `SQXTN Hd,Sn`          | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovnd_s64" target="_blank">vqmovnd_s64</a>(int64_t a)</code>                                                                                       | `a -> Dn`                    | `SQXTN Sd,Dn`          | `Sd -> result`     | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovnh_u16" target="_blank">vqmovnh_u16</a>(uint16_t a)</code>                                                                                      | `a -> Hn`                    | `UQXTN Bd,Hn`          | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovns_u32" target="_blank">vqmovns_u32</a>(uint32_t a)</code>                                                                                     | `a -> Sn`                    | `UQXTN Hd,Sn`          | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovnd_u64" target="_blank">vqmovnd_u64</a>(uint64_t a)</code>                                                                                     | `a -> Dn`                    | `UQXTN Sd,Dn`          | `Sd -> result`     | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_s16" target="_blank">vqmovn_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a)</code>      | `r -> Vd.8B`<br>`a -> Vn.8H` | `SQXTN2 Vd.16B,Vn.8H`  | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_s32" target="_blank">vqmovn_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a)</code>     | `r -> Vd.4H`<br>`a -> Vn.4S` | `SQXTN2 Vd.8H,Vn.4S`   | `Vd.8H -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_s64" target="_blank">vqmovn_high_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a)</code>     | `r -> Vd.2S`<br>`a -> Vn.2D` | `SQXTN2 Vd.4S,Vn.2D`   | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_u16" target="_blank">vqmovn_high_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a)</code>   | `r -> Vd.8B`<br>`a -> Vn.8H` | `UQXTN2 Vd.16B,Vn.8H`  | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_u32" target="_blank">vqmovn_high_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a)</code>  | `r -> Vd.4H`<br>`a -> Vn.4S` | `UQXTN2 Vd.8H,Vn.4S`   | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_u64" target="_blank">vqmovn_high_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a)</code>  | `r -> Vd.2S`<br>`a -> Vn.2D` | `UQXTN2 Vd.4S,Vn.2D`   | `Vd.4S -> result`  | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_s16" target="_blank">vqmovun_s16</a>(int16x8_t a)</code>                                                                                   | `a -> Vn.8H`                 | `SQXTUN Vd.8B,Vn.8H`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_s32" target="_blank">vqmovun_s32</a>(int32x4_t a)</code>                                                                                  | `a -> Vn.4S`                 | `SQXTUN Vd.4H,Vn.4S`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_s64" target="_blank">vqmovun_s64</a>(int64x2_t a)</code>                                                                                  | `a -> Vn.2D`                 | `SQXTUN Vd.2S,Vn.2D`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovunh_s16" target="_blank">vqmovunh_s16</a>(int16_t a)</code>                                                                                     | `a -> Hn`                    | `SQXTUN Bd,Hn`         | `Bd -> result`     | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovuns_s32" target="_blank">vqmovuns_s32</a>(int32_t a)</code>                                                                                    | `a -> Sn`                    | `SQXTUN Hd,Sn`         | `Hd -> result`     | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovund_s64" target="_blank">vqmovund_s64</a>(int64_t a)</code>                                                                                    | `a -> Dn`                    | `SQXTUN Sd,Dn`         | `Sd -> result`     | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_high_s16" target="_blank">vqmovun_high_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a)</code>  | `r -> Vd.8B`<br>`a -> Vn.8H` | `SQXTUN2 Vd.16B,Vn.8H` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_high_s32" target="_blank">vqmovun_high_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a)</code> | `r -> Vd.4H`<br>`a -> Vn.4S` | `SQXTUN2 Vd.8H,Vn.4S`  | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_high_s64" target="_blank">vqmovun_high_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a)</code> | `r -> Vd.2S`<br>`a -> Vn.2D` | `SQXTUN2 Vd.4S,Vn.2D`  | `Vd.4S -> result`  | `A64`                     |

### Scalar arithmetic

#### Vector multiply-accumulate by scalar

| Intrinsic                                                                                                                                                                                                                                                                                                                                      | Argument preparation                                             | AArch64 Instruction                                  | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|------------------------------------------------------|-------------------|---------------------------|
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_s16" target="_blank">vmla_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MLA Vd.4H,Vn.4H,Vm.H[lane]`                         | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_s16" target="_blank">vmlaq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MLA Vd.8H,Vn.8H,Vm.H[lane]`                         | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_s32" target="_blank">vmla_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MLA Vd.2S,Vn.2S,Vm.S[lane]`                         | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_s32" target="_blank">vmlaq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MLA Vd.4S,Vn.4S,Vm.S[lane]`                         | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_u16" target="_blank">vmla_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MLA Vd.4H,Vn.4H,Vm.H[lane]`                         | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_u16" target="_blank">vmlaq_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MLA Vd.8H,Vn.8H,Vm.H[lane]`                         | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_u32" target="_blank">vmla_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MLA Vd.2S,Vn.2S,Vm.S[lane]`                         | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_u32" target="_blank">vmlaq_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MLA Vd.4S,Vn.4S,Vm.S[lane]`                         | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_f32" target="_blank">vmla_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `0 <= lane <= 1`                                                 | `RESULT[I] = a[i] + (b[i] * v[lane]) for i = 0 to 1` | `N/A`             | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_f32" target="_blank">vmlaq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `0 <= lane <= 1`                                                 | `RESULT[I] = a[i] + (b[i] * v[lane]) for i = 0 to 3` | `N/A`             | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_s16" target="_blank">vmla_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MLA Vd.4H,Vn.4H,Vm.H[lane]`                         | `Vd.4H -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_s16" target="_blank">vmlaq_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MLA Vd.8H,Vn.8H,Vm.H[lane]`                         | `Vd.8H -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_s32" target="_blank">vmla_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MLA Vd.2S,Vn.2S,Vm.S[lane]`                         | `Vd.2S -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_s32" target="_blank">vmlaq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MLA Vd.4S,Vn.4S,Vm.S[lane]`                         | `Vd.4S -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_u16" target="_blank">vmla_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MLA Vd.4H,Vn.4H,Vm.H[lane]`                         | `Vd.4H -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_u16" target="_blank">vmlaq_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MLA Vd.8H,Vn.8H,Vm.H[lane]`                         | `Vd.8H -> result` | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_u32" target="_blank">vmla_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MLA Vd.2S,Vn.2S,Vm.S[lane]`                         | `Vd.2S -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_u32" target="_blank">vmlaq_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MLA Vd.4S,Vn.4S,Vm.S[lane]`                         | `Vd.4S -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_f32" target="_blank">vmla_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `0 <= lane <= 3`                                                 | `RESULT[I] = a[i] + (b[i] * v[lane]) for i = 0 to 1` | `N/A`             | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_f32" target="_blank">vmlaq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `0 <= lane <= 3`                                                 | `RESULT[I] = a[i] + (b[i] * v[lane]) for i = 0 to 3` | `N/A`             | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_s16" target="_blank">vmlal_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SMLAL Vd.4S,Vn.4H,Vm.H[lane]`                       | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_s32" target="_blank">vmlal_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SMLAL Vd.2D,Vn.2S,Vm.S[lane]`                       | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_u16" target="_blank">vmlal_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `UMLAL Vd.4S,Vn.4H,Vm.H[lane]`                       | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_u32" target="_blank">vmlal_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `UMLAL Vd.2D,Vn.2S,Vm.S[lane]`                       | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_s16" target="_blank">vmlal_high_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SMLAL2 Vd.4S,Vn.8H,Vm.H[lane]`                      | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_s32" target="_blank">vmlal_high_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SMLAL2 Vd.2D,Vn.4S,Vm.S[lane]`                      | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_u16" target="_blank">vmlal_high_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `UMLAL2 Vd.4S,Vn.8H,Vm.H[lane]`                      | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_u32" target="_blank">vmlal_high_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `UMLAL2 Vd.2D,Vn.4S,Vm.S[lane]`                      | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_s16" target="_blank">vmlal_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SMLAL Vd.4S,Vn.4H,Vm.H[lane]`                       | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_s32" target="_blank">vmlal_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SMLAL Vd.2D,Vn.2S,Vm.S[lane]`                       | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_u16" target="_blank">vmlal_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `UMLAL Vd.4S,Vn.4H,Vm.H[lane]`                       | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_u32" target="_blank">vmlal_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `UMLAL Vd.2D,Vn.2S,Vm.S[lane]`                       | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_s16" target="_blank">vmlal_high_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SMLAL2 Vd.4S,Vn.8H,Vm.H[lane]`                      | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_s32" target="_blank">vmlal_high_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SMLAL2 Vd.2D,Vn.4S,Vm.S[lane]`                      | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_u16" target="_blank">vmlal_high_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `UMLAL2 Vd.4S,Vn.8H,Vm.H[lane]`                      | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_u32" target="_blank">vmlal_high_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `UMLAL2 Vd.2D,Vn.4S,Vm.S[lane]`                      | `Vd.2D -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_s16" target="_blank">vmla_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>                                                                       | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.H[0]`                   | `MLA Vd.4H,Vn.4H,Vm.H[0]`                            | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_s16" target="_blank">vmlaq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>                                                                     | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.H[0]`                   | `MLA Vd.8H,Vn.8H,Vm.H[0]`                            | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_s32" target="_blank">vmla_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>                                                                       | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.S[0]`                   | `MLA Vd.2S,Vn.2S,Vm.S[0]`                            | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_s32" target="_blank">vmlaq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>                                                                     | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.S[0]`                   | `MLA Vd.4S,Vn.4S,Vm.S[0]`                            | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_u16" target="_blank">vmla_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t c)</code>                                                                   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.H[0]`                   | `MLA Vd.4H,Vn.4H,Vm.H[0]`                            | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_u16" target="_blank">vmlaq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t c)</code>                                                                 | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.H[0]`                   | `MLA Vd.8H,Vn.8H,Vm.H[0]`                            | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_u32" target="_blank">vmla_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t c)</code>                                                                   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.S[0]`                   | `MLA Vd.2S,Vn.2S,Vm.S[0]`                            | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_u32" target="_blank">vmlaq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t c)</code>                                                                 | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.S[0]`                   | `MLA Vd.4S,Vn.4S,Vm.S[0]`                            | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_f32" target="_blank">vmla_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t c)</code>                                                               | `N/A`                                                            | `RESULT[I] = a[i] + (b[i] * c) for i = 0 to 1`       | `N/A`             | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_f32" target="_blank">vmlaq_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t c)</code>                                                             | `N/A`                                                            | `RESULT[I] = a[i] + (b[i] * c) for i = 0 to 3`       | `N/A`             | `v7/A32/A64`              |

#### Vector multiply-subtract by scalar

| Intrinsic                                                                                                                                                                                                                                                                                                                                      | Argument preparation                                             | AArch64 Instruction                                  | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|------------------------------------------------------|-------------------|---------------------------|
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_s16" target="_blank">vmls_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MLS Vd.4H,Vn.4H,Vm.H[lane]`                         | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_s16" target="_blank">vmlsq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MLS Vd.8H,Vn.8H,Vm.H[lane]`                         | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_s32" target="_blank">vmls_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MLS Vd.2S,Vn.2S,Vm.S[lane]`                         | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_s32" target="_blank">vmlsq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MLS Vd.4S,Vn.4S,Vm.S[lane]`                         | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_u16" target="_blank">vmls_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MLS Vd.4H,Vn.4H,Vm.H[lane]`                         | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_u16" target="_blank">vmlsq_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MLS Vd.8H,Vn.8H,Vm.H[lane]`                         | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_u32" target="_blank">vmls_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MLS Vd.2S,Vn.2S,Vm.S[lane]`                         | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_u32" target="_blank">vmlsq_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MLS Vd.4S,Vn.4S,Vm.S[lane]`                         | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_f32" target="_blank">vmls_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `0 <= lane <= 1`                                                 | `RESULT[I] = a[i] - (b[i] * v[lane]) for i = 0 to 1` | `N/A`             | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_f32" target="_blank">vmlsq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `0 <= lane <= 1`                                                 | `RESULT[I] = a[i] - (b[i] * v[lane]) for i = 0 to 3` | `N/A`             | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_s16" target="_blank">vmls_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MLS Vd.4H,Vn.4H,Vm.H[lane]`                         | `Vd.4H -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_s16" target="_blank">vmlsq_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MLS Vd.8H,Vn.8H,Vm.H[lane]`                         | `Vd.8H -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_s32" target="_blank">vmls_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MLS Vd.2S,Vn.2S,Vm.S[lane]`                         | `Vd.2S -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_s32" target="_blank">vmlsq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MLS Vd.4S,Vn.4S,Vm.S[lane]`                         | `Vd.4S -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_u16" target="_blank">vmls_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MLS Vd.4H,Vn.4H,Vm.H[lane]`                         | `Vd.4H -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_u16" target="_blank">vmlsq_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MLS Vd.8H,Vn.8H,Vm.H[lane]`                         | `Vd.8H -> result` | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_u32" target="_blank">vmls_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MLS Vd.2S,Vn.2S,Vm.S[lane]`                         | `Vd.2S -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_u32" target="_blank">vmlsq_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MLS Vd.4S,Vn.4S,Vm.S[lane]`                         | `Vd.4S -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_f32" target="_blank">vmls_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `0 <= lane <= 3`                                                 | `RESULT[I] = a[i] - (b[i] * v[lane]) for i = 0 to 1` | `N/A`             | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_f32" target="_blank">vmlsq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `0 <= lane <= 3`                                                 | `RESULT[I] = a[i] - (b[i] * v[lane]) for i = 0 to 3` | `N/A`             | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_s16" target="_blank">vmlsl_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SMLSL Vd.4S,Vn.4H,Vm.H[lane]`                       | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_s32" target="_blank">vmlsl_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SMLSL Vd.2D,Vn.2S,Vm.S[lane]`                       | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_u16" target="_blank">vmlsl_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `UMLSL Vd.4S,Vn.4H,Vm.H[lane]`                       | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_u32" target="_blank">vmlsl_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `UMLSL Vd.2D,Vn.2S,Vm.S[lane]`                       | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_s16" target="_blank">vmlsl_high_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SMLSL2 Vd.4S,Vn.8H,Vm.H[lane]`                      | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_s32" target="_blank">vmlsl_high_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SMLSL2 Vd.2D,Vn.4S,Vm.S[lane]`                      | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_u16" target="_blank">vmlsl_high_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `UMLSL2 Vd.4S,Vn.8H,Vm.H[lane]`                      | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_u32" target="_blank">vmlsl_high_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `UMLSL2 Vd.2D,Vn.4S,Vm.S[lane]`                      | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_s16" target="_blank">vmlsl_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SMLSL Vd.4S,Vn.4H,Vm.H[lane]`                       | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_s32" target="_blank">vmlsl_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SMLSL Vd.2D,Vn.2S,Vm.S[lane]`                       | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_u16" target="_blank">vmlsl_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `UMLSL Vd.4S,Vn.4H,Vm.H[lane]`                       | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_u32" target="_blank">vmlsl_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `UMLSL Vd.2D,Vn.2S,Vm.S[lane]`                       | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_s16" target="_blank">vmlsl_high_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SMLSL2 Vd.4S,Vn.8H,Vm.H[lane]`                      | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_s32" target="_blank">vmlsl_high_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SMLSL2 Vd.2D,Vn.4S,Vm.S[lane]`                      | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_u16" target="_blank">vmlsl_high_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `UMLSL2 Vd.4S,Vn.8H,Vm.H[lane]`                      | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_u32" target="_blank">vmlsl_high_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `UMLSL2 Vd.2D,Vn.4S,Vm.S[lane]`                      | `Vd.2D -> result` | `A64`                     |

#### Vector multiply by scalar

| Intrinsic                                                                                                                                                                                                                                                                                     | Argument preparation                             | AArch64 Instruction           | Result            | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|-------------------------------|-------------------|---------------------------|
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_s16" target="_blank">vmul_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                               | `a -> Vn.4H`<br>`b -> Vm.H[0]`                   | `MUL Vd.4H,Vn.4H,Vm.H[0]`     | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_s16" target="_blank">vmulq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                             | `a -> Vn.8H`<br>`b -> Vm.H[0]`                   | `MUL Vd.8H,Vn.8H,Vm.H[0]`     | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_s32" target="_blank">vmul_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                               | `a -> Vn.2S`<br>`b -> Vm.S[0]`                   | `MUL Vd.2S,Vn.2S,Vm.S[0]`     | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_s32" target="_blank">vmulq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                             | `a -> Vn.4S`<br>`b -> Vm.S[0]`                   | `MUL Vd.4S,Vn.4S,Vm.S[0]`     | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_u16" target="_blank">vmul_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                            | `a -> Vn.4H`<br>`b -> Vm.H[0]`                   | `MUL Vd.4H,Vn.4H,Vm.H[0]`     | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_u16" target="_blank">vmulq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                          | `a -> Vn.8H`<br>`b -> Vm.H[0]`                   | `MUL Vd.8H,Vn.8H,Vm.H[0]`     | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_u32" target="_blank">vmul_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                            | `a -> Vn.2S`<br>`b -> Vm.S[0]`                   | `MUL Vd.2S,Vn.2S,Vm.S[0]`     | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_u32" target="_blank">vmulq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                          | `a -> Vn.4S`<br>`b -> Vm.S[0]`                   | `MUL Vd.4S,Vn.4S,Vm.S[0]`     | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_f32" target="_blank">vmul_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                         | `a -> Vn.2S`<br>`b -> Vm.S[0]`                   | `FMUL Vd.2S,Vn.2S,Vm.S[0]`    | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_f32" target="_blank">vmulq_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t b)</code>                                                       | `a -> Vn.4S`<br>`b -> Vm.S[0]`                   | `FMUL Vd.4S,Vn.4S,Vm.S[0]`    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_f64" target="_blank">vmul_n_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>                                                         | `a -> Dn`<br>`b -> Vm.D[0]`                      | `FMUL Dd,Dn,Vm.D[0]`          | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_f64" target="_blank">vmulq_n_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t b)</code>                                                       | `a -> Vn.2D`<br>`b -> Vm.D[0]`                   | `FMUL Vd.2D,Vn.2D,Vm.D[0]`    | `Vd.2D -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_s16" target="_blank">vmul_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MUL Vd.4H,Vn.4H,Vm.H[lane]`  | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_s16" target="_blank">vmulq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MUL Vd.8H,Vn.8H,Vm.H[lane]`  | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_s32" target="_blank">vmul_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MUL Vd.2S,Vn.2S,Vm.S[lane]`  | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_s32" target="_blank">vmulq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MUL Vd.4S,Vn.4S,Vm.S[lane]`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_u16" target="_blank">vmul_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `a -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MUL Vd.4H,Vn.4H,Vm.H[lane]`  | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_u16" target="_blank">vmulq_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `a -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `MUL Vd.8H,Vn.8H,Vm.H[lane]`  | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_u32" target="_blank">vmul_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `a -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MUL Vd.2S,Vn.2S,Vm.S[lane]`  | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_u32" target="_blank">vmulq_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `a -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `MUL Vd.4S,Vn.4S,Vm.S[lane]`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_f32" target="_blank">vmul_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `FMUL Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_f32" target="_blank">vmulq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `FMUL Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_f64" target="_blank">vmul_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Dn`<br>`v -> Vm.1D`<br>`0 <= lane <= 0`    | `FMUL Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_f64" target="_blank">vmulq_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.2D`<br>`v -> Vm.1D`<br>`0 <= lane <= 0` | `FMUL Vd.2D,Vn.2D,Vm.D[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuls_lane_f32" target="_blank">vmuls_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`    | `FMUL Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuld_lane_f64" target="_blank">vmuld_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Dn`<br>`v -> Vm.1D`<br>`0 <= lane <= 0`    | `FMUL Dd,Dn,Vm.S[lane]`       | `Dd -> result`    | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_s16" target="_blank">vmul_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MUL Vd.4H,Vn.4H,Vm.H[lane]`  | `Vd.4H -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_s16" target="_blank">vmulq_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MUL Vd.8H,Vn.8H,Vm.H[lane]`  | `Vd.8H -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_s32" target="_blank">vmul_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MUL Vd.2S,Vn.2S,Vm.S[lane]`  | `Vd.2S -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_s32" target="_blank">vmulq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MUL Vd.4S,Vn.4S,Vm.S[lane]`  | `Vd.4S -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_u16" target="_blank">vmul_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `a -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MUL Vd.4H,Vn.4H,Vm.H[lane]`  | `Vd.4H -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_u16" target="_blank">vmulq_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `a -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `MUL Vd.8H,Vn.8H,Vm.H[lane]`  | `Vd.8H -> result` | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_u32" target="_blank">vmul_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `a -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MUL Vd.2S,Vn.2S,Vm.S[lane]`  | `Vd.2S -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_u32" target="_blank">vmulq_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `a -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `MUL Vd.4S,Vn.4S,Vm.S[lane]`  | `Vd.4S -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_f32" target="_blank">vmul_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `FMUL Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_f32" target="_blank">vmulq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `FMUL Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_f64" target="_blank">vmul_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Dn`<br>`v -> Vm.2D`<br>`0 <= lane <= 1`    | `FMUL Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_f64" target="_blank">vmulq_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vn.2D`<br>`v -> Vm.2D`<br>`0 <= lane <= 1` | `FMUL Vd.2D,Vn.2D,Vm.D[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuls_laneq_f32" target="_blank">vmuls_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`    | `FMUL Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuld_laneq_f64" target="_blank">vmuld_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Dn`<br>`v -> Vm.2D`<br>`0 <= lane <= 1`    | `FMUL Dd,Dn,Vm.D[lane]`       | `Dd -> result`    | `A64`                     |

#### Vector multiply by scalar and widen

| Intrinsic                                                                                                                                                                                                                                                                                            | Argument preparation                             | AArch64 Instruction             | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|---------------------------------|-------------------|---------------------------|
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_n_s16" target="_blank">vmull_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                                    | `a -> Vn.4H`<br>`b -> Vm.H[0]`                   | `SMULL Vd.4S,Vn.4H,Vm.H[0]`     | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_n_s32" target="_blank">vmull_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                                    | `a -> Vn.2S`<br>`b -> Vm.S[0]`                   | `SMULL Vd.2D,Vn.2S,Vm.S[0]`     | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_n_u16" target="_blank">vmull_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                                 | `a -> Vn.4H`<br>`b -> Vm.H[0]`                   | `UMULL Vd.4S,Vn.4H,Vm.H[0]`     | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_n_u32" target="_blank">vmull_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                                 | `a -> Vn.2S`<br>`b -> Vm.S[0]`                   | `UMULL Vd.2D,Vn.2S,Vm.S[0]`     | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_n_s16" target="_blank">vmull_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b)</code>                                                          | `a -> Vn.8H`<br>`b -> Vm.H[0]`                   | `SMULL2 Vd.4S,Vn.8H,Vm.H[0]`    | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_n_s32" target="_blank">vmull_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b)</code>                                                          | `a -> Vn.4S`<br>`b -> Vm.S[0]`                   | `SMULL2 Vd.2D,Vn.4S,Vm.S[0]`    | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_n_u16" target="_blank">vmull_high_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>                                                       | `a -> Vn.8H`<br>`b -> Vm.H[0]`                   | `UMULL2 Vd.4S,Vn.8H,Vm.H[0]`    | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_n_u32" target="_blank">vmull_high_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>                                                       | `a -> Vn.4S`<br>`b -> Vm.S[0]`                   | `UMULL2 Vd.2D,Vn.4S,Vm.S[0]`    | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_s16" target="_blank">vmull_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                | `a -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SMULL Vd.4S,Vn.4H,Vm.H[lane]`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_s32" target="_blank">vmull_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                | `a -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SMULL Vd.2D,Vn.2S,Vm.S[lane]`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_u16" target="_blank">vmull_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `UMULL Vd.4S,Vn.4H,Vm.H[lane]`  | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_u32" target="_blank">vmull_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `a -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `UMULL Vd.2D,Vn.2S,Vm.S[lane]`  | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_s16" target="_blank">vmull_high_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `a -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SMULL2 Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_s32" target="_blank">vmull_high_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `a -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SMULL2 Vd.2D,Vn.4S,Vm.S[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_u16" target="_blank">vmull_high_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `UMULL2 Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_u32" target="_blank">vmull_high_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `UMULL2 Vd.2D,Vn.4S,Vm.S[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_s16" target="_blank">vmull_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>              | `a -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SMULL Vd.4S,Vn.4H,Vm.H[lane]`  | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_s32" target="_blank">vmull_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>              | `a -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SMULL Vd.2D,Vn.2S,Vm.S[lane]`  | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_u16" target="_blank">vmull_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `UMULL Vd.4S,Vn.4H,Vm.H[lane]`  | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_u32" target="_blank">vmull_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `a -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `UMULL Vd.2D,Vn.2S,Vm.S[lane]`  | `Vd.2D -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_s16" target="_blank">vmull_high_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `a -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SMULL2 Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_s32" target="_blank">vmull_high_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `a -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SMULL2 Vd.2D,Vn.4S,Vm.S[lane]` | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_u16" target="_blank">vmull_high_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `UMULL2 Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_u32" target="_blank">vmull_high_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vn.4S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `UMULL2 Vd.2D,Vn.4S,Vm.S[lane]` | `Vd.2D -> result` | `A64`                     |

#### Vector multiply-accumulate by scalar and widen

| Intrinsic                                                                                                                                                                                                                                                                                | Argument preparation                           | AArch64 Instruction                            | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|------------------------------------------------|-------------------|---------------------------|
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_n_s16" target="_blank">vmlal_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>               | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.H[0]` | `SMLAL Vd.4S,Vn.4H,Vm.H[0]`                    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_n_s32" target="_blank">vmlal_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>               | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.S[0]` | `SMLAL Vd.2D,Vn.2S,Vm.S[0]`                    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_n_u16" target="_blank">vmlal_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t c)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.H[0]` | `UMLAL Vd.4S,Vn.4H,Vm.H[0]`                    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_n_u32" target="_blank">vmlal_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t c)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.S[0]` | `UMLAL Vd.2D,Vn.2S,Vm.S[0]`                    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_n_s16" target="_blank">vmlal_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>     | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.H[0]` | `SMLAL2 Vd.4S,Vn.8H,Vm.H[0]`                   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_n_s32" target="_blank">vmlal_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>     | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.S[0]` | `SMLAL2 Vd.2D,Vn.4S,Vm.S[0]`                   | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_n_u16" target="_blank">vmlal_high_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t c)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.H[0]` | `UMLAL2 Vd.4S,Vn.8H,Vm.H[0]`                   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_n_u32" target="_blank">vmlal_high_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t c)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.S[0]` | `UMLAL2 Vd.2D,Vn.4S,Vm.S[0]`                   | `Vd.2D -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_s16" target="_blank">vmls_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>                 | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.H[0]` | `MLS Vd.4H,Vn.4H,Vm.H[0]`                      | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_s16" target="_blank">vmlsq_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>               | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.H[0]` | `MLS Vd.8H,Vn.8H,Vm.H[0]`                      | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_s32" target="_blank">vmls_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>                 | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.S[0]` | `MLS Vd.2S,Vn.2S,Vm.S[0]`                      | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_s32" target="_blank">vmlsq_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>               | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.S[0]` | `MLS Vd.4S,Vn.4S,Vm.S[0]`                      | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_u16" target="_blank">vmls_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t c)</code>             | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.H[0]` | `MLS Vd.4H,Vn.4H,Vm.H[0]`                      | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_u16" target="_blank">vmlsq_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t c)</code>           | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.H[0]` | `MLS Vd.8H,Vn.8H,Vm.H[0]`                      | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_u32" target="_blank">vmls_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t c)</code>             | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.S[0]` | `MLS Vd.2S,Vn.2S,Vm.S[0]`                      | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_u32" target="_blank">vmlsq_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t c)</code>           | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.S[0]` | `MLS Vd.4S,Vn.4S,Vm.S[0]`                      | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_f32" target="_blank">vmls_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t c)</code>         | `N/A`                                          | `RESULT[I] = a[i] - (b[i] * c) for i = 0 to 1` | `N/A`             | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_f32" target="_blank">vmlsq_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t c)</code>       | `N/A`                                          | `RESULT[I] = a[i] - (b[i] * c) for i = 0 to 3` | `N/A`             | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_n_s16" target="_blank">vmlsl_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>               | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.H[0]` | `SMLSL Vd.4S,Vn.4H,Vm.H[0]`                    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_n_s32" target="_blank">vmlsl_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>               | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.S[0]` | `SMLSL Vd.2D,Vn.2S,Vm.S[0]`                    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_n_u16" target="_blank">vmlsl_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t c)</code>           | `a -> Vd.4S`<br>`b -> Vn.4H`<br>`c -> Vm.H[0]` | `UMLSL Vd.4S,Vn.4H,Vm.H[0]`                    | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_n_u32" target="_blank">vmlsl_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t c)</code>           | `a -> Vd.2D`<br>`b -> Vn.2S`<br>`c -> Vm.S[0]` | `UMLSL Vd.2D,Vn.2S,Vm.S[0]`                    | `Vd.2D -> result` | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_n_s16" target="_blank">vmlsl_high_n_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>     | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.H[0]` | `SMLSL2 Vd.4S,Vn.8H,Vm.H[0]`                   | `Vd.4S -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_n_s32" target="_blank">vmlsl_high_n_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>     | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.S[0]` | `SMLSL2 Vd.2D,Vn.4S,Vm.S[0]`                   | `Vd.2D -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_n_u16" target="_blank">vmlsl_high_n_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t c)</code> | `a -> Vd.4S`<br>`b -> Vn.8H`<br>`c -> Vm.H[0]` | `UMLSL2 Vd.4S,Vn.8H,Vm.H[0]`                   | `Vd.4S -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_n_u32" target="_blank">vmlsl_high_n_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t c)</code> | `a -> Vd.2D`<br>`b -> Vn.4S`<br>`c -> Vm.S[0]` | `UMLSL2 Vd.2D,Vn.4S,Vm.S[0]`                   | `Vd.2D -> result` | `A64`                     |

#### Fused multiply-accumulate by scalar

| Intrinsic                                                                                                                                                                                                                                                                          | Argument preparation                           | AArch64 Instruction        | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|----------------------------|-------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_n_f32" target="_blank">vfma_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t n)</code>   | `n -> Vm.S[0]`<br>`b -> Vn.2S`<br>`a -> Vd.2S` | `FMLA Vd.2S,Vn.2S,Vm.S[0]` | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_n_f32" target="_blank">vfmaq_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t n)</code> | `n -> Vm.S[0]`<br>`b -> Vn.4S`<br>`a -> Vd.4S` | `FMLA Vd.4S,Vn.4S,Vm.S[0]` | `Vd.4S -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_n_f32" target="_blank">vfms_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t n)</code>   | `n -> Vm.S[0]`<br>`b -> Vn.2S`<br>`a -> Vd.2S` | `FMLS Vd.2S,Vn.2S,Vm.S[0]` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_n_f32" target="_blank">vfmsq_n_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t n)</code> | `n -> Vm.S[0]`<br>`b -> Vn.4S`<br>`a -> Vd.4S` | `FMLS Vd.4S,Vn.4S,Vm.S[0]` | `Vd.4S -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_n_f64" target="_blank">vfma_n_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t n)</code>   | `b -> Dn`<br>`n -> Dm`<br>`a -> Da`            | `FMADD Dd,Dn,Dm,Da`        | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_n_f64" target="_blank">vfmaq_n_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t n)</code> | `n -> Vm.D[0]`<br>`b -> Vn.2D`<br>`a -> Vd.2D` | `FMLA Vd.2D,Vn.2D,Vm.D[0]` | `Vd.2D -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_n_f64" target="_blank">vfms_n_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t n)</code>   | `b -> Dn`<br>`n -> Dm`<br>`a -> Da`            | `FMSUB Dd,Dn,Dm,Da`        | `Dd -> result`    | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_n_f64" target="_blank">vfmsq_n_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t n)</code> | `n -> Vm.D[0]`<br>`b -> Vn.2D`<br>`a -> Vd.2D` | `FMLS Vd.2D,Vn.2D,Vm.D[0]` | `Vd.2D -> result` | `A64`                     |

### Logical

#### Negate

| Intrinsic                                                                                                                                                     | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s8" target="_blank">vneg_s8</a>(int8x8_t a)</code>           | `a -> Vn.8B`           | `NEG Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s8" target="_blank">vnegq_s8</a>(int8x16_t a)</code>       | `a -> Vn.16B`          | `NEG Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s16" target="_blank">vneg_s16</a>(int16x4_t a)</code>       | `a -> Vn.4H`           | `NEG Vd.4H,Vn.4H`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s16" target="_blank">vnegq_s16</a>(int16x8_t a)</code>     | `a -> Vn.8H`           | `NEG Vd.8H,Vn.8H`     | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s32" target="_blank">vneg_s32</a>(int32x2_t a)</code>       | `a -> Vn.2S`           | `NEG Vd.2S,Vn.2S`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s32" target="_blank">vnegq_s32</a>(int32x4_t a)</code>     | `a -> Vn.4S`           | `NEG Vd.4S,Vn.4S`     | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_f32" target="_blank">vneg_f32</a>(float32x2_t a)</code>   | `a -> Vn.2S`           | `FNEG Vd.2S,Vn.2S`    | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_f32" target="_blank">vnegq_f32</a>(float32x4_t a)</code> | `a -> Vn.4S`           | `FNEG Vd.4S,Vn.4S`    | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s64" target="_blank">vneg_s64</a>(int64x1_t a)</code>       | `a -> Dn`              | `NEG Dd,Dn`           | `Dd -> result`     | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegd_s64" target="_blank">vnegd_s64</a>(int64_t a)</code>         | `a -> Dn`              | `NEG Dd,Dn`           | `Dd -> result`     | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s64" target="_blank">vnegq_s64</a>(int64x2_t a)</code>     | `a -> Vn.2D`           | `NEG Vd.2D,Vn.2D`     | `Vd.2D -> result`  | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_f64" target="_blank">vneg_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FNEG Dd,Dn`          | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_f64" target="_blank">vnegq_f64</a>(float64x2_t a)</code> | `a -> Vn.2D`           | `FNEG Vd.2D,Vn.2D`    | `Vd.2D -> result`  | `A64`                     |

#### Saturating Negate

| Intrinsic                                                                                                                                                   | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s8" target="_blank">vqneg_s8</a>(int8x8_t a)</code>       | `a -> Vn.8B`           | `SQNEG Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s8" target="_blank">vqnegq_s8</a>(int8x16_t a)</code>   | `a -> Vn.16B`          | `SQNEG Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s16" target="_blank">vqneg_s16</a>(int16x4_t a)</code>   | `a -> Vn.4H`           | `SQNEG Vd.4H,Vn.4H`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s16" target="_blank">vqnegq_s16</a>(int16x8_t a)</code> | `a -> Vn.8H`           | `SQNEG Vd.8H,Vn.8H`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s32" target="_blank">vqneg_s32</a>(int32x2_t a)</code>   | `a -> Vn.2S`           | `SQNEG Vd.2S,Vn.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s32" target="_blank">vqnegq_s32</a>(int32x4_t a)</code> | `a -> Vn.4S`           | `SQNEG Vd.4S,Vn.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s64" target="_blank">vqneg_s64</a>(int64x1_t a)</code>   | `a -> Dn`              | `SQNEG Dd,Dn`         | `Dd -> result`     | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s64" target="_blank">vqnegq_s64</a>(int64x2_t a)</code> | `a -> Vn.2D`           | `SQNEG Vd.2D,Vn.2D`   | `Vd.2D -> result`  | `A64`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegb_s8" target="_blank">vqnegb_s8</a>(int8_t a)</code>         | `a -> Bn`              | `SQNEG Bd,Bn`         | `Bd -> result`     | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegh_s16" target="_blank">vqnegh_s16</a>(int16_t a)</code>     | `a -> Hn`              | `SQNEG Hd,Hn`         | `Hd -> result`     | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegs_s32" target="_blank">vqnegs_s32</a>(int32_t a)</code>     | `a -> Sn`              | `SQNEG Sd,Sn`         | `Sd -> result`     | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegd_s64" target="_blank">vqnegd_s64</a>(int64_t a)</code>     | `a -> Dn`              | `SQNEG Dd,Dn`         | `Dd -> result`     | `A64`                     |

#### Bitwise NOT

| Intrinsic                                                                                                                                                   | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_s8" target="_blank">vmvn_s8</a>(int8x8_t a)</code>         | `a -> Vn.8B`           | `MVN Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s8" target="_blank">vmvnq_s8</a>(int8x16_t a)</code>     | `a -> Vn.16B`          | `MVN Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_s16" target="_blank">vmvn_s16</a>(int16x4_t a)</code>     | `a -> Vn.8B`           | `MVN Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s16" target="_blank">vmvnq_s16</a>(int16x8_t a)</code>   | `a -> Vn.16B`          | `MVN Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_s32" target="_blank">vmvn_s32</a>(int32x2_t a)</code>     | `a -> Vn.8B`           | `MVN Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s32" target="_blank">vmvnq_s32</a>(int32x4_t a)</code>   | `a -> Vn.16B`          | `MVN Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_u8" target="_blank">vmvn_u8</a>(uint8x8_t a)</code>       | `a -> Vn.8B`           | `MVN Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u8" target="_blank">vmvnq_u8</a>(uint8x16_t a)</code>   | `a -> Vn.16B`          | `MVN Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_u16" target="_blank">vmvn_u16</a>(uint16x4_t a)</code>   | `a -> Vn.8B`           | `MVN Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u16" target="_blank">vmvnq_u16</a>(uint16x8_t a)</code> | `a -> Vn.16B`          | `MVN Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_u32" target="_blank">vmvn_u32</a>(uint32x2_t a)</code>   | `a -> Vn.8B`           | `MVN Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32" target="_blank">vmvnq_u32</a>(uint32x4_t a)</code> | `a -> Vn.16B`          | `MVN Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_p8" target="_blank">vmvn_p8</a>(poly8x8_t a)</code>       | `a -> Vn.8B`           | `MVN Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_p8" target="_blank">vmvnq_p8</a>(poly8x16_t a)</code>   | `a -> Vn.16B`          | `MVN Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |

#### AND

| Intrinsic                                                                                                                                                                                                                          | Argument preparation           | AArch64 Instruction        | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s8" target="_blank">vand_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `AND Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s8" target="_blank">vandq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `AND Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s16" target="_blank">vand_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `AND Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s16" target="_blank">vandq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `AND Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s32" target="_blank">vand_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `AND Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s32" target="_blank">vandq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `AND Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s64" target="_blank">vand_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>      | `a -> Dn`<br>`b -> Dm`         | `AND Dd,Dn,Dm`             | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s64" target="_blank">vandq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `AND Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u8" target="_blank">vand_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `AND Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u8" target="_blank">vandq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `AND Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u16" target="_blank">vand_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `AND Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u16" target="_blank">vandq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `AND Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u32" target="_blank">vand_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `AND Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u32" target="_blank">vandq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `AND Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u64" target="_blank">vand_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `AND Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u64" target="_blank">vandq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `AND Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |

#### OR

| Intrinsic                                                                                                                                                                                                                          | Argument preparation           | AArch64 Instruction        | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s8" target="_blank">vorr_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s8" target="_blank">vorrq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s16" target="_blank">vorr_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s16" target="_blank">vorrq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s32" target="_blank">vorr_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s32" target="_blank">vorrq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s64" target="_blank">vorr_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s64" target="_blank">vorrq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u8" target="_blank">vorr_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u8" target="_blank">vorrq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u16" target="_blank">vorr_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u16" target="_blank">vorrq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u32" target="_blank">vorr_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u32" target="_blank">vorrq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u64" target="_blank">vorr_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u64" target="_blank">vorrq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |

#### Exclusive OR

| Intrinsic                                                                                                                                                                                                                          | Argument preparation           | AArch64 Instruction        | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s8" target="_blank">veor_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s8" target="_blank">veorq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s16" target="_blank">veor_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s16" target="_blank">veorq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s32" target="_blank">veor_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s32" target="_blank">veorq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s64" target="_blank">veor_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s64" target="_blank">veorq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u8" target="_blank">veor_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u8" target="_blank">veorq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u16" target="_blank">veor_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u16" target="_blank">veorq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u32" target="_blank">veor_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u32" target="_blank">veorq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u64" target="_blank">veor_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u64" target="_blank">veorq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |

#### OR-NOT

| Intrinsic                                                                                                                                                                                                                          | Argument preparation           | AArch64 Instruction        | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s8" target="_blank">vorn_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORN Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s8" target="_blank">vornq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORN Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s16" target="_blank">vorn_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORN Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s16" target="_blank">vornq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORN Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s32" target="_blank">vorn_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORN Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s32" target="_blank">vornq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORN Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s64" target="_blank">vorn_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORN Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s64" target="_blank">vornq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORN Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u8" target="_blank">vorn_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORN Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u8" target="_blank">vornq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORN Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u16" target="_blank">vorn_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORN Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u16" target="_blank">vornq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORN Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u32" target="_blank">vorn_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORN Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u32" target="_blank">vornq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORN Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u64" target="_blank">vorn_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ORN Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u64" target="_blank">vornq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `ORN Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |

### Bit manipulation

#### Count leading sign bits

| Intrinsic                                                                                                                                                  | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_s8" target="_blank">vcls_s8</a>(int8x8_t a)</code>        | `a -> Vn.8B`           | `CLS Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_s8" target="_blank">vclsq_s8</a>(int8x16_t a)</code>    | `a -> Vn.16B`          | `CLS Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_s16" target="_blank">vcls_s16</a>(int16x4_t a)</code>    | `a -> Vn.4H`           | `CLS Vd.4H,Vn.4H`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_s16" target="_blank">vclsq_s16</a>(int16x8_t a)</code>  | `a -> Vn.8H`           | `CLS Vd.8H,Vn.8H`     | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_s32" target="_blank">vcls_s32</a>(int32x2_t a)</code>    | `a -> Vn.2S`           | `CLS Vd.2S,Vn.2S`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_s32" target="_blank">vclsq_s32</a>(int32x4_t a)</code>  | `a -> Vn.4S`           | `CLS Vd.4S,Vn.4S`     | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_u8" target="_blank">vcls_u8</a>(uint8x8_t a)</code>       | `a -> Vn.8B`           | `CLS Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_u8" target="_blank">vclsq_u8</a>(uint8x16_t a)</code>   | `a -> Vn.16B`          | `CLS Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_u16" target="_blank">vcls_u16</a>(uint16x4_t a)</code>   | `a -> Vn.4H`           | `CLS Vd.4H,Vn.4H`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_u16" target="_blank">vclsq_u16</a>(uint16x8_t a)</code> | `a -> Vn.8H`           | `CLS Vd.8H,Vn.8H`     | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_u32" target="_blank">vcls_u32</a>(uint32x2_t a)</code>   | `a -> Vn.2S`           | `CLS Vd.2S,Vn.2S`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_u32" target="_blank">vclsq_u32</a>(uint32x4_t a)</code> | `a -> Vn.4S`           | `CLS Vd.4S,Vn.4S`     | `Vd.4S -> result`  | `v7/A32/A64`              |

#### Count leading zeros

| Intrinsic                                                                                                                                                   | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_s8" target="_blank">vclz_s8</a>(int8x8_t a)</code>         | `a -> Vn.8B`           | `CLZ Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_s8" target="_blank">vclzq_s8</a>(int8x16_t a)</code>     | `a -> Vn.16B`          | `CLZ Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_s16" target="_blank">vclz_s16</a>(int16x4_t a)</code>     | `a -> Vn.4H`           | `CLZ Vd.4H,Vn.4H`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_s16" target="_blank">vclzq_s16</a>(int16x8_t a)</code>   | `a -> Vn.8H`           | `CLZ Vd.8H,Vn.8H`     | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_s32" target="_blank">vclz_s32</a>(int32x2_t a)</code>     | `a -> Vn.2S`           | `CLZ Vd.2S,Vn.2S`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_s32" target="_blank">vclzq_s32</a>(int32x4_t a)</code>   | `a -> Vn.4S`           | `CLZ Vd.4S,Vn.4S`     | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_u8" target="_blank">vclz_u8</a>(uint8x8_t a)</code>       | `a -> Vn.8B`           | `CLZ Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_u8" target="_blank">vclzq_u8</a>(uint8x16_t a)</code>   | `a -> Vn.16B`          | `CLZ Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_u16" target="_blank">vclz_u16</a>(uint16x4_t a)</code>   | `a -> Vn.4H`           | `CLZ Vd.4H,Vn.4H`     | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_u16" target="_blank">vclzq_u16</a>(uint16x8_t a)</code> | `a -> Vn.8H`           | `CLZ Vd.8H,Vn.8H`     | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_u32" target="_blank">vclz_u32</a>(uint32x2_t a)</code>   | `a -> Vn.2S`           | `CLZ Vd.2S,Vn.2S`     | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_u32" target="_blank">vclzq_u32</a>(uint32x4_t a)</code> | `a -> Vn.4S`           | `CLZ Vd.4S,Vn.4S`     | `Vd.4S -> result`  | `v7/A32/A64`              |

#### Population count

| Intrinsic                                                                                                                                                 | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcnt_s8" target="_blank">vcnt_s8</a>(int8x8_t a)</code>       | `a -> Vn.8B`           | `CNT Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcntq_s8" target="_blank">vcntq_s8</a>(int8x16_t a)</code>   | `a -> Vn.16B`          | `CNT Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcnt_u8" target="_blank">vcnt_u8</a>(uint8x8_t a)</code>     | `a -> Vn.8B`           | `CNT Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcntq_u8" target="_blank">vcntq_u8</a>(uint8x16_t a)</code> | `a -> Vn.16B`          | `CNT Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcnt_p8" target="_blank">vcnt_p8</a>(poly8x8_t a)</code>     | `a -> Vn.8B`           | `CNT Vd.8B,Vn.8B`     | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcntq_p8" target="_blank">vcntq_p8</a>(poly8x16_t a)</code> | `a -> Vn.16B`          | `CNT Vd.16B,Vn.16B`   | `Vd.16B -> result` | `v7/A32/A64`              |

#### Bitwise clear

| Intrinsic                                                                                                                                                                                                                          | Argument preparation           | AArch64 Instruction        | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s8" target="_blank">vbic_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>           | `a -> Vn.8B`<br>`b -> Vm.8B`   | `BIC Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s8" target="_blank">vbicq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `a -> Vn.16B`<br>`b -> Vm.16B` | `BIC Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s16" target="_blank">vbic_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `BIC Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s16" target="_blank">vbicq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `BIC Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s32" target="_blank">vbic_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `BIC Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s32" target="_blank">vbicq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `BIC Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s64" target="_blank">vbic_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `BIC Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s64" target="_blank">vbicq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B` | `BIC Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u8" target="_blank">vbic_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `BIC Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u8" target="_blank">vbicq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `BIC Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u16" target="_blank">vbic_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `BIC Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u16" target="_blank">vbicq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `BIC Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u32" target="_blank">vbic_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `BIC Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u32" target="_blank">vbicq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `BIC Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u64" target="_blank">vbic_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `BIC Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u64" target="_blank">vbicq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `BIC Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |

#### Bitwise select

| Intrinsic                                                                                                                                                                                                                                                                          | Argument preparation                            | AArch64 Instruction        | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|----------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s8" target="_blank">vbsl_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t c)</code>                  | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s8" target="_blank">vbslq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>            | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s16" target="_blank">vbsl_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>            | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s16" target="_blank">vbslq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>          | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s32" target="_blank">vbsl_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>            | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s32" target="_blank">vbslq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>          | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s64" target="_blank">vbsl_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t c)</code>            | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s64" target="_blank">vbslq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t c)</code>          | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u8" target="_blank">vbsl_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t c)</code>               | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u8" target="_blank">vbslq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c)</code>         | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u16" target="_blank">vbsl_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t c)</code>         | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u16" target="_blank">vbslq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c)</code>       | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u32" target="_blank">vbsl_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t c)</code>         | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u32" target="_blank">vbslq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code>       | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u64" target="_blank">vbsl_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t c)</code>         | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u64" target="_blank">vbslq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t c)</code>       | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_p64" target="_blank">vbsl_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t c)</code>         | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_p64" target="_blank">vbslq_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t c)</code>       | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_f32" target="_blank">vbsl_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t c)</code>      | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_f32" target="_blank">vbslq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t c)</code>    | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_p8" target="_blank">vbsl_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t c)</code>               | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_p8" target="_blank">vbslq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t c)</code>         | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_p16" target="_blank">vbsl_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t c)</code>         | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_p16" target="_blank">vbslq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t c)</code>       | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_f64" target="_blank">vbsl_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t c)</code>      | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_f64" target="_blank">vbslq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t c)</code>    | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_mf8" target="_blank">vbsl_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t c)</code>       | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_mf8" target="_blank">vbslq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t c)</code> | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |

### Vector manipulation

#### Copy vector lane

| Intrinsic                                                                                                                                                                                                                                                                                                                                        | Argument preparation                                                       | AArch64 Instruction           | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------|-------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_s8" target="_blank">vcopy_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>                   | `a -> Vd.8B`<br>`0 <= lane1 <= 7`<br>`b -> Vn.8B`<br>`0 <= lane2 <= 7`     | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_s8" target="_blank">vcopyq_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>               | `a -> Vd.16B`<br>`0 <= lane1 <= 15`<br>`b -> Vn.8B`<br>`0 <= lane2 <= 7`   | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.16B -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_s16" target="_blank">vcopy_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>              | `a -> Vd.4H`<br>`0 <= lane1 <= 3`<br>`b -> Vn.4H`<br>`0 <= lane2 <= 3`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.4H -> result`  | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_s16" target="_blank">vcopyq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>            | `a -> Vd.8H`<br>`0 <= lane1 <= 7`<br>`b -> Vn.4H`<br>`0 <= lane2 <= 3`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.8H -> result`  | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_s32" target="_blank">vcopy_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>              | `a -> Vd.2S`<br>`0 <= lane1 <= 1`<br>`b -> Vn.2S`<br>`0 <= lane2 <= 1`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.2S -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_s32" target="_blank">vcopyq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>            | `a -> Vd.4S`<br>`0 <= lane1 <= 3`<br>`b -> Vn.2S`<br>`0 <= lane2 <= 1`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.4S -> result`  | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_s64" target="_blank">vcopy_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>              | `a -> UNUSED`<br>`0 <= lane1 <= 0`<br>`b -> Vn.1D`<br>`0 <= lane2 <= 0`    | `DUP Dd,Vn.D[lane2]`          | `Dd -> result`     | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_s64" target="_blank">vcopyq_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>            | `a -> Vd.2D`<br>`0 <= lane1 <= 1`<br>`b -> Vn.1D`<br>`0 <= lane2 <= 0`     | `INS Vd.D[lane1],Vn.D[lane2]` | `Vd.2D -> result`  | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_u8" target="_blank">vcopy_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>                | `a -> Vd.8B`<br>`0 <= lane1 <= 7`<br>`b -> Vn.8B`<br>`0 <= lane2 <= 7`     | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_u8" target="_blank">vcopyq_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>            | `a -> Vd.16B`<br>`0 <= lane1 <= 15`<br>`b -> Vn.8B`<br>`0 <= lane2 <= 7`   | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_u16" target="_blank">vcopy_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>           | `a -> Vd.4H`<br>`0 <= lane1 <= 3`<br>`b -> Vn.4H`<br>`0 <= lane2 <= 3`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.4H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_u16" target="_blank">vcopyq_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> Vd.8H`<br>`0 <= lane1 <= 7`<br>`b -> Vn.4H`<br>`0 <= lane2 <= 3`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_u32" target="_blank">vcopy_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>           | `a -> Vd.2S`<br>`0 <= lane1 <= 1`<br>`b -> Vn.2S`<br>`0 <= lane2 <= 1`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_u32" target="_blank">vcopyq_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> Vd.4S`<br>`0 <= lane1 <= 3`<br>`b -> Vn.2S`<br>`0 <= lane2 <= 1`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_u64" target="_blank">vcopy_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>           | `a -> UNUSED`<br>`0 <= lane1 <= 0`<br>`b -> Vn.1D`<br>`0 <= lane2 <= 0`    | `DUP Dd,Vn.D[lane2]`          | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_u64" target="_blank">vcopyq_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> Vd.2D`<br>`0 <= lane1 <= 1`<br>`b -> Vn.1D`<br>`0 <= lane2 <= 0`     | `INS Vd.D[lane1],Vn.D[lane2]` | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_p64" target="_blank">vcopy_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>           | `a -> UNUSED`<br>`0 <= lane1 <= 0`<br>`b -> Vn.1D`<br>`0 <= lane2 <= 0`    | `DUP Dd,Vn.D[lane2]`          | `Dd -> result`     | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_p64" target="_blank">vcopyq_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> Vd.2D`<br>`0 <= lane1 <= 1`<br>`b -> Vn.1D`<br>`0 <= lane2 <= 0`     | `INS Vd.D[lane1],Vn.D[lane2]` | `Vd.2D -> result`  | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_f32" target="_blank">vcopy_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>        | `a -> Vd.2S`<br>`0 <= lane1 <= 1`<br>`b -> Vn.2S`<br>`0 <= lane2 <= 1`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.2S -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_f32" target="_blank">vcopyq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>      | `a -> Vd.4S`<br>`0 <= lane1 <= 3`<br>`b -> Vn.2S`<br>`0 <= lane2 <= 1`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.4S -> result`  | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_f64" target="_blank">vcopy_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>        | `a -> UNUSED`<br>`0 <= lane1 <= 0`<br>`b -> Vn.1D`<br>`0 <= lane2 <= 0`    | `DUP Dd,Vn.D[lane2]`          | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_f64" target="_blank">vcopyq_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>      | `a -> Vd.2D`<br>`0 <= lane1 <= 1`<br>`b -> Vn.1D`<br>`0 <= lane2 <= 0`     | `INS Vd.D[lane1],Vn.D[lane2]` | `Vd.2D -> result`  | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_p8" target="_blank">vcopy_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>                | `a -> Vd.8B`<br>`0 <= lane1 <= 7`<br>`b -> Vn.8B`<br>`0 <= lane2 <= 7`     | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_p8" target="_blank">vcopyq_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>            | `a -> Vd.16B`<br>`0 <= lane1 <= 15`<br>`b -> Vn.8B`<br>`0 <= lane2 <= 7`   | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.16B -> result` | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_p16" target="_blank">vcopy_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>           | `a -> Vd.4H`<br>`0 <= lane1 <= 3`<br>`b -> Vn.4H`<br>`0 <= lane2 <= 3`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.4H -> result`  | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_p16" target="_blank">vcopyq_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> Vd.8H`<br>`0 <= lane1 <= 7`<br>`b -> Vn.4H`<br>`0 <= lane2 <= 3`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.8H -> result`  | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_mf8" target="_blank">vcopy_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>        | `a -> Vd.8B`<br>`0 <= lane1 <= 7`<br>`b -> Vn.8B`<br>`0 <= lane2 <= 7`     | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_mf8" target="_blank">vcopyq_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>    | `a -> Vd.16B`<br>`0 <= lane1 <= 15`<br>`b -> Vn.8B`<br>`0 <= lane2 <= 7`   | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_s8" target="_blank">vcopy_laneq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>                | `a -> Vd.8B`<br>`0 <= lane1 <= 7`<br>`b -> Vn.16B`<br>`0 <= lane2 <= 15`   | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_s8" target="_blank">vcopyq_laneq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>            | `a -> Vd.16B`<br>`0 <= lane1 <= 15`<br>`b -> Vn.16B`<br>`0 <= lane2 <= 15` | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.16B -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_s16" target="_blank">vcopy_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>            | `a -> Vd.4H`<br>`0 <= lane1 <= 3`<br>`b -> Vn.8H`<br>`0 <= lane2 <= 7`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.4H -> result`  | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_s16" target="_blank">vcopyq_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>          | `a -> Vd.8H`<br>`0 <= lane1 <= 7`<br>`b -> Vn.8H`<br>`0 <= lane2 <= 7`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.8H -> result`  | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_s32" target="_blank">vcopy_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>            | `a -> Vd.2S`<br>`0 <= lane1 <= 1`<br>`b -> Vn.4S`<br>`0 <= lane2 <= 3`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.2S -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_s32" target="_blank">vcopyq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>          | `a -> Vd.4S`<br>`0 <= lane1 <= 3`<br>`b -> Vn.4S`<br>`0 <= lane2 <= 3`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.4S -> result`  | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_s64" target="_blank">vcopy_laneq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>            | `a -> UNUSED`<br>`0 <= lane1 <= 0`<br>`b -> Vn.2D`<br>`0 <= lane2 <= 1`    | `DUP Dd,Vn.D[lane2]`          | `Dd -> result`     | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_s64" target="_blank">vcopyq_laneq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>          | `a -> Vd.2D`<br>`0 <= lane1 <= 1`<br>`b -> Vn.2D`<br>`0 <= lane2 <= 1`     | `INS Vd.D[lane1],Vn.D[lane2]` | `Vd.2D -> result`  | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_u8" target="_blank">vcopy_laneq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>             | `a -> Vd.8B`<br>`0 <= lane1 <= 7`<br>`b -> Vn.16B`<br>`0 <= lane2 <= 15`   | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_u8" target="_blank">vcopyq_laneq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> Vd.16B`<br>`0 <= lane1 <= 15`<br>`b -> Vn.16B`<br>`0 <= lane2 <= 15` | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_u16" target="_blank">vcopy_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> Vd.4H`<br>`0 <= lane1 <= 3`<br>`b -> Vn.8H`<br>`0 <= lane2 <= 7`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.4H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_u16" target="_blank">vcopyq_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>       | `a -> Vd.8H`<br>`0 <= lane1 <= 7`<br>`b -> Vn.8H`<br>`0 <= lane2 <= 7`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_u32" target="_blank">vcopy_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> Vd.2S`<br>`0 <= lane1 <= 1`<br>`b -> Vn.4S`<br>`0 <= lane2 <= 3`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_u32" target="_blank">vcopyq_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>       | `a -> Vd.4S`<br>`0 <= lane1 <= 3`<br>`b -> Vn.4S`<br>`0 <= lane2 <= 3`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_u64" target="_blank">vcopy_laneq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> UNUSED`<br>`0 <= lane1 <= 0`<br>`b -> Vn.2D`<br>`0 <= lane2 <= 1`    | `DUP Dd,Vn.D[lane2]`          | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_u64" target="_blank">vcopyq_laneq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>       | `a -> Vd.2D`<br>`0 <= lane1 <= 1`<br>`b -> Vn.2D`<br>`0 <= lane2 <= 1`     | `INS Vd.D[lane1],Vn.D[lane2]` | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_p64" target="_blank">vcopy_laneq_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> UNUSED`<br>`0 <= lane1 <= 0`<br>`b -> Vn.2D`<br>`0 <= lane2 <= 1`    | `DUP Dd,Vn.D[lane2]`          | `Dd -> result`     | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_p64" target="_blank">vcopyq_laneq_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>       | `a -> Vd.2D`<br>`0 <= lane1 <= 1`<br>`b -> Vn.2D`<br>`0 <= lane2 <= 1`     | `INS Vd.D[lane1],Vn.D[lane2]` | `Vd.2D -> result`  | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_f32" target="_blank">vcopy_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>      | `a -> Vd.2S`<br>`0 <= lane1 <= 1`<br>`b -> Vn.4S`<br>`0 <= lane2 <= 3`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.2S -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_f32" target="_blank">vcopyq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>    | `a -> Vd.4S`<br>`0 <= lane1 <= 3`<br>`b -> Vn.4S`<br>`0 <= lane2 <= 3`     | `INS Vd.S[lane1],Vn.S[lane2]` | `Vd.4S -> result`  | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_f64" target="_blank">vcopy_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>      | `a -> UNUSED`<br>`0 <= lane1 <= 0`<br>`b -> Vn.2D`<br>`0 <= lane2 <= 1`    | `DUP Dd,Vn.D[lane2]`          | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_f64" target="_blank">vcopyq_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>    | `a -> Vd.2D`<br>`0 <= lane1 <= 1`<br>`b -> Vn.2D`<br>`0 <= lane2 <= 1`     | `INS Vd.D[lane1],Vn.D[lane2]` | `Vd.2D -> result`  | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_p8" target="_blank">vcopy_laneq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>             | `a -> Vd.8B`<br>`0 <= lane1 <= 7`<br>`b -> Vn.16B`<br>`0 <= lane2 <= 15`   | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_p8" target="_blank">vcopyq_laneq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> Vd.16B`<br>`0 <= lane1 <= 15`<br>`b -> Vn.16B`<br>`0 <= lane2 <= 15` | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.16B -> result` | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_p16" target="_blank">vcopy_laneq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>         | `a -> Vd.4H`<br>`0 <= lane1 <= 3`<br>`b -> Vn.8H`<br>`0 <= lane2 <= 7`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.4H -> result`  | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_p16" target="_blank">vcopyq_laneq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>       | `a -> Vd.8H`<br>`0 <= lane1 <= 7`<br>`b -> Vn.8H`<br>`0 <= lane2 <= 7`     | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.8H -> result`  | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_mf8" target="_blank">vcopy_laneq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>     | `a -> Vd.8B`<br>`0 <= lane1 <= 7`<br>`b -> Vn.16B`<br>`0 <= lane2 <= 15`   | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_mf8" target="_blank">vcopyq_laneq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code> | `a -> Vd.16B`<br>`0 <= lane1 <= 15`<br>`b -> Vn.16B`<br>`0 <= lane2 <= 15` | `INS Vd.B[lane1],Vn.B[lane2]` | `Vd.16B -> result` | `A64`                     |

#### Reverse bits within elements

| Intrinsic                                                                                                                                                   | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbit_s8" target="_blank">vrbit_s8</a>(int8x8_t a)</code>       | `a -> Vn.8B`           | `RBIT Vd.8B,Vn.8B`    | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbitq_s8" target="_blank">vrbitq_s8</a>(int8x16_t a)</code>   | `a -> Vn.16B`          | `RBIT Vd.16B,Vn.16B`  | `Vd.16B -> result` | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbit_u8" target="_blank">vrbit_u8</a>(uint8x8_t a)</code>     | `a -> Vn.8B`           | `RBIT Vd.8B,Vn.8B`    | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbitq_u8" target="_blank">vrbitq_u8</a>(uint8x16_t a)</code> | `a -> Vn.16B`          | `RBIT Vd.16B,Vn.16B`  | `Vd.16B -> result` | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbit_p8" target="_blank">vrbit_p8</a>(poly8x8_t a)</code>     | `a -> Vn.8B`           | `RBIT Vd.8B,Vn.8B`    | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbitq_p8" target="_blank">vrbitq_p8</a>(poly8x16_t a)</code> | `a -> Vn.16B`          | `RBIT Vd.16B,Vn.16B`  | `Vd.16B -> result` | `A64`                     |

#### Create vector

| Intrinsic                                                                                                                                                      | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_s8" target="_blank">vcreate_s8</a>(uint64_t a)</code>      | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.8B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_s16" target="_blank">vcreate_s16</a>(uint64_t a)</code>   | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_s32" target="_blank">vcreate_s32</a>(uint64_t a)</code>   | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_s64" target="_blank">vcreate_s64</a>(uint64_t a)</code>   | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.1D -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_u8" target="_blank">vcreate_u8</a>(uint64_t a)</code>     | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.8B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_u16" target="_blank">vcreate_u16</a>(uint64_t a)</code>  | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_u32" target="_blank">vcreate_u32</a>(uint64_t a)</code>  | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_u64" target="_blank">vcreate_u64</a>(uint64_t a)</code>  | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.1D -> result` | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_p64" target="_blank">vcreate_p64</a>(uint64_t a)</code>  | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.1D -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_f16" target="_blank">vcreate_f16</a>(uint64_t a)</code> | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_f32" target="_blank">vcreate_f32</a>(uint64_t a)</code> | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_p8" target="_blank">vcreate_p8</a>(uint64_t a)</code>     | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.8B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_p16" target="_blank">vcreate_p16</a>(uint64_t a)</code>  | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_f64" target="_blank">vcreate_f64</a>(uint64_t a)</code> | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.1D -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_mf8" target="_blank">vcreate_mf8</a>(uint64_t a)</code> | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.8B -> result` | `A64`                     |

#### Set all lanes to the same value

| Intrinsic                                                                                                                                                                                                                                              | Argument preparation                 | AArch64 Instruction     | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|-------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s8" target="_blank">vdup_n_s8</a>(int8_t value)</code>                                                                                              | `value -> rn`                        | `DUP Vd.8B,rn`          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s8" target="_blank">vdupq_n_s8</a>(int8_t value)</code>                                                                                           | `value -> rn`                        | `DUP Vd.16B,rn`         | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s16" target="_blank">vdup_n_s16</a>(int16_t value)</code>                                                                                          | `value -> rn`                        | `DUP Vd.4H,rn`          | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s16" target="_blank">vdupq_n_s16</a>(int16_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.8H,rn`          | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s32" target="_blank">vdup_n_s32</a>(int32_t value)</code>                                                                                          | `value -> rn`                        | `DUP Vd.2S,rn`          | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s32" target="_blank">vdupq_n_s32</a>(int32_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.4S,rn`          | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s64" target="_blank">vdup_n_s64</a>(int64_t value)</code>                                                                                          | `value -> rn`                        | `INS Dd.D[0],xn`        | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s64" target="_blank">vdupq_n_s64</a>(int64_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.2D,rn`          | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u8" target="_blank">vdup_n_u8</a>(uint8_t value)</code>                                                                                            | `value -> rn`                        | `DUP Vd.8B,rn`          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u8" target="_blank">vdupq_n_u8</a>(uint8_t value)</code>                                                                                         | `value -> rn`                        | `DUP Vd.16B,rn`         | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u16" target="_blank">vdup_n_u16</a>(uint16_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.4H,rn`          | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u16" target="_blank">vdupq_n_u16</a>(uint16_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.8H,rn`          | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u32" target="_blank">vdup_n_u32</a>(uint32_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.2S,rn`          | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u32" target="_blank">vdupq_n_u32</a>(uint32_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.4S,rn`          | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u64" target="_blank">vdup_n_u64</a>(uint64_t value)</code>                                                                                        | `value -> rn`                        | `INS Dd.D[0],xn`        | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u64" target="_blank">vdupq_n_u64</a>(uint64_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.2D,rn`          | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_p64" target="_blank">vdup_n_p64</a>(poly64_t value)</code>                                                                                        | `value -> rn`                        | `INS Dd.D[0],xn`        | `Vd.1D -> result`  | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_p64" target="_blank">vdupq_n_p64</a>(poly64_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.2D,rn`          | `Vd.2D -> result`  | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_f32" target="_blank">vdup_n_f32</a>(float32_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.2S,rn`          | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_f32" target="_blank">vdupq_n_f32</a>(float32_t value)</code>                                                                                    | `value -> rn`                        | `DUP Vd.4S,rn`          | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_p8" target="_blank">vdup_n_p8</a>(poly8_t value)</code>                                                                                            | `value -> rn`                        | `DUP Vd.8B,rn`          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_p8" target="_blank">vdupq_n_p8</a>(poly8_t value)</code>                                                                                         | `value -> rn`                        | `DUP Vd.16B,rn`         | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_p16" target="_blank">vdup_n_p16</a>(poly16_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.4H,rn`          | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_p16" target="_blank">vdupq_n_p16</a>(poly16_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.8H,rn`          | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_f64" target="_blank">vdup_n_f64</a>(float64_t value)</code>                                                                                      | `value -> rn`                        | `INS Dd.D[0],xn`        | `Vd.1D -> result`  | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_f64" target="_blank">vdupq_n_f64</a>(float64_t value)</code>                                                                                    | `value -> rn`                        | `DUP Vd.2D,rn`          | `Vd.2D -> result`  | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_mf8" target="_blank">vdup_n_mf8</a>(mfloat8_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.8B,rn`          | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_mf8" target="_blank">vdupq_n_mf8</a>(mfloat8_t value)</code>                                                                                   | `value -> rn`                        | `DUP Vd.16B,rn`         | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_s8" target="_blank">vmov_n_s8</a>(int8_t value)</code>                                                                                              | `value -> rn`                        | `DUP Vd.8B,rn`          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_s8" target="_blank">vmovq_n_s8</a>(int8_t value)</code>                                                                                           | `value -> rn`                        | `DUP Vd.16B,rn`         | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_s16" target="_blank">vmov_n_s16</a>(int16_t value)</code>                                                                                          | `value -> rn`                        | `DUP Vd.4H,rn`          | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_s16" target="_blank">vmovq_n_s16</a>(int16_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.8H,rn`          | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_s32" target="_blank">vmov_n_s32</a>(int32_t value)</code>                                                                                          | `value -> rn`                        | `DUP Vd.2S,rn`          | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_s32" target="_blank">vmovq_n_s32</a>(int32_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.4S,rn`          | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_s64" target="_blank">vmov_n_s64</a>(int64_t value)</code>                                                                                          | `value -> rn`                        | `DUP Vd.1D,rn`          | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_s64" target="_blank">vmovq_n_s64</a>(int64_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.2D,rn`          | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_u8" target="_blank">vmov_n_u8</a>(uint8_t value)</code>                                                                                            | `value -> rn`                        | `DUP Vd.8B,rn`          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_u8" target="_blank">vmovq_n_u8</a>(uint8_t value)</code>                                                                                         | `value -> rn`                        | `DUP Vd.16B,rn`         | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_u16" target="_blank">vmov_n_u16</a>(uint16_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.4H,rn`          | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_u16" target="_blank">vmovq_n_u16</a>(uint16_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.8H,rn`          | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_u32" target="_blank">vmov_n_u32</a>(uint32_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.2S,rn`          | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_u32" target="_blank">vmovq_n_u32</a>(uint32_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.4S,rn`          | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_u64" target="_blank">vmov_n_u64</a>(uint64_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.1D,rn`          | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_u64" target="_blank">vmovq_n_u64</a>(uint64_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.2D,rn`          | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_f32" target="_blank">vmov_n_f32</a>(float32_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.2S,rn`          | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_f32" target="_blank">vmovq_n_f32</a>(float32_t value)</code>                                                                                    | `value -> rn`                        | `DUP Vd.4S,rn`          | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_p8" target="_blank">vmov_n_p8</a>(poly8_t value)</code>                                                                                            | `value -> rn`                        | `DUP Vd.8B,rn`          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_p8" target="_blank">vmovq_n_p8</a>(poly8_t value)</code>                                                                                         | `value -> rn`                        | `DUP Vd.16B,rn`         | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_p16" target="_blank">vmov_n_p16</a>(poly16_t value)</code>                                                                                        | `value -> rn`                        | `DUP Vd.4H,rn`          | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_p16" target="_blank">vmovq_n_p16</a>(poly16_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.8H,rn`          | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_f64" target="_blank">vmov_n_f64</a>(float64_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.1D,rn`          | `Vd.1D -> result`  | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_f64" target="_blank">vmovq_n_f64</a>(float64_t value)</code>                                                                                    | `value -> rn`                        | `DUP Vd.2D,rn`          | `Vd.2D -> result`  | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_mf8" target="_blank">vmov_n_mf8</a>(mfloat8_t value)</code>                                                                                      | `value -> rn`                        | `DUP Vd.8B,rn`          | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_mf8" target="_blank">vmovq_n_mf8</a>(mfloat8_t value)</code>                                                                                   | `value -> rn`                        | `DUP Vd.16B,rn`         | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s8" target="_blank">vdup_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Vd.8B,Vn.B[lane]`  | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s8" target="_blank">vdupq_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Vd.16B,Vn.B[lane]` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s16" target="_blank">vdup_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `vec -> Vn.4H`<br>`0 <= lane <= 3`   | `DUP Vd.4H,Vn.H[lane]`  | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s16" target="_blank">vdupq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.4H`<br>`0 <= lane <= 3`   | `DUP Vd.8H,Vn.H[lane]`  | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s32" target="_blank">vdup_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `vec -> Vn.2S`<br>`0 <= lane <= 1`   | `DUP Vd.2S,Vn.S[lane]`  | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s32" target="_blank">vdupq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.2S`<br>`0 <= lane <= 1`   | `DUP Vd.4S,Vn.S[lane]`  | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s64" target="_blank">vdup_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Dd,Vn.D[lane]`     | `Dd -> result`     | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s64" target="_blank">vdupq_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Vd.2D,Vn.D[lane]`  | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u8" target="_blank">vdup_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Vd.8B,Vn.B[lane]`  | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u8" target="_blank">vdupq_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Vd.16B,Vn.B[lane]` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u16" target="_blank">vdup_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.4H`<br>`0 <= lane <= 3`   | `DUP Vd.4H,Vn.H[lane]`  | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u16" target="_blank">vdupq_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.4H`<br>`0 <= lane <= 3`   | `DUP Vd.8H,Vn.H[lane]`  | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u32" target="_blank">vdup_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.2S`<br>`0 <= lane <= 1`   | `DUP Vd.2S,Vn.S[lane]`  | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u32" target="_blank">vdupq_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.2S`<br>`0 <= lane <= 1`   | `DUP Vd.4S,Vn.S[lane]`  | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u64" target="_blank">vdup_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Dd,Vn.D[lane]`     | `Dd -> result`     | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u64" target="_blank">vdupq_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Vd.2D,Vn.D[lane]`  | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_p64" target="_blank">vdup_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Dd,Vn.D[lane]`     | `Dd -> result`     | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_p64" target="_blank">vdupq_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Vd.2D,Vn.D[lane]`  | `Vd.2D -> result`  | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_f32" target="_blank">vdup_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.2S`<br>`0 <= lane <= 1`   | `DUP Vd.2S,Vn.S[lane]`  | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_f32" target="_blank">vdupq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.2S`<br>`0 <= lane <= 1`   | `DUP Vd.4S,Vn.S[lane]`  | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_p8" target="_blank">vdup_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Vd.8B,Vn.B[lane]`  | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_p8" target="_blank">vdupq_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Vd.16B,Vn.B[lane]` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_p16" target="_blank">vdup_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.4H`<br>`0 <= lane <= 3`   | `DUP Vd.4H,Vn.H[lane]`  | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_p16" target="_blank">vdupq_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.4H`<br>`0 <= lane <= 3`   | `DUP Vd.8H,Vn.H[lane]`  | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_f64" target="_blank">vdup_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Dd,Vn.D[lane]`     | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_f64" target="_blank">vdupq_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Vd.2D,Vn.D[lane]`  | `Vd.2D -> result`  | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_mf8" target="_blank">vdup_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Vd.8B,Vn.B[lane]`  | `Vd.8B -> result`  | `/A64`                    |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_mf8" target="_blank">vdupq_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Vd.16B,Vn.B[lane]` | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s8" target="_blank">vdup_laneq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Vd.8B,Vn.B[lane]`  | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_s8" target="_blank">vdupq_laneq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Vd.16B,Vn.B[lane]` | `Vd.16B -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s16" target="_blank">vdup_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.8H`<br>`0 <= lane <= 7`   | `DUP Vd.4H,Vn.H[lane]`  | `Vd.4H -> result`  | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_s16" target="_blank">vdupq_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.8H`<br>`0 <= lane <= 7`   | `DUP Vd.8H,Vn.H[lane]`  | `Vd.8H -> result`  | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s32" target="_blank">vdup_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.4S`<br>`0 <= lane <= 3`   | `DUP Vd.2S,Vn.S[lane]`  | `Vd.2S -> result`  | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_s32" target="_blank">vdupq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.4S`<br>`0 <= lane <= 3`   | `DUP Vd.4S,Vn.S[lane]`  | `Vd.4S -> result`  | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s64" target="_blank">vdup_laneq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Dd,Vn.D[lane]`     | `Dd -> result`     | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_s64" target="_blank">vdupq_laneq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Vd.2D,Vn.D[lane]`  | `Vd.2D -> result`  | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u8" target="_blank">vdup_laneq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Vd.8B,Vn.B[lane]`  | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_u8" target="_blank">vdupq_laneq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Vd.16B,Vn.B[lane]` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u16" target="_blank">vdup_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.8H`<br>`0 <= lane <= 7`   | `DUP Vd.4H,Vn.H[lane]`  | `Vd.4H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_u16" target="_blank">vdupq_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.8H`<br>`0 <= lane <= 7`   | `DUP Vd.8H,Vn.H[lane]`  | `Vd.8H -> result`  | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u32" target="_blank">vdup_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.4S`<br>`0 <= lane <= 3`   | `DUP Vd.2S,Vn.S[lane]`  | `Vd.2S -> result`  | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_u32" target="_blank">vdupq_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.4S`<br>`0 <= lane <= 3`   | `DUP Vd.4S,Vn.S[lane]`  | `Vd.4S -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u64" target="_blank">vdup_laneq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Dd,Vn.D[lane]`     | `Dd -> result`     | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_u64" target="_blank">vdupq_laneq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Vd.2D,Vn.D[lane]`  | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_p64" target="_blank">vdup_laneq_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Dd,Vn.D[lane]`     | `Dd -> result`     | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_p64" target="_blank">vdupq_laneq_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Vd.2D,Vn.D[lane]`  | `Vd.2D -> result`  | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_f32" target="_blank">vdup_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.4S`<br>`0 <= lane <= 3`   | `DUP Vd.2S,Vn.S[lane]`  | `Vd.2S -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_f32" target="_blank">vdupq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `vec -> Vn.4S`<br>`0 <= lane <= 3`   | `DUP Vd.4S,Vn.S[lane]`  | `Vd.4S -> result`  | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_p8" target="_blank">vdup_laneq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Vd.8B,Vn.B[lane]`  | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_p8" target="_blank">vdupq_laneq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Vd.16B,Vn.B[lane]` | `Vd.16B -> result` | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_p16" target="_blank">vdup_laneq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.8H`<br>`0 <= lane <= 7`   | `DUP Vd.4H,Vn.H[lane]`  | `Vd.4H -> result`  | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_p16" target="_blank">vdupq_laneq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.8H`<br>`0 <= lane <= 7`   | `DUP Vd.8H,Vn.H[lane]`  | `Vd.8H -> result`  | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_f64" target="_blank">vdup_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Dd,Vn.D[lane]`     | `Dd -> result`     | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_f64" target="_blank">vdupq_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Vd.2D,Vn.D[lane]`  | `Vd.2D -> result`  | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_mf8" target="_blank">vdup_laneq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Vd.8B,Vn.B[lane]`  | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_mf8" target="_blank">vdupq_laneq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Vd.16B,Vn.B[lane]` | `Vd.16B -> result` | `A64`                     |

#### Combine vectors

| Intrinsic                                                                                                                                                                                                                                         | Argument preparation              | AArch64 Instruction                          | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|----------------------------------------------|--------------------|---------------------------|
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_s8" target="_blank">vcombine_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t high)</code>            | `low -> Vn.8B`<br>`high -> Vm.8B` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_s16" target="_blank">vcombine_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t high)</code>        | `low -> Vn.4H`<br>`high -> Vm.4H` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_s32" target="_blank">vcombine_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t high)</code>        | `low -> Vn.2S`<br>`high -> Vm.2S` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_s64" target="_blank">vcombine_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t high)</code>        | `low -> Vn.1D`<br>`high -> Vm.1D` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_u8" target="_blank">vcombine_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t high)</code>         | `low -> Vn.8B`<br>`high -> Vm.8B` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_u16" target="_blank">vcombine_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t high)</code>     | `low -> Vn.4H`<br>`high -> Vm.4H` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_u32" target="_blank">vcombine_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t high)</code>     | `low -> Vn.2S`<br>`high -> Vm.2S` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_u64" target="_blank">vcombine_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t high)</code>     | `low -> Vn.1D`<br>`high -> Vm.1D` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_p64" target="_blank">vcombine_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t high)</code>     | `low -> Vn.1D`<br>`high -> Vm.1D` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.2D -> result`  | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_f16" target="_blank">vcombine_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t high)</code>  | `low -> Vn.4H`<br>`high -> Vm.4H` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_f32" target="_blank">vcombine_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t high)</code>  | `low -> Vn.2S`<br>`high -> Vm.2S` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_p8" target="_blank">vcombine_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t high)</code>         | `low -> Vn.8B`<br>`high -> Vm.8B` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_p16" target="_blank">vcombine_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t high)</code>     | `low -> Vn.4H`<br>`high -> Vm.4H` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_f64" target="_blank">vcombine_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t high)</code>  | `low -> Vn.1D`<br>`high -> Vm.1D` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.2D -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_mf8" target="_blank">vcombine_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t high)</code> | `low -> Vn.8B`<br>`high -> Vm.8B` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.16B -> result` | `A64`                     |

#### Split vectors

| Intrinsic                                                                                                                                                              | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_s8" target="_blank">vget_high_s8</a>(int8x16_t a)</code>         | `a -> Vn.16B`          | `DUP Vd.1D,Vn.D[1]`   | `Vd.8B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_s16" target="_blank">vget_high_s16</a>(int16x8_t a)</code>      | `a -> Vn.8H`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_s32" target="_blank">vget_high_s32</a>(int32x4_t a)</code>      | `a -> Vn.4S`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_s64" target="_blank">vget_high_s64</a>(int64x2_t a)</code>      | `a -> Vn.2D`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.1D -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_u8" target="_blank">vget_high_u8</a>(uint8x16_t a)</code>       | `a -> Vn.16B`          | `DUP Vd.1D,Vn.D[1]`   | `Vd.8B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_u16" target="_blank">vget_high_u16</a>(uint16x8_t a)</code>    | `a -> Vn.8H`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_u32" target="_blank">vget_high_u32</a>(uint32x4_t a)</code>    | `a -> Vn.4S`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_u64" target="_blank">vget_high_u64</a>(uint64x2_t a)</code>    | `a -> Vn.2D`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.1D -> result` | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_p64" target="_blank">vget_high_p64</a>(poly64x2_t a)</code>    | `a -> Vn.2D`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.1D -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_f16" target="_blank">vget_high_f16</a>(float16x8_t a)</code>  | `a -> Vn.8H`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_f32" target="_blank">vget_high_f32</a>(float32x4_t a)</code>  | `a -> Vn.4S`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_p8" target="_blank">vget_high_p8</a>(poly8x16_t a)</code>       | `a -> Vn.16B`          | `DUP Vd.1D,Vn.D[1]`   | `Vd.8B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_p16" target="_blank">vget_high_p16</a>(poly16x8_t a)</code>    | `a -> Vn.8H`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_f64" target="_blank">vget_high_f64</a>(float64x2_t a)</code>  | `a -> Vn.2D`           | `DUP Vd.1D,Vn.D[1]`   | `Vd.1D -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_mf8" target="_blank">vget_high_mf8</a>(mfloat8x16_t a)</code> | `a -> Vn.16B`          | `DUP Vd.1D,Vn.D[1]`   | `Vd.8B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_s8" target="_blank">vget_low_s8</a>(int8x16_t a)</code>           | `a -> Vn.16B`          | `DUP Vd.1D,Vn.D[0]`   | `Vd.8B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_s16" target="_blank">vget_low_s16</a>(int16x8_t a)</code>        | `a -> Vn.8H`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_s32" target="_blank">vget_low_s32</a>(int32x4_t a)</code>        | `a -> Vn.4S`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_s64" target="_blank">vget_low_s64</a>(int64x2_t a)</code>        | `a -> Vn.2D`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.1D -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_u8" target="_blank">vget_low_u8</a>(uint8x16_t a)</code>         | `a -> Vn.16B`          | `DUP Vd.1D,Vn.D[0]`   | `Vd.8B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_u16" target="_blank">vget_low_u16</a>(uint16x8_t a)</code>      | `a -> Vn.8H`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_u32" target="_blank">vget_low_u32</a>(uint32x4_t a)</code>      | `a -> Vn.4S`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_u64" target="_blank">vget_low_u64</a>(uint64x2_t a)</code>      | `a -> Vn.2D`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.1D -> result` | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_p64" target="_blank">vget_low_p64</a>(poly64x2_t a)</code>      | `a -> Vn.2D`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.1D -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_f16" target="_blank">vget_low_f16</a>(float16x8_t a)</code>    | `a -> Vn.8H`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_f32" target="_blank">vget_low_f32</a>(float32x4_t a)</code>    | `a -> Vn.4S`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.2S -> result` | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_p8" target="_blank">vget_low_p8</a>(poly8x16_t a)</code>         | `a -> Vn.16B`          | `DUP Vd.1D,Vn.D[0]`   | `Vd.8B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_p16" target="_blank">vget_low_p16</a>(poly16x8_t a)</code>      | `a -> Vn.8H`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_f64" target="_blank">vget_low_f64</a>(float64x2_t a)</code>    | `a -> Vn.2D`           | `DUP Vd.1D,Vn.D[0]`   | `Vd.1D -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_mf8" target="_blank">vget_low_mf8</a>(mfloat8x16_t a)</code>   | `a -> Vn.16B`          | `DUP Vd.1D,Vn.D[0]`   | `Vd.8B -> result` | `A64`                     |

#### Extract one element from vector

| Intrinsic                                                                                                                                                                                                                                           | Argument preparation                 | AArch64 Instruction   | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|-----------------------|----------------|---------------------------|
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_lane_s8" target="_blank">vdupb_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Bd,Vn.B[lane]`   | `Bd -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_lane_s16" target="_blank">vduph_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `vec -> Vn.4H`<br>`0 <= lane <= 3`   | `DUP Hd,Vn.H[lane]`   | `Hd -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_lane_s32" target="_blank">vdups_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `vec -> Vn.2S`<br>`0 <= lane <= 1`   | `DUP Sd,Vn.S[lane]`   | `Sd -> result` | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_lane_s64" target="_blank">vdupd_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Dd,Vn.D[lane]`   | `Dd -> result` | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_lane_u8" target="_blank">vdupb_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Bd,Vn.B[lane]`   | `Bd -> result` | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_lane_u16" target="_blank">vduph_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `vec -> Vn.4H`<br>`0 <= lane <= 3`   | `DUP Hd,Vn.H[lane]`   | `Hd -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_lane_u32" target="_blank">vdups_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `vec -> Vn.2S`<br>`0 <= lane <= 1`   | `DUP Sd,Vn.S[lane]`   | `Sd -> result` | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_lane_u64" target="_blank">vdupd_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Dd,Vn.D[lane]`   | `Dd -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_lane_f32" target="_blank">vdups_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `vec -> Vn.2S`<br>`0 <= lane <= 1`   | `DUP Sd,Vn.S[lane]`   | `Sd -> result` | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_lane_f64" target="_blank">vdupd_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `vec -> Vn.1D`<br>`0 <= lane <= 0`   | `DUP Dd,Vn.D[lane]`   | `Dd -> result` | `A64`                     |
| <code>poly8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_lane_p8" target="_blank">vdupb_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Bd,Vn.B[lane]`   | `Bd -> result` | `A64`                     |
| <code>poly16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_lane_p16" target="_blank">vduph_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `vec -> Vn.4H`<br>`0 <= lane <= 3`   | `DUP Hd,Vn.H[lane]`   | `Hd -> result` | `A64`                     |
| <code>mfloat8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_lane_mf8" target="_blank">vdupb_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `vec -> Vn.8B`<br>`0 <= lane <= 7`   | `DUP Bd,Vn.B[lane]`   | `Bd -> result` | `A64`                     |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_laneq_s8" target="_blank">vdupb_laneq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Bd,Vn.B[lane]`   | `Bd -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_laneq_s16" target="_blank">vduph_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `vec -> Vn.8H`<br>`0 <= lane <= 7`   | `DUP Hd,Vn.H[lane]`   | `Hd -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_laneq_s32" target="_blank">vdups_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `vec -> Vn.4S`<br>`0 <= lane <= 3`   | `DUP Sd,Vn.S[lane]`   | `Sd -> result` | `A64`                     |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_laneq_s64" target="_blank">vdupd_laneq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Dd,Vn.D[lane]`   | `Dd -> result` | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_laneq_u8" target="_blank">vdupb_laneq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Bd,Vn.B[lane]`   | `Bd -> result` | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_laneq_u16" target="_blank">vduph_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `vec -> Vn.8H`<br>`0 <= lane <= 7`   | `DUP Hd,Vn.H[lane]`   | `Hd -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_laneq_u32" target="_blank">vdups_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `vec -> Vn.4S`<br>`0 <= lane <= 3`   | `DUP Sd,Vn.S[lane]`   | `Sd -> result` | `A64`                     |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_laneq_u64" target="_blank">vdupd_laneq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Dd,Vn.D[lane]`   | `Dd -> result` | `A64`                     |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_laneq_f32" target="_blank">vdups_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `vec -> Vn.4S`<br>`0 <= lane <= 3`   | `DUP Sd,Vn.S[lane]`   | `Sd -> result` | `A64`                     |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_laneq_f64" target="_blank">vdupd_laneq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `vec -> Vn.2D`<br>`0 <= lane <= 1`   | `DUP Dd,Vn.D[lane]`   | `Dd -> result` | `A64`                     |
| <code>poly8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_laneq_p8" target="_blank">vdupb_laneq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Bd,Vn.B[lane]`   | `Bd -> result` | `A64`                     |
| <code>poly16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_laneq_p16" target="_blank">vduph_laneq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `vec -> Vn.8H`<br>`0 <= lane <= 7`   | `DUP Hd,Vn.H[lane]`   | `Hd -> result` | `A64`                     |
| <code>mfloat8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_laneq_mf8" target="_blank">vdupb_laneq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `vec -> Vn.16B`<br>`0 <= lane <= 15` | `DUP Bd,Vn.B[lane]`   | `Bd -> result` | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u8" target="_blank">vget_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>              | `0<=lane<=7`<br>`v -> Vn.8B`         | `UMOV Rd,Vn.B[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u16" target="_blank">vget_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `0<=lane<=3`<br>`v -> Vn.4H`         | `UMOV Rd,Vn.H[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u32" target="_blank">vget_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `0<=lane<=1`<br>`v -> Vn.2S`         | `UMOV Rd,Vn.S[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u64" target="_blank">vget_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `lane==0`<br>`v -> Vn.1D`            | `UMOV Rd,Vn.D[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>poly64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_p64" target="_blank">vget_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `lane==0`<br>`v -> Vn.1D`            | `UMOV Rd,Vn.D[lane]`  | `Rd -> result` | `A32/A64`                 |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s8" target="_blank">vget_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                | `0<=lane<=7`<br>`v -> Vn.8B`         | `SMOV Rd,Vn.B[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s16" target="_blank">vget_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `0<=lane<=3`<br>`v -> Vn.4H`         | `SMOV Rd,Vn.H[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s32" target="_blank">vget_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `0<=lane<=1`<br>`v -> Vn.2S`         | `SMOV Rd,Vn.S[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s64" target="_blank">vget_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `lane==0`<br>`v -> Vn.1D`            | `UMOV Rd,Vn.D[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>poly8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_p8" target="_blank">vget_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>              | `0<=lane<=7`<br>`v -> Vn.8B`         | `UMOV Rd,Vn.B[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>poly16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_p16" target="_blank">vget_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `0<=lane<=3`<br>`v -> Vn.4H`         | `UMOV Rd,Vn.H[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>mfloat8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_mf8" target="_blank">vget_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=7`<br>`v -> Vn.8B`         | `DUP Bd,Vn.B[lane]`   | `Bd -> result` | `v7/A32/A64`              |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_f16" target="_blank">vget_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=3`<br>`v -> Vn.4H`         | `DUP Hd,Vn.H[lane]`   | `Hd -> result` | `v7/A32/A64`              |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_f32" target="_blank">vget_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=1`<br>`v -> Vn.2S`         | `DUP Sd,Vn.S[lane]`   | `Sd -> result` | `v7/A32/A64`              |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_f64" target="_blank">vget_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `lane==0`<br>`v -> Vn.1D`            | `DUP Dd,Vn.D[lane]`   | `Dd -> result` | `A64`                     |
| <code>uint8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u8" target="_blank">vgetq_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `0<=lane<=15`<br>`v -> Vn.16B`       | `UMOV Rd,Vn.B[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u16" target="_blank">vgetq_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=7`<br>`v -> Vn.8H`         | `UMOV Rd,Vn.H[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u32" target="_blank">vgetq_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=3`<br>`v -> Vn.4S`         | `UMOV Rd,Vn.S[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u64" target="_blank">vgetq_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=1`<br>`v -> Vn.2D`         | `UMOV Rd,Vn.D[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>poly64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_p64" target="_blank">vgetq_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=1`<br>`v -> Vn.2D`         | `UMOV Rd,Vn.D[lane]`  | `Rd -> result` | `A32/A64`                 |
| <code>int8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s8" target="_blank">vgetq_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `0<=lane<=15`<br>`v -> Vn.16B`       | `SMOV Rd,Vn.B[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s16" target="_blank">vgetq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `0<=lane<=7`<br>`v -> Vn.8H`         | `SMOV Rd,Vn.H[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s32" target="_blank">vgetq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `0<=lane<=3`<br>`v -> Vn.4S`         | `SMOV Rd,Vn.S[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s64" target="_blank">vgetq_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `0<=lane<=1`<br>`v -> Vn.2D`         | `UMOV Rd,Vn.D[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>poly8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_p8" target="_blank">vgetq_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `0<=lane<=15`<br>`v -> Vn.16B`       | `UMOV Rd,Vn.B[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>poly16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_p16" target="_blank">vgetq_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=7`<br>`v -> Vn.8H`         | `UMOV Rd,Vn.H[lane]`  | `Rd -> result` | `v7/A32/A64`              |
| <code>mfloat8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_mf8" target="_blank">vgetq_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `0<=lane<=15`<br>`v -> Vn.16B`       | `DUP Bd,Vn.B[lane]`   | `Bd -> result` | `v7/A32/A64`              |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_f16" target="_blank">vgetq_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `0<=lane<=7`<br>`v -> Vn.8H`         | `DUP Hd,Vn.H[lane]`   | `Hd -> result` | `v7/A32/A64`              |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_f32" target="_blank">vgetq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `0<=lane<=3`<br>`v -> Vn.4S`         | `DUP Sd,Vn.S[lane]`   | `Sd -> result` | `v7/A32/A64`              |
| <code>float64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_f64" target="_blank">vgetq_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `0<=lane<=1`<br>`v -> Vn.2D`         | `DUP Dd,Vn.D[lane]`   | `Dd -> result` | `A64`                     |

#### Extract vector from a pair of vectors

| Intrinsic                                                                                                                                                                                                                                                                         | Argument preparation                             | AArch64 Instruction                | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|------------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s8" target="_blank">vext_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>                 | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 7`    | `EXT Vd.8B,Vn.8B,Vm.8B,#n`         | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s8" target="_blank">vextq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>            | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 15` | `EXT Vd.16B,Vn.16B,Vm.16B,#n`      | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s16" target="_blank">vext_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>            | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 3`    | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<1)`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s16" target="_blank">vextq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 7`  | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<1)` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s32" target="_blank">vext_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>            | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 1`    | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<2)`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s32" target="_blank">vextq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 3`  | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<2)` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s64" target="_blank">vext_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>            | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`n == 0`         | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<3)`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s64" target="_blank">vextq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>          | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 1`  | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<3)` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_u8" target="_blank">vext_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 7`    | `EXT Vd.8B,Vn.8B,Vm.8B,#n`         | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_u8" target="_blank">vextq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 15` | `EXT Vd.16B,Vn.16B,Vm.16B,#n`      | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_u16" target="_blank">vext_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 3`    | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<1)`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_u16" target="_blank">vextq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 7`  | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<1)` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_u32" target="_blank">vext_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 1`    | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<2)`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_u32" target="_blank">vextq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 3`  | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<2)` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_u64" target="_blank">vext_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`n == 0`         | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<3)`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_u64" target="_blank">vextq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 1`  | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<3)` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_p64" target="_blank">vext_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`n == 0`         | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<3)`    | `Vd.8B -> result`  | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_p64" target="_blank">vextq_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 1`  | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<3)` | `Vd.16B -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_f32" target="_blank">vext_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 1`    | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<2)`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_f32" target="_blank">vextq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 3`  | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<2)` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_f64" target="_blank">vext_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`n == 0`         | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<3)`    | `Vd.8B -> result`  | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_f64" target="_blank">vextq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 1`  | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<3)` | `Vd.16B -> result` | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_p8" target="_blank">vext_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 7`    | `EXT Vd.8B,Vn.8B,Vm.8B,#n`         | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_p8" target="_blank">vextq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 15` | `EXT Vd.16B,Vn.16B,Vm.16B,#n`      | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_p16" target="_blank">vext_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>         | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 3`    | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<1)`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_p16" target="_blank">vextq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 7`  | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<1)` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_mf8" target="_blank">vext_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 7`    | `EXT Vd.8B,Vn.8B,Vm.8B,#n`         | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_mf8" target="_blank">vextq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 15` | `EXT Vd.16B,Vn.16B,Vm.16B,#n`      | `Vd.16B -> result` | `A64`                     |

#### Reverse elements

| Intrinsic                                                                                                                                                             | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_s8" target="_blank">vrev64_s8</a>(int8x8_t vec)</code>             | `vec -> Vn.8B`         | `REV64 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_s8" target="_blank">vrev64q_s8</a>(int8x16_t vec)</code>         | `vec -> Vn.16B`        | `REV64 Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_s16" target="_blank">vrev64_s16</a>(int16x4_t vec)</code>         | `vec -> Vn.4H`         | `REV64 Vd.4H,Vn.4H`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_s16" target="_blank">vrev64q_s16</a>(int16x8_t vec)</code>       | `vec -> Vn.8H`         | `REV64 Vd.8H,Vn.8H`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_s32" target="_blank">vrev64_s32</a>(int32x2_t vec)</code>         | `vec -> Vn.2S`         | `REV64 Vd.2S,Vn.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_s32" target="_blank">vrev64q_s32</a>(int32x4_t vec)</code>       | `vec -> Vn.4S`         | `REV64 Vd.4S,Vn.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_u8" target="_blank">vrev64_u8</a>(uint8x8_t vec)</code>           | `vec -> Vn.8B`         | `REV64 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_u8" target="_blank">vrev64q_u8</a>(uint8x16_t vec)</code>       | `vec -> Vn.16B`        | `REV64 Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_u16" target="_blank">vrev64_u16</a>(uint16x4_t vec)</code>       | `vec -> Vn.4H`         | `REV64 Vd.4H,Vn.4H`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_u16" target="_blank">vrev64q_u16</a>(uint16x8_t vec)</code>     | `vec -> Vn.8H`         | `REV64 Vd.8H,Vn.8H`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_u32" target="_blank">vrev64_u32</a>(uint32x2_t vec)</code>       | `vec -> Vn.2S`         | `REV64 Vd.2S,Vn.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_u32" target="_blank">vrev64q_u32</a>(uint32x4_t vec)</code>     | `vec -> Vn.4S`         | `REV64 Vd.4S,Vn.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_f32" target="_blank">vrev64_f32</a>(float32x2_t vec)</code>     | `vec -> Vn.2S`         | `REV64 Vd.2S,Vn.2S`   | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_f32" target="_blank">vrev64q_f32</a>(float32x4_t vec)</code>   | `vec -> Vn.4S`         | `REV64 Vd.4S,Vn.4S`   | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_p8" target="_blank">vrev64_p8</a>(poly8x8_t vec)</code>           | `vec -> Vn.8B`         | `REV64 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_p8" target="_blank">vrev64q_p8</a>(poly8x16_t vec)</code>       | `vec -> Vn.16B`        | `REV64 Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_p16" target="_blank">vrev64_p16</a>(poly16x4_t vec)</code>       | `vec -> Vn.4H`         | `REV64 Vd.4H,Vn.4H`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_p16" target="_blank">vrev64q_p16</a>(poly16x8_t vec)</code>     | `vec -> Vn.8H`         | `REV64 Vd.8H,Vn.8H`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_mf8" target="_blank">vrev64_mf8</a>(mfloat8x8_t vec)</code>     | `vec -> Vn.8B`         | `REV64 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_mf8" target="_blank">vrev64q_mf8</a>(mfloat8x16_t vec)</code> | `vec -> Vn.16B`        | `REV64 Vd.16B,Vn.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_s8" target="_blank">vrev32_s8</a>(int8x8_t vec)</code>             | `vec -> Vn.8B`         | `REV32 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_s8" target="_blank">vrev32q_s8</a>(int8x16_t vec)</code>         | `vec -> Vn.16B`        | `REV32 Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_s16" target="_blank">vrev32_s16</a>(int16x4_t vec)</code>         | `vec -> Vn.4H`         | `REV32 Vd.4H,Vn.4H`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_s16" target="_blank">vrev32q_s16</a>(int16x8_t vec)</code>       | `vec -> Vn.8H`         | `REV32 Vd.8H,Vn.8H`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_u8" target="_blank">vrev32_u8</a>(uint8x8_t vec)</code>           | `vec -> Vn.8B`         | `REV32 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_u8" target="_blank">vrev32q_u8</a>(uint8x16_t vec)</code>       | `vec -> Vn.16B`        | `REV32 Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_u16" target="_blank">vrev32_u16</a>(uint16x4_t vec)</code>       | `vec -> Vn.4H`         | `REV32 Vd.4H,Vn.4H`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_u16" target="_blank">vrev32q_u16</a>(uint16x8_t vec)</code>     | `vec -> Vn.8H`         | `REV32 Vd.8H,Vn.8H`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_p8" target="_blank">vrev32_p8</a>(poly8x8_t vec)</code>           | `vec -> Vn.8B`         | `REV32 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_p8" target="_blank">vrev32q_p8</a>(poly8x16_t vec)</code>       | `vec -> Vn.16B`        | `REV32 Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_p16" target="_blank">vrev32_p16</a>(poly16x4_t vec)</code>       | `vec -> Vn.4H`         | `REV32 Vd.4H,Vn.4H`   | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_p16" target="_blank">vrev32q_p16</a>(poly16x8_t vec)</code>     | `vec -> Vn.8H`         | `REV32 Vd.8H,Vn.8H`   | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_mf8" target="_blank">vrev32_mf8</a>(mfloat8x8_t vec)</code>     | `vec -> Vn.8B`         | `REV32 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_mf8" target="_blank">vrev32q_mf8</a>(mfloat8x16_t vec)</code> | `vec -> Vn.16B`        | `REV32 Vd.16B,Vn.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16_s8" target="_blank">vrev16_s8</a>(int8x8_t vec)</code>             | `vec -> Vn.8B`         | `REV16 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16q_s8" target="_blank">vrev16q_s8</a>(int8x16_t vec)</code>         | `vec -> Vn.16B`        | `REV16 Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16_u8" target="_blank">vrev16_u8</a>(uint8x8_t vec)</code>           | `vec -> Vn.8B`         | `REV16 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16q_u8" target="_blank">vrev16q_u8</a>(uint8x16_t vec)</code>       | `vec -> Vn.16B`        | `REV16 Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16_p8" target="_blank">vrev16_p8</a>(poly8x8_t vec)</code>           | `vec -> Vn.8B`         | `REV16 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16q_p8" target="_blank">vrev16q_p8</a>(poly8x16_t vec)</code>       | `vec -> Vn.16B`        | `REV16 Vd.16B,Vn.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16_mf8" target="_blank">vrev16_mf8</a>(mfloat8x8_t vec)</code>     | `vec -> Vn.8B`         | `REV16 Vd.8B,Vn.8B`   | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16q_mf8" target="_blank">vrev16q_mf8</a>(mfloat8x16_t vec)</code> | `vec -> Vn.16B`        | `REV16 Vd.16B,Vn.16B` | `Vd.16B -> result` | `A64`                     |

#### Zip elements

| Intrinsic                                                                                                                                                                                                                                  | Argument preparation           | AArch64 Instruction                                          | Result                                                   | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|--------------------------------------------------------------|----------------------------------------------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_s8" target="_blank">vzip1_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s8" target="_blank">vzip1q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>            | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_s16" target="_blank">vzip1_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>            | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ZIP1 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s16" target="_blank">vzip1q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>          | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ZIP1 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_s32" target="_blank">vzip1_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>            | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ZIP1 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s32" target="_blank">vzip1q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>          | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ZIP1 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s64" target="_blank">vzip1q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>          | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ZIP1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_u8" target="_blank">vzip1_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u8" target="_blank">vzip1q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_u16" target="_blank">vzip1_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ZIP1 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u16" target="_blank">vzip1q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ZIP1 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_u32" target="_blank">vzip1_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ZIP1 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u32" target="_blank">vzip1q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ZIP1 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u64" target="_blank">vzip1q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ZIP1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_p64" target="_blank">vzip1q_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ZIP1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_f32" target="_blank">vzip1_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ZIP1 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_f32" target="_blank">vzip1q_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ZIP1 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_f64" target="_blank">vzip1q_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ZIP1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_p8" target="_blank">vzip1_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_p8" target="_blank">vzip1q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_p16" target="_blank">vzip1_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ZIP1 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_p16" target="_blank">vzip1q_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ZIP1 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_mf8" target="_blank">vzip1_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_mf8" target="_blank">vzip1q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_s8" target="_blank">vzip2_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s8" target="_blank">vzip2q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>            | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_s16" target="_blank">vzip2_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>            | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ZIP2 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s16" target="_blank">vzip2q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>          | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ZIP2 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_s32" target="_blank">vzip2_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>            | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ZIP2 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s32" target="_blank">vzip2q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>          | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ZIP2 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s64" target="_blank">vzip2q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>          | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ZIP2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_u8" target="_blank">vzip2_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u8" target="_blank">vzip2q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_u16" target="_blank">vzip2_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ZIP2 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u16" target="_blank">vzip2q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ZIP2 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_u32" target="_blank">vzip2_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ZIP2 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u32" target="_blank">vzip2q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ZIP2 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u64" target="_blank">vzip2q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ZIP2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_p64" target="_blank">vzip2q_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ZIP2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_f32" target="_blank">vzip2_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ZIP2 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_f32" target="_blank">vzip2q_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ZIP2 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_f64" target="_blank">vzip2q_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.2D`   | `ZIP2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_p8" target="_blank">vzip2_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_p8" target="_blank">vzip2q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_p16" target="_blank">vzip2_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ZIP2 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_p16" target="_blank">vzip2q_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ZIP2 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_mf8" target="_blank">vzip2_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_mf8" target="_blank">vzip2q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_s8" target="_blank">vzip_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP1 Vd1.8B,Vn.8B,Vm.8B`<br>`ZIP2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `v7/A32/A64`              |
| <code>int16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_s16" target="_blank">vzip_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>            | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ZIP1 Vd1.4H,Vn.4H,Vm.4H`<br>`ZIP2 Vd2.4H,Vn.4H,Vm.4H`       | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_u8" target="_blank">vzip_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP1 Vd1.8B,Vn.8B,Vm.8B`<br>`ZIP2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_u16" target="_blank">vzip_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ZIP1 Vd1.4H,Vn.4H,Vm.4H`<br>`ZIP2 Vd2.4H,Vn.4H,Vm.4H`       | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]`   | `v7/A32/A64`              |
| <code>poly8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_p8" target="_blank">vzip_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP1 Vd1.8B,Vn.8B,Vm.8B`<br>`ZIP2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `v7/A32/A64`              |
| <code>poly16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_p16" target="_blank">vzip_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `ZIP1 Vd1.4H,Vn.4H,Vm.4H`<br>`ZIP2 Vd2.4H,Vn.4H,Vm.4H`       | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]`   | `v7/A32/A64`              |
| <code>mfloat8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_mf8" target="_blank">vzip_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `ZIP1 Vd1.8B,Vn.8B,Vm.8B`<br>`ZIP2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `A64`                     |
| <code>int32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_s32" target="_blank">vzip_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>            | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ZIP1 Vd1.2S,Vn.2S,Vm.2S`<br>`ZIP2 Vd2.2S,Vn.2S,Vm.2S`       | `Vd1.2S -> result.val[0]`<br>`Vd2.2S -> result.val[1]`   | `v7/A32/A64`              |
| <code>float32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_f32" target="_blank">vzip_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ZIP1 Vd1.2S,Vn.2S,Vm.2S`<br>`ZIP2 Vd2.2S,Vn.2S,Vm.2S`       | `Vd1.2S -> result.val[0]`<br>`Vd2.2S -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_u32" target="_blank">vzip_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `ZIP1 Vd1.2S,Vn.2S,Vm.2S`<br>`ZIP2 Vd2.2S,Vn.2S,Vm.2S`       | `Vd1.2S -> result.val[0]`<br>`Vd2.2S -> result.val[1]`   | `v7/A32/A64`              |
| <code>int8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_s8" target="_blank">vzipq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>            | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP1 Vd1.16B,Vn.16B,Vm.16B`<br>`ZIP2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `v7/A32/A64`              |
| <code>int16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_s16" target="_blank">vzipq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>          | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ZIP1 Vd1.8H,Vn.8H,Vm.8H`<br>`ZIP2 Vd2.8H,Vn.8H,Vm.8H`       | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]`   | `v7/A32/A64`              |
| <code>int32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_s32" target="_blank">vzipq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>          | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ZIP1 Vd1.4S,Vn.4S,Vm.4S`<br>`ZIP2 Vd2.4S,Vn.4S,Vm.4S`       | `Vd1.4S -> result.val[0]`<br>`Vd2.4S -> result.val[1]`   | `v7/A32/A64`              |
| <code>float32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_f32" target="_blank">vzipq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ZIP1 Vd1.4S,Vn.4S,Vm.4S`<br>`ZIP2 Vd2.4S,Vn.4S,Vm.4S`       | `Vd1.4S -> result.val[0]`<br>`Vd2.4S -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_u8" target="_blank">vzipq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP1 Vd1.16B,Vn.16B,Vm.16B`<br>`ZIP2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `v7/A32/A64`              |
| <code>uint16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_u16" target="_blank">vzipq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ZIP1 Vd1.8H,Vn.8H,Vm.8H`<br>`ZIP2 Vd2.8H,Vn.8H,Vm.8H`       | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_u32" target="_blank">vzipq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `ZIP1 Vd1.4S,Vn.4S,Vm.4S`<br>`ZIP2 Vd2.4S,Vn.4S,Vm.4S`       | `Vd1.4S -> result.val[0]`<br>`Vd2.4S -> result.val[1]`   | `v7/A32/A64`              |
| <code>poly8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_p8" target="_blank">vzipq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP1 Vd1.16B,Vn.16B,Vm.16B`<br>`ZIP2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `v7/A32/A64`              |
| <code>poly16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_p16" target="_blank">vzipq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `ZIP1 Vd1.8H,Vn.8H,Vm.8H`<br>`ZIP2 Vd2.8H,Vn.8H,Vm.8H`       | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]`   | `v7/A32/A64`              |
| <code>mfloat8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_mf8" target="_blank">vzipq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `ZIP1 Vd1.16B,Vn.16B,Vm.16B`<br>`ZIP2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `A64`                     |

#### Unzip elements

| Intrinsic                                                                                                                                                                                                                                  | Argument preparation           | AArch64 Instruction                                          | Result                                                   | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|--------------------------------------------------------------|----------------------------------------------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_s8" target="_blank">vuzp1_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s8" target="_blank">vuzp1q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>            | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_s16" target="_blank">vuzp1_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>            | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UZP1 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s16" target="_blank">vuzp1q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>          | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UZP1 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_s32" target="_blank">vuzp1_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>            | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UZP1 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s32" target="_blank">vuzp1q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>          | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UZP1 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s64" target="_blank">vuzp1q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>          | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UZP1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_u8" target="_blank">vuzp1_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u8" target="_blank">vuzp1q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_u16" target="_blank">vuzp1_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UZP1 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u16" target="_blank">vuzp1q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UZP1 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_u32" target="_blank">vuzp1_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UZP1 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u32" target="_blank">vuzp1q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UZP1 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u64" target="_blank">vuzp1q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UZP1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_p64" target="_blank">vuzp1q_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UZP1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_f32" target="_blank">vuzp1_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UZP1 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_f32" target="_blank">vuzp1q_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UZP1 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_f64" target="_blank">vuzp1q_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UZP1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_p8" target="_blank">vuzp1_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_p8" target="_blank">vuzp1q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_p16" target="_blank">vuzp1_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UZP1 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_p16" target="_blank">vuzp1q_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UZP1 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_mf8" target="_blank">vuzp1_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_mf8" target="_blank">vuzp1q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_s8" target="_blank">vuzp2_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s8" target="_blank">vuzp2q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>            | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_s16" target="_blank">vuzp2_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>            | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UZP2 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s16" target="_blank">vuzp2q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>          | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UZP2 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_s32" target="_blank">vuzp2_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>            | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UZP2 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s32" target="_blank">vuzp2q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>          | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UZP2 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s64" target="_blank">vuzp2q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>          | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UZP2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_u8" target="_blank">vuzp2_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u8" target="_blank">vuzp2q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_u16" target="_blank">vuzp2_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UZP2 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u16" target="_blank">vuzp2q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UZP2 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_u32" target="_blank">vuzp2_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UZP2 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u32" target="_blank">vuzp2q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UZP2 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u64" target="_blank">vuzp2q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UZP2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_p64" target="_blank">vuzp2q_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UZP2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_f32" target="_blank">vuzp2_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UZP2 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_f32" target="_blank">vuzp2q_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UZP2 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_f64" target="_blank">vuzp2q_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.2D`   | `UZP2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_p8" target="_blank">vuzp2_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_p8" target="_blank">vuzp2q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_p16" target="_blank">vuzp2_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UZP2 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_p16" target="_blank">vuzp2q_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UZP2 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_mf8" target="_blank">vuzp2_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_mf8" target="_blank">vuzp2q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_s8" target="_blank">vuzp_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP1 Vd1.8B,Vn.8B,Vm.8B`<br>`UZP2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `v7/A32/A64`              |
| <code>int16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_s16" target="_blank">vuzp_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>            | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UZP1 Vd1.4H,Vn.4H,Vm.4H`<br>`UZP2 Vd2.4H,Vn.4H,Vm.4H`       | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]`   | `v7/A32/A64`              |
| <code>int32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_s32" target="_blank">vuzp_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>            | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UZP1 Vd1.2S,Vn.2S,Vm.2S`<br>`UZP2 Vd2.2S,Vn.2S,Vm.2S`       | `Vd1.2S -> result.val[0]`<br>`Vd2.2S -> result.val[1]`   | `v7/A32/A64`              |
| <code>float32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_f32" target="_blank">vuzp_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UZP1 Vd1.2S,Vn.2S,Vm.2S`<br>`UZP2 Vd2.2S,Vn.2S,Vm.2S`       | `Vd1.2S -> result.val[0]`<br>`Vd2.2S -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_u8" target="_blank">vuzp_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP1 Vd1.8B,Vn.8B,Vm.8B`<br>`UZP2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_u16" target="_blank">vuzp_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UZP1 Vd1.4H,Vn.4H,Vm.4H`<br>`UZP2 Vd2.4H,Vn.4H,Vm.4H`       | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_u32" target="_blank">vuzp_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `UZP1 Vd1.2S,Vn.2S,Vm.2S`<br>`UZP2 Vd2.2S,Vn.2S,Vm.2S`       | `Vd1.2S -> result.val[0]`<br>`Vd2.2S -> result.val[1]`   | `v7/A32/A64`              |
| <code>poly8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_p8" target="_blank">vuzp_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP1 Vd1.8B,Vn.8B,Vm.8B`<br>`UZP2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `v7/A32/A64`              |
| <code>poly16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_p16" target="_blank">vuzp_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `UZP1 Vd1.4H,Vn.4H,Vm.4H`<br>`UZP2 Vd2.4H,Vn.4H,Vm.4H`       | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]`   | `v7/A32/A64`              |
| <code>mfloat8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_mf8" target="_blank">vuzp_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `UZP1 Vd1.8B,Vn.8B,Vm.8B`<br>`UZP2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `A64`                     |
| <code>int8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_s8" target="_blank">vuzpq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>            | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP1 Vd1.16B,Vn.16B,Vm.16B`<br>`UZP2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `v7/A32/A64`              |
| <code>int16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_s16" target="_blank">vuzpq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>          | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UZP1 Vd1.8H,Vn.8H,Vm.8H`<br>`UZP2 Vd2.8H,Vn.8H,Vm.8H`       | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]`   | `v7/A32/A64`              |
| <code>int32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_s32" target="_blank">vuzpq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>          | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UZP1 Vd1.4S,Vn.4S,Vm.4S`<br>`UZP2 Vd2.4S,Vn.4S,Vm.4S`       | `Vd1.4S -> result.val[0]`<br>`Vd2.4S -> result.val[1]`   | `v7/A32/A64`              |
| <code>float32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_f32" target="_blank">vuzpq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UZP1 Vd1.4S,Vn.4S,Vm.4S`<br>`UZP2 Vd2.4S,Vn.4S,Vm.4S`       | `Vd1.4S -> result.val[0]`<br>`Vd2.4S -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_u8" target="_blank">vuzpq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP1 Vd1.16B,Vn.16B,Vm.16B`<br>`UZP2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `v7/A32/A64`              |
| <code>uint32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_u32" target="_blank">vuzpq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `UZP1 Vd1.4S,Vn.4S,Vm.4S`<br>`UZP2 Vd2.4S,Vn.4S,Vm.4S`       | `Vd1.4S -> result.val[0]`<br>`Vd2.4S -> result.val[1]`   | `v7/A32/A64`              |
| <code>poly8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_p8" target="_blank">vuzpq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP1 Vd1.16B,Vn.16B,Vm.16B`<br>`UZP2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `v7/A32/A64`              |
| <code>poly16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_p16" target="_blank">vuzpq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `UZP1 Vd1.8H,Vn.8H,Vm.8H`<br>`UZP2 Vd2.8H,Vn.8H,Vm.8H`       | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]`   | `v7/A32/A64`              |
| <code>mfloat8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_mf8" target="_blank">vuzpq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `UZP1 Vd1.16B,Vn.16B,Vm.16B`<br>`UZP2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `A64`                     |

#### Transpose elements

| Intrinsic                                                                                                                                                                                                                                  | Argument preparation           | AArch64 Instruction                                          | Result                                                   | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|--------------------------------------------------------------|----------------------------------------------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_s8" target="_blank">vtrn1_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_s8" target="_blank">vtrn1q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>            | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_s16" target="_blank">vtrn1_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>            | `a -> Vn.4H`<br>`b -> Vm.4H`   | `TRN1 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_s16" target="_blank">vtrn1q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>          | `a -> Vn.8H`<br>`b -> Vm.8H`   | `TRN1 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_s32" target="_blank">vtrn1_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>            | `a -> Vn.2S`<br>`b -> Vm.2S`   | `TRN1 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_s32" target="_blank">vtrn1q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>          | `a -> Vn.4S`<br>`b -> Vm.4S`   | `TRN1 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_s64" target="_blank">vtrn1q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>          | `a -> Vn.2D`<br>`b -> Vm.2D`   | `TRN1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_u8" target="_blank">vtrn1_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_u8" target="_blank">vtrn1q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_u16" target="_blank">vtrn1_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `TRN1 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_u16" target="_blank">vtrn1q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `TRN1 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_u32" target="_blank">vtrn1_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `TRN1 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_u32" target="_blank">vtrn1q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `TRN1 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_u64" target="_blank">vtrn1q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `TRN1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_p64" target="_blank">vtrn1q_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `TRN1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_f32" target="_blank">vtrn1_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `TRN1 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_f32" target="_blank">vtrn1q_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `TRN1 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_f64" target="_blank">vtrn1q_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.2D`   | `TRN1 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_p8" target="_blank">vtrn1_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_p8" target="_blank">vtrn1q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_p16" target="_blank">vtrn1_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `TRN1 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_p16" target="_blank">vtrn1q_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `TRN1 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_mf8" target="_blank">vtrn1_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN1 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_mf8" target="_blank">vtrn1q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN1 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_s8" target="_blank">vtrn2_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_s8" target="_blank">vtrn2q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>            | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_s16" target="_blank">vtrn2_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>            | `a -> Vn.4H`<br>`b -> Vm.4H`   | `TRN2 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_s16" target="_blank">vtrn2q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>          | `a -> Vn.8H`<br>`b -> Vm.8H`   | `TRN2 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_s32" target="_blank">vtrn2_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>            | `a -> Vn.2S`<br>`b -> Vm.2S`   | `TRN2 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_s32" target="_blank">vtrn2q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>          | `a -> Vn.4S`<br>`b -> Vm.4S`   | `TRN2 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_s64" target="_blank">vtrn2q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b)</code>          | `a -> Vn.2D`<br>`b -> Vm.2D`   | `TRN2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_u8" target="_blank">vtrn2_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_u8" target="_blank">vtrn2q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_u16" target="_blank">vtrn2_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `TRN2 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_u16" target="_blank">vtrn2q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `TRN2 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_u32" target="_blank">vtrn2_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `TRN2 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_u32" target="_blank">vtrn2q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `TRN2 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_u64" target="_blank">vtrn2q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `TRN2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_p64" target="_blank">vtrn2q_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b)</code>       | `a -> Vn.2D`<br>`b -> Vm.2D`   | `TRN2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_f32" target="_blank">vtrn2_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `TRN2 Vd.2S,Vn.2S,Vm.2S`                                     | `Vd.2S -> result`                                        | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_f32" target="_blank">vtrn2q_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `TRN2 Vd.4S,Vn.4S,Vm.4S`                                     | `Vd.4S -> result`                                        | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_f64" target="_blank">vtrn2q_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>    | `a -> Vn.2D`<br>`b -> Vm.2D`   | `TRN2 Vd.2D,Vn.2D,Vm.2D`                                     | `Vd.2D -> result`                                        | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_p8" target="_blank">vtrn2_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_p8" target="_blank">vtrn2q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_p16" target="_blank">vtrn2_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `TRN2 Vd.4H,Vn.4H,Vm.4H`                                     | `Vd.4H -> result`                                        | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_p16" target="_blank">vtrn2q_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `TRN2 Vd.8H,Vn.8H,Vm.8H`                                     | `Vd.8H -> result`                                        | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_mf8" target="_blank">vtrn2_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN2 Vd.8B,Vn.8B,Vm.8B`                                     | `Vd.8B -> result`                                        | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_mf8" target="_blank">vtrn2q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN2 Vd.16B,Vn.16B,Vm.16B`                                  | `Vd.16B -> result`                                       | `A64`                     |
| <code>int8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_s8" target="_blank">vtrn_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                 | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN1 Vd1.8B,Vn.8B,Vm.8B`<br>`TRN2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `v7/A32/A64`              |
| <code>int16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_s16" target="_blank">vtrn_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b)</code>            | `a -> Vn.4H`<br>`b -> Vm.4H`   | `TRN1 Vd1.4H,Vn.4H,Vm.4H`<br>`TRN2 Vd2.4H,Vn.4H,Vm.4H`       | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_u8" target="_blank">vtrn_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN1 Vd1.8B,Vn.8B,Vm.8B`<br>`TRN2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_u16" target="_blank">vtrn_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `TRN1 Vd1.4H,Vn.4H,Vm.4H`<br>`TRN2 Vd2.4H,Vn.4H,Vm.4H`       | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]`   | `v7/A32/A64`              |
| <code>poly8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_p8" target="_blank">vtrn_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>              | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN1 Vd1.8B,Vn.8B,Vm.8B`<br>`TRN2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `v7/A32/A64`              |
| <code>poly16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_p16" target="_blank">vtrn_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b)</code>         | `a -> Vn.4H`<br>`b -> Vm.4H`   | `TRN1 Vd1.4H,Vn.4H,Vm.4H`<br>`TRN2 Vd2.4H,Vn.4H,Vm.4H`       | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]`   | `v7/A32/A64`              |
| <code>int32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_s32" target="_blank">vtrn_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b)</code>            | `a -> Vn.2S`<br>`b -> Vm.2S`   | `TRN1 Vd1.2S,Vn.2S,Vm.2S`<br>`TRN2 Vd2.2S,Vn.2S,Vm.2S`       | `Vd1.2S -> result.val[0]`<br>`Vd2.2S -> result.val[1]`   | `v7/A32/A64`              |
| <code>float32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_f32" target="_blank">vtrn_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>      | `a -> Vn.2S`<br>`b -> Vm.2S`   | `TRN1 Vd1.2S,Vn.2S,Vm.2S`<br>`TRN2 Vd2.2S,Vn.2S,Vm.2S`       | `Vd1.2S -> result.val[0]`<br>`Vd2.2S -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_u32" target="_blank">vtrn_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t b)</code>         | `a -> Vn.2S`<br>`b -> Vm.2S`   | `TRN1 Vd1.2S,Vn.2S,Vm.2S`<br>`TRN2 Vd2.2S,Vn.2S,Vm.2S`       | `Vd1.2S -> result.val[0]`<br>`Vd2.2S -> result.val[1]`   | `v7/A32/A64`              |
| <code>mfloat8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_mf8" target="_blank">vtrn_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b)</code>      | `a -> Vn.8B`<br>`b -> Vm.8B`   | `TRN1 Vd1.8B,Vn.8B,Vm.8B`<br>`TRN2 Vd2.8B,Vn.8B,Vm.8B`       | `Vd1.8B -> result.val[0]`<br>`Vd2.8B -> result.val[1]`   | `A64`                     |
| <code>int8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_s8" target="_blank">vtrnq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>            | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN1 Vd1.16B,Vn.16B,Vm.16B`<br>`TRN2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `v7/A32/A64`              |
| <code>int16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_s16" target="_blank">vtrnq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b)</code>          | `a -> Vn.8H`<br>`b -> Vm.8H`   | `TRN1 Vd1.8H,Vn.8H,Vm.8H`<br>`TRN2 Vd2.8H,Vn.8H,Vm.8H`       | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]`   | `v7/A32/A64`              |
| <code>int32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_s32" target="_blank">vtrnq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b)</code>          | `a -> Vn.4S`<br>`b -> Vm.4S`   | `TRN1 Vd1.4S,Vn.4S,Vm.4S`<br>`TRN2 Vd2.4S,Vn.4S,Vm.4S`       | `Vd1.4S -> result.val[0]`<br>`Vd2.4S -> result.val[1]`   | `v7/A32/A64`              |
| <code>float32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_f32" target="_blank">vtrnq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>    | `a -> Vn.4S`<br>`b -> Vm.4S`   | `TRN1 Vd1.4S,Vn.4S,Vm.4S`<br>`TRN2 Vd2.4S,Vn.4S,Vm.4S`       | `Vd1.4S -> result.val[0]`<br>`Vd2.4S -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_u8" target="_blank">vtrnq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN1 Vd1.16B,Vn.16B,Vm.16B`<br>`TRN2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `v7/A32/A64`              |
| <code>uint16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_u16" target="_blank">vtrnq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `TRN1 Vd1.8H,Vn.8H,Vm.8H`<br>`TRN2 Vd2.8H,Vn.8H,Vm.8H`       | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]`   | `v7/A32/A64`              |
| <code>uint32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_u32" target="_blank">vtrnq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>       | `a -> Vn.4S`<br>`b -> Vm.4S`   | `TRN1 Vd1.4S,Vn.4S,Vm.4S`<br>`TRN2 Vd2.4S,Vn.4S,Vm.4S`       | `Vd1.4S -> result.val[0]`<br>`Vd2.4S -> result.val[1]`   | `v7/A32/A64`              |
| <code>poly8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_p8" target="_blank">vtrnq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>         | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN1 Vd1.16B,Vn.16B,Vm.16B`<br>`TRN2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `v7/A32/A64`              |
| <code>poly16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_p16" target="_blank">vtrnq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b)</code>       | `a -> Vn.8H`<br>`b -> Vm.8H`   | `TRN1 Vd1.8H,Vn.8H,Vm.8H`<br>`TRN2 Vd2.8H,Vn.8H,Vm.8H`       | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]`   | `v7/A32/A64`              |
| <code>mfloat8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_mf8" target="_blank">vtrnq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `TRN1 Vd1.16B,Vn.16B,Vm.16B`<br>`TRN2 Vd2.16B,Vn.16B,Vm.16B` | `Vd1.16B -> result.val[0]`<br>`Vd2.16B -> result.val[1]` | `A64`                     |

#### Set vector lane

| Intrinsic                                                                                                                                                                                                                                                                                   | Argument preparation                        | AArch64 Instruction      | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------|--------------------------|--------------------|---------------------------|
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u8" target="_blank">vset_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `0<=lane<=7`<br>`a -> Rn`<br>`v -> Vd.8B`   | `MOV Vd.B[lane],Rn`      | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u16" target="_blank">vset_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=3`<br>`a -> Rn`<br>`v -> Vd.4H`   | `MOV Vd.H[lane],Rn`      | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u32" target="_blank">vset_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=1`<br>`a -> Rn`<br>`v -> Vd.2S`   | `MOV Vd.S[lane],Rn`      | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u64" target="_blank">vset_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `lane==0`<br>`a -> Rn`<br>`v -> Vd.1D`      | `MOV Vd.D[lane],Rn`      | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_p64" target="_blank">vset_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `lane==0`<br>`a -> Rn`<br>`v -> Vd.1D`      | `MOV Vd.D[lane],Rn`      | `Vd.1D -> result`  | `A32/A64`                 |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s8" target="_blank">vset_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                | `0<=lane<=7`<br>`a -> Rn`<br>`v -> Vd.8B`   | `MOV Vd.B[lane],Rn`      | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s16" target="_blank">vset_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `0<=lane<=3`<br>`a -> Rn`<br>`v -> Vd.4H`   | `MOV Vd.H[lane],Rn`      | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s32" target="_blank">vset_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `0<=lane<=1`<br>`a -> Rn`<br>`v -> Vd.2S`   | `MOV Vd.S[lane],Rn`      | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s64" target="_blank">vset_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `lane==0`<br>`a -> Rn`<br>`v -> Vd.1D`      | `MOV Vd.D[lane],Rn`      | `Vd.1D -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_p8" target="_blank">vset_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `0<=lane<=7`<br>`a -> Rn`<br>`v -> Vd.8B`   | `MOV Vd.B[lane],Rn`      | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_p16" target="_blank">vset_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `0<=lane<=3`<br>`a -> Rn`<br>`v -> Vd.4H`   | `MOV Vd.H[lane],Rn`      | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_f16" target="_blank">vset_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `0<=lane<=3`<br>`a -> VnH`<br>`v -> Vd.4H`  | `MOV Vd.H[lane],Vn.H[0]` | `Vd.4H -> result`  | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_f16" target="_blank">vsetq_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `0<=lane<=7`<br>`a -> VnH`<br>`v -> Vd.8H`  | `MOV Vd.H[lane],Vn.H[0]` | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_f32" target="_blank">vset_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `0<=lane<=1`<br>`a -> Rn`<br>`v -> Vd.2S`   | `MOV Vd.S[lane],Rn`      | `Vd.2S -> result`  | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_f64" target="_blank">vset_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `lane==0`<br>`a -> Rn`<br>`v -> Vd.1D`      | `MOV Vd.D[lane],Rn`      | `Vd.1D -> result`  | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_mf8" target="_blank">vset_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `0<=lane<=7`<br>`a -> Rn`<br>`v -> Vd.8B`   | `MOV Vd.B[lane],Rn`      | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u8" target="_blank">vsetq_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `0<=lane<=15`<br>`a -> Rn`<br>`v -> Vd.16B` | `MOV Vd.B[lane],Rn`      | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u16" target="_blank">vsetq_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `0<=lane<=7`<br>`a -> Rn`<br>`v -> Vd.8H`   | `MOV Vd.H[lane],Rn`      | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u32" target="_blank">vsetq_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `0<=lane<=3`<br>`a -> Rn`<br>`v -> Vd.4S`   | `MOV Vd.S[lane],Rn`      | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u64" target="_blank">vsetq_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `0<=lane<=1`<br>`a -> Rn`<br>`v -> Vd.2D`   | `MOV Vd.D[lane],Rn`      | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_p64" target="_blank">vsetq_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `0<=lane<=1`<br>`a -> Rn`<br>`v -> Vd.2D`   | `MOV Vd.D[lane],Rn`      | `Vd.2D -> result`  | `A32/A64`                 |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s8" target="_blank">vsetq_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `0<=lane<=15`<br>`a -> Rn`<br>`v -> Vd.16B` | `MOV Vd.B[lane],Rn`      | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s16" target="_blank">vsetq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `0<=lane<=7`<br>`a -> Rn`<br>`v -> Vd.8H`   | `MOV Vd.H[lane],Rn`      | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s32" target="_blank">vsetq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `0<=lane<=3`<br>`a -> Rn`<br>`v -> Vd.4S`   | `MOV Vd.S[lane],Rn`      | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s64" target="_blank">vsetq_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `0<=lane<=1`<br>`a -> Rn`<br>`v -> Vd.2D`   | `MOV Vd.D[lane],Rn`      | `Vd.2D -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_p8" target="_blank">vsetq_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `0<=lane<=15`<br>`a -> Rn`<br>`v -> Vd.16B` | `MOV Vd.B[lane],Rn`      | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_p16" target="_blank">vsetq_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `0<=lane<=7`<br>`a -> Rn`<br>`v -> Vd.8H`   | `MOV Vd.H[lane],Rn`      | `Vd.8H -> result`  | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_f32" target="_blank">vsetq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `0<=lane<=3`<br>`a -> Rn`<br>`v -> Vd.4S`   | `MOV Vd.S[lane],Rn`      | `Vd.4S -> result`  | `v7/A32/A64`              |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_f64" target="_blank">vsetq_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `0<=lane<=1`<br>`a -> Rn`<br>`v -> Vd.2D`   | `MOV Vd.D[lane],Rn`      | `Vd.2D -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_mf8" target="_blank">vsetq_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `0<=lane<=15`<br>`a -> Rn`<br>`v -> Vd.16B` | `MOV Vd.B[lane],Rn`      | `Vd.16B -> result` | `A64`                     |

#### Unzip elements`

| Intrinsic                                                                                                                                                                                                                            | Argument preparation         | AArch64 Instruction                                    | Result                                                 | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------------------------------------|--------------------------------------------------------|---------------------------|
| <code>uint16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_u16" target="_blank">vuzpq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `UZP1 Vd1.8H,Vn.8H,Vm.8H`<br>`UZP2 Vd2.8H,Vn.8H,Vm.8H` | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]` | `v7/A32/A64`              |

### Load

#### Stride

| Intrinsic                                                                                                                                                                                                                                                                                                  | Argument preparation                                                                                                                        | AArch64 Instruction             | Result                                                                                                              | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|---------------------------------------------------------------------------------------------------------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s8" target="_blank">vld1_s8</a>(int8_t const *ptr)</code>                                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B},[Xn]`              | `Vt.8B -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8" target="_blank">vld1q_s8</a>(int8_t const *ptr)</code>                                                                                                                                              | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B},[Xn]`             | `Vt.16B -> result`                                                                                                  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s16" target="_blank">vld1_s16</a>(int16_t const *ptr)</code>                                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H},[Xn]`              | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16" target="_blank">vld1q_s16</a>(int16_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H},[Xn]`              | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s32" target="_blank">vld1_s32</a>(int32_t const *ptr)</code>                                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S},[Xn]`              | `Vt.2S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32" target="_blank">vld1q_s32</a>(int32_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S},[Xn]`              | `Vt.4S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s64" target="_blank">vld1_s64</a>(int64_t const *ptr)</code>                                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D},[Xn]`              | `Vt.1D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64" target="_blank">vld1q_s64</a>(int64_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D},[Xn]`              | `Vt.2D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u8" target="_blank">vld1_u8</a>(uint8_t const *ptr)</code>                                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B},[Xn]`              | `Vt.8B -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8" target="_blank">vld1q_u8</a>(uint8_t const *ptr)</code>                                                                                                                                            | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B},[Xn]`             | `Vt.16B -> result`                                                                                                  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u16" target="_blank">vld1_u16</a>(uint16_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H},[Xn]`              | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u16" target="_blank">vld1q_u16</a>(uint16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H},[Xn]`              | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u32" target="_blank">vld1_u32</a>(uint32_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S},[Xn]`              | `Vt.2S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u32" target="_blank">vld1q_u32</a>(uint32_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S},[Xn]`              | `Vt.4S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u64" target="_blank">vld1_u64</a>(uint64_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D},[Xn]`              | `Vt.1D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64" target="_blank">vld1q_u64</a>(uint64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D},[Xn]`              | `Vt.2D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p64" target="_blank">vld1_p64</a>(poly64_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D},[Xn]`              | `Vt.1D -> result`                                                                                                   | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p64" target="_blank">vld1q_p64</a>(poly64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D},[Xn]`              | `Vt.2D -> result`                                                                                                   | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f16" target="_blank">vld1_f16</a>(float16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H},[Xn]`              | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f16" target="_blank">vld1q_f16</a>(float16_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H},[Xn]`              | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f32" target="_blank">vld1_f32</a>(float32_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S},[Xn]`              | `Vt.2S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32" target="_blank">vld1q_f32</a>(float32_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S},[Xn]`              | `Vt.4S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p8" target="_blank">vld1_p8</a>(poly8_t const *ptr)</code>                                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B},[Xn]`              | `Vt.8B -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p8" target="_blank">vld1q_p8</a>(poly8_t const *ptr)</code>                                                                                                                                            | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B},[Xn]`             | `Vt.16B -> result`                                                                                                  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p16" target="_blank">vld1_p16</a>(poly16_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H},[Xn]`              | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p16" target="_blank">vld1q_p16</a>(poly16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H},[Xn]`              | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f64" target="_blank">vld1_f64</a>(float64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D},[Xn]`              | `Vt.1D -> result`                                                                                                   | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64" target="_blank">vld1q_f64</a>(float64_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D},[Xn]`              | `Vt.2D -> result`                                                                                                   | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_mf8" target="_blank">vld1_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B},[Xn]`              | `Vt.8B -> result`                                                                                                   | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_mf8" target="_blank">vld1q_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                                      | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B},[Xn]`             | `Vt.16B -> result`                                                                                                  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s8" target="_blank">vld1_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                    | `ptr -> Xn`<br>`src -> Vt.8B`<br>`0 <= lane <= 7`                                                                                           | `LD1 {Vt.b}[lane],[Xn]`         | `Vt.8B -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s8" target="_blank">vld1q_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                | `ptr -> Xn`<br>`src -> Vt.16B`<br>`0 <= lane <= 15`                                                                                         | `LD1 {Vt.b}[lane],[Xn]`         | `Vt.16B -> result`                                                                                                  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s16" target="_blank">vld1_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `ptr -> Xn`<br>`src -> Vt.4H`<br>`0 <= lane <= 3`                                                                                           | `LD1 {Vt.H}[lane],[Xn]`         | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s16" target="_blank">vld1q_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src -> Vt.8H`<br>`0 <= lane <= 7`                                                                                           | `LD1 {Vt.H}[lane],[Xn]`         | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s32" target="_blank">vld1_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `ptr -> Xn`<br>`src -> Vt.2S`<br>`0 <= lane <= 1`                                                                                           | `LD1 {Vt.S}[lane],[Xn]`         | `Vt.2S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s32" target="_blank">vld1q_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src -> Vt.4S`<br>`0 <= lane <= 3`                                                                                           | `LD1 {Vt.S}[lane],[Xn]`         | `Vt.4S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s64" target="_blank">vld1_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `ptr -> Xn`<br>`src -> Vt.1D`<br>`0 <= lane <= 0`                                                                                           | `LD1 {Vt.D}[lane],[Xn]`         | `Vt.1D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s64" target="_blank">vld1q_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src -> Vt.2D`<br>`0 <= lane <= 1`                                                                                           | `LD1 {Vt.D}[lane],[Xn]`         | `Vt.2D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u8" target="_blank">vld1_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `ptr -> Xn`<br>`src -> Vt.8B`<br>`0 <= lane <= 7`                                                                                           | `LD1 {Vt.B}[lane],[Xn]`         | `Vt.8B -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u8" target="_blank">vld1q_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src -> Vt.16B`<br>`0 <= lane <= 15`                                                                                         | `LD1 {Vt.B}[lane],[Xn]`         | `Vt.16B -> result`                                                                                                  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u16" target="_blank">vld1_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `ptr -> Xn`<br>`src -> Vt.4H`<br>`0 <= lane <= 3`                                                                                           | `LD1 {Vt.H}[lane],[Xn]`         | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u16" target="_blank">vld1q_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `ptr -> Xn`<br>`src -> Vt.8H`<br>`0 <= lane <= 7`                                                                                           | `LD1 {Vt.H}[lane],[Xn]`         | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u32" target="_blank">vld1_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `ptr -> Xn`<br>`src -> Vt.2S`<br>`0 <= lane <= 1`                                                                                           | `LD1 {Vt.S}[lane],[Xn]`         | `Vt.2S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u32" target="_blank">vld1q_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `ptr -> Xn`<br>`src -> Vt.4S`<br>`0 <= lane <= 3`                                                                                           | `LD1 {Vt.S}[lane],[Xn]`         | `Vt.4S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u64" target="_blank">vld1_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `ptr -> Xn`<br>`src -> Vt.1D`<br>`0 <= lane <= 0`                                                                                           | `LD1 {Vt.D}[lane],[Xn]`         | `Vt.1D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u64" target="_blank">vld1q_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `ptr -> Xn`<br>`src -> Vt.2D`<br>`0 <= lane <= 1`                                                                                           | `LD1 {Vt.D}[lane],[Xn]`         | `Vt.2D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_p64" target="_blank">vld1_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `ptr -> Xn`<br>`src -> Vt.1D`<br>`0 <= lane <= 0`                                                                                           | `LD1 {Vt.D}[lane],[Xn]`         | `Vt.1D -> result`                                                                                                   | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_p64" target="_blank">vld1q_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `ptr -> Xn`<br>`src -> Vt.2D`<br>`0 <= lane <= 1`                                                                                           | `LD1 {Vt.D}[lane],[Xn]`         | `Vt.2D -> result`                                                                                                   | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_f16" target="_blank">vld1_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src -> Vt.4H`<br>`0 <= lane <= 3`                                                                                           | `LD1 {Vt.H}[lane],[Xn]`         | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_f16" target="_blank">vld1q_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `ptr -> Xn`<br>`src -> Vt.8H`<br>`0 <= lane <= 7`                                                                                           | `LD1 {Vt.H}[lane],[Xn]`         | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_f32" target="_blank">vld1_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src -> Vt.2S`<br>`0 <= lane <= 1`                                                                                           | `LD1 {Vt.S}[lane],[Xn]`         | `Vt.2S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_f32" target="_blank">vld1q_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `ptr -> Xn`<br>`src -> Vt.4S`<br>`0 <= lane <= 3`                                                                                           | `LD1 {Vt.S}[lane],[Xn]`         | `Vt.4S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_p8" target="_blank">vld1_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `ptr -> Xn`<br>`src -> Vt.8B`<br>`0 <= lane <= 7`                                                                                           | `LD1 {Vt.B}[lane],[Xn]`         | `Vt.8B -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_p8" target="_blank">vld1q_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src -> Vt.16B`<br>`0 <= lane <= 15`                                                                                         | `LD1 {Vt.B}[lane],[Xn]`         | `Vt.16B -> result`                                                                                                  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_p16" target="_blank">vld1_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `ptr -> Xn`<br>`src -> Vt.4H`<br>`0 <= lane <= 3`                                                                                           | `LD1 {Vt.H}[lane],[Xn]`         | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_p16" target="_blank">vld1q_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `ptr -> Xn`<br>`src -> Vt.8H`<br>`0 <= lane <= 7`                                                                                           | `LD1 {Vt.H}[lane],[Xn]`         | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_f64" target="_blank">vld1_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src -> Vt.1D`<br>`0 <= lane <= 0`                                                                                           | `LD1 {Vt.D}[lane],[Xn]`         | `Vt.1D -> result`                                                                                                   | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_f64" target="_blank">vld1q_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `ptr -> Xn`<br>`src -> Vt.2D`<br>`0 <= lane <= 1`                                                                                           | `LD1 {Vt.D}[lane],[Xn]`         | `Vt.2D -> result`                                                                                                   | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_mf8" target="_blank">vld1_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src -> Vt.8B`<br>`0 <= lane <= 7`                                                                                           | `LD1 {Vt.b}[lane],[Xn]`         | `Vt.8B -> result`                                                                                                   | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_mf8" target="_blank">vld1q_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src -> Vt.16B`<br>`0 <= lane <= 15`                                                                                         | `LD1 {Vt.b}[lane],[Xn]`         | `Vt.16B -> result`                                                                                                  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1_lane_u64" target="_blank">vldap1_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src -> Vt.1D`<br>`0 <= lane <= 0`                                                                                           | `LDAP1 {Vt.D}[lane],[Xn]`       | `Vt.1D -> result`                                                                                                   | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1q_lane_u64" target="_blank">vldap1q_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src -> Vt.2D`<br>`0 <= lane <= 1`                                                                                           | `LDAP1 {Vt.D}[lane],[Xn]`       | `Vt.2D -> result`                                                                                                   | `A64`                     |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1_lane_s64" target="_blank">vldap1_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `ptr -> Xn`<br>`src -> Vt.1D`<br>`0 <= lane <= 0`                                                                                           | `LDAP1 {Vt.D}[lane],[Xn]`       | `Vt.1D -> result`                                                                                                   | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1q_lane_s64" target="_blank">vldap1q_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src -> Vt.2D`<br>`0 <= lane <= 1`                                                                                           | `LDAP1 {Vt.D}[lane],[Xn]`       | `Vt.2D -> result`                                                                                                   | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1_lane_f64" target="_blank">vldap1_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src -> Vt.1D`<br>`0 <= lane <= 0`                                                                                           | `LDAP1 {Vt.D}[lane],[Xn]`       | `Vt.1D -> result`                                                                                                   | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1q_lane_f64" target="_blank">vldap1q_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src -> Vt.2D`<br>`0 <= lane <= 1`                                                                                           | `LDAP1 {Vt.D}[lane],[Xn]`       | `Vt.2D -> result`                                                                                                   | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1_lane_p64" target="_blank">vldap1_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src -> Vt.1D`<br>`0 <= lane <= 0`                                                                                           | `LDAP1 {Vt.D}[lane],[Xn]`       | `Vt.1D -> result`                                                                                                   | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1q_lane_p64" target="_blank">vldap1q_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src -> Vt.2D`<br>`0 <= lane <= 1`                                                                                           | `LDAP1 {Vt.D}[lane],[Xn]`       | `Vt.2D -> result`                                                                                                   | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s8" target="_blank">vld1_dup_s8</a>(int8_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.8B},[Xn]`             | `Vt.8B -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s8" target="_blank">vld1q_dup_s8</a>(int8_t const *ptr)</code>                                                                                                                                      | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.16B},[Xn]`            | `Vt.16B -> result`                                                                                                  | `v7/A32/A64`              |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s16" target="_blank">vld1_dup_s16</a>(int16_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.4H},[Xn]`             | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s16" target="_blank">vld1q_dup_s16</a>(int16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.8H},[Xn]`             | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s32" target="_blank">vld1_dup_s32</a>(int32_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.2S},[Xn]`             | `Vt.2S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s32" target="_blank">vld1q_dup_s32</a>(int32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.4S},[Xn]`             | `Vt.4S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s64" target="_blank">vld1_dup_s64</a>(int64_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D},[Xn]`              | `Vt.1D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s64" target="_blank">vld1q_dup_s64</a>(int64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.2D},[Xn]`             | `Vt.2D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u8" target="_blank">vld1_dup_u8</a>(uint8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.8B},[Xn]`             | `Vt.8B -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u8" target="_blank">vld1q_dup_u8</a>(uint8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.16B},[Xn]`            | `Vt.16B -> result`                                                                                                  | `v7/A32/A64`              |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u16" target="_blank">vld1_dup_u16</a>(uint16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.4H},[Xn]`             | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u16" target="_blank">vld1q_dup_u16</a>(uint16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.8H},[Xn]`             | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u32" target="_blank">vld1_dup_u32</a>(uint32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.2S},[Xn]`             | `Vt.2S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u32" target="_blank">vld1q_dup_u32</a>(uint32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.4S},[Xn]`             | `Vt.4S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u64" target="_blank">vld1_dup_u64</a>(uint64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D},[Xn]`              | `Vt.1D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u64" target="_blank">vld1q_dup_u64</a>(uint64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.2D},[Xn]`             | `Vt.2D -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_p64" target="_blank">vld1_dup_p64</a>(poly64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D},[Xn]`              | `Vt.1D -> result`                                                                                                   | `A32/A64`                 |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_p64" target="_blank">vld1q_dup_p64</a>(poly64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.2D},[Xn]`             | `Vt.2D -> result`                                                                                                   | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_f16" target="_blank">vld1_dup_f16</a>(float16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.4H},[Xn]`             | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_f16" target="_blank">vld1q_dup_f16</a>(float16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.8H},[Xn]`             | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_f32" target="_blank">vld1_dup_f32</a>(float32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.2S},[Xn]`             | `Vt.2S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_f32" target="_blank">vld1q_dup_f32</a>(float32_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.4S},[Xn]`             | `Vt.4S -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_p8" target="_blank">vld1_dup_p8</a>(poly8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.8B},[Xn]`             | `Vt.8B -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_p8" target="_blank">vld1q_dup_p8</a>(poly8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.16B},[Xn]`            | `Vt.16B -> result`                                                                                                  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_p16" target="_blank">vld1_dup_p16</a>(poly16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.4H},[Xn]`             | `Vt.4H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_p16" target="_blank">vld1q_dup_p16</a>(poly16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.8H},[Xn]`             | `Vt.8H -> result`                                                                                                   | `v7/A32/A64`              |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_f64" target="_blank">vld1_dup_f64</a>(float64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D},[Xn]`              | `Vt.1D -> result`                                                                                                   | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_f64" target="_blank">vld1q_dup_f64</a>(float64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.2D},[Xn]`             | `Vt.2D -> result`                                                                                                   | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_mf8" target="_blank">vld1_dup_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.8B},[Xn]`             | `Vt.8B -> result`                                                                                                   | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_mf8" target="_blank">vld1q_dup_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                                 | `LD1R {Vt.16B},[Xn]`            | `Vt.16B -> result`                                                                                                  | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1_lane_u64" target="_blank">vstl1_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                      | `val -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                                                           | `STL1 {Vt.d}[lane],[Xn]`        |                                                                                                                     | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1q_lane_u64" target="_blank">vstl1q_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                    | `val -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `STL1 {Vt.d}[lane],[Xn]`        |                                                                                                                     | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1_lane_s64" target="_blank">vstl1_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                        | `val -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                                                           | `STL1 {Vt.d}[lane],[Xn]`        |                                                                                                                     | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1q_lane_s64" target="_blank">vstl1q_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                      | `val -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `STL1 {Vt.d}[lane],[Xn]`        |                                                                                                                     | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1_lane_f64" target="_blank">vstl1_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                    | `val -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                                                           | `STL1 {Vt.d}[lane],[Xn]`        |                                                                                                                     | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1q_lane_f64" target="_blank">vstl1q_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                  | `val -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `STL1 {Vt.d}[lane],[Xn]`        |                                                                                                                     | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1_lane_p64" target="_blank">vstl1_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                      | `val -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                                                           | `STL1 {Vt.d}[lane],[Xn]`        |                                                                                                                     | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1q_lane_p64" target="_blank">vstl1q_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                    | `val -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `STL1 {Vt.d}[lane],[Xn]`        |                                                                                                                     | `A64`                     |
| <code>int8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_s8" target="_blank">vld2_s8</a>(int8_t const *ptr)</code>                                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.8B - Vt2.8B},[Xn]`     | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_s8" target="_blank">vld2q_s8</a>(int8_t const *ptr)</code>                                                                                                                                            | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.16B - Vt2.16B},[Xn]`   | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `v7/A32/A64`              |
| <code>int16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_s16" target="_blank">vld2_s16</a>(int16_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.4H - Vt2.4H},[Xn]`     | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_s16" target="_blank">vld2q_s16</a>(int16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.8H - Vt2.8H},[Xn]`     | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_s32" target="_blank">vld2_s32</a>(int32_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.2S - Vt2.2S},[Xn]`     | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_s32" target="_blank">vld2q_s32</a>(int32_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.4S - Vt2.4S},[Xn]`     | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_u8" target="_blank">vld2_u8</a>(uint8_t const *ptr)</code>                                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.8B - Vt2.8B},[Xn]`     | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_u8" target="_blank">vld2q_u8</a>(uint8_t const *ptr)</code>                                                                                                                                          | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.16B - Vt2.16B},[Xn]`   | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `v7/A32/A64`              |
| <code>uint16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_u16" target="_blank">vld2_u16</a>(uint16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.4H - Vt2.4H},[Xn]`     | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_u16" target="_blank">vld2q_u16</a>(uint16_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.8H - Vt2.8H},[Xn]`     | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_u32" target="_blank">vld2_u32</a>(uint32_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.2S - Vt2.2S},[Xn]`     | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_u32" target="_blank">vld2q_u32</a>(uint32_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.4S - Vt2.4S},[Xn]`     | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_f16" target="_blank">vld2_f16</a>(float16_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.4H - Vt2.4H},[Xn]`     | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_f16" target="_blank">vld2q_f16</a>(float16_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.8H - Vt2.8H},[Xn]`     | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_f32" target="_blank">vld2_f32</a>(float32_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.2S - Vt2.2S},[Xn]`     | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_f32" target="_blank">vld2q_f32</a>(float32_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.4S - Vt2.4S},[Xn]`     | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_p8" target="_blank">vld2_p8</a>(poly8_t const *ptr)</code>                                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.8B - Vt2.8B},[Xn]`     | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_p8" target="_blank">vld2q_p8</a>(poly8_t const *ptr)</code>                                                                                                                                          | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.16B - Vt2.16B},[Xn]`   | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `v7/A32/A64`              |
| <code>poly16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_p16" target="_blank">vld2_p16</a>(poly16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.4H - Vt2.4H},[Xn]`     | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_p16" target="_blank">vld2q_p16</a>(poly16_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.8H - Vt2.8H},[Xn]`     | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_s64" target="_blank">vld2_s64</a>(int64_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt2.1D},[Xn]`     | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_u64" target="_blank">vld2_u64</a>(uint64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt2.1D},[Xn]`     | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_p64" target="_blank">vld2_p64</a>(poly64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt2.1D},[Xn]`     | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `A32/A64`                 |
| <code>int64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_s64" target="_blank">vld2q_s64</a>(int64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.2D - Vt2.2D},[Xn]`     | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>uint64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_u64" target="_blank">vld2q_u64</a>(uint64_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.2D - Vt2.2D},[Xn]`     | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>poly64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_p64" target="_blank">vld2q_p64</a>(poly64_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.2D - Vt2.2D},[Xn]`     | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>float64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_f64" target="_blank">vld2_f64</a>(float64_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt2.1D},[Xn]`     | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `A64`                     |
| <code>float64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_f64" target="_blank">vld2q_f64</a>(float64_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.2D - Vt2.2D},[Xn]`     | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>mfloat8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_mf8" target="_blank">vld2_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.8B - Vt2.8B},[Xn]`     | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `A64`                     |
| <code>mfloat8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_mf8" target="_blank">vld2q_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD2 {Vt.16B - Vt2.16B},[Xn]`   | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `A64`                     |
| <code>int8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_s8" target="_blank">vld3_s8</a>(int8_t const *ptr)</code>                                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.8B - Vt3.8B},[Xn]`     | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_s8" target="_blank">vld3q_s8</a>(int8_t const *ptr)</code>                                                                                                                                            | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.16B - Vt3.16B},[Xn]`   | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `v7/A32/A64`              |
| <code>int16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_s16" target="_blank">vld3_s16</a>(int16_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.4H - Vt3.4H},[Xn]`     | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_s16" target="_blank">vld3q_s16</a>(int16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.8H - Vt3.8H},[Xn]`     | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_s32" target="_blank">vld3_s32</a>(int32_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.2S - Vt3.2S},[Xn]`     | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_s32" target="_blank">vld3q_s32</a>(int32_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.4S - Vt3.4S},[Xn]`     | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_u8" target="_blank">vld3_u8</a>(uint8_t const *ptr)</code>                                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.8B - Vt3.8B},[Xn]`     | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_u8" target="_blank">vld3q_u8</a>(uint8_t const *ptr)</code>                                                                                                                                          | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.16B - Vt3.16B},[Xn]`   | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `v7/A32/A64`              |
| <code>uint16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_u16" target="_blank">vld3_u16</a>(uint16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.4H - Vt3.4H},[Xn]`     | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_u16" target="_blank">vld3q_u16</a>(uint16_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.8H - Vt3.8H},[Xn]`     | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_u32" target="_blank">vld3_u32</a>(uint32_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.2S - Vt3.2S},[Xn]`     | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_u32" target="_blank">vld3q_u32</a>(uint32_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.4S - Vt3.4S},[Xn]`     | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_f16" target="_blank">vld3_f16</a>(float16_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.4H - Vt3.4H},[Xn]`     | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_f16" target="_blank">vld3q_f16</a>(float16_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.8H - Vt3.8H},[Xn]`     | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_f32" target="_blank">vld3_f32</a>(float32_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.2S - Vt3.2S},[Xn]`     | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_f32" target="_blank">vld3q_f32</a>(float32_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.4S - Vt3.4S},[Xn]`     | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_p8" target="_blank">vld3_p8</a>(poly8_t const *ptr)</code>                                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.8B - Vt3.8B},[Xn]`     | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_p8" target="_blank">vld3q_p8</a>(poly8_t const *ptr)</code>                                                                                                                                          | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.16B - Vt3.16B},[Xn]`   | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `v7/A32/A64`              |
| <code>poly16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_p16" target="_blank">vld3_p16</a>(poly16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.4H - Vt3.4H},[Xn]`     | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_p16" target="_blank">vld3q_p16</a>(poly16_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.8H - Vt3.8H},[Xn]`     | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_s64" target="_blank">vld3_s64</a>(int64_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt3.1D},[Xn]`     | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_u64" target="_blank">vld3_u64</a>(uint64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt3.1D},[Xn]`     | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_p64" target="_blank">vld3_p64</a>(poly64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt3.1D},[Xn]`     | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `A32/A64`                 |
| <code>int64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_s64" target="_blank">vld3q_s64</a>(int64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.2D - Vt3.2D},[Xn]`     | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>uint64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_u64" target="_blank">vld3q_u64</a>(uint64_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.2D - Vt3.2D},[Xn]`     | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>poly64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_p64" target="_blank">vld3q_p64</a>(poly64_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.2D - Vt3.2D},[Xn]`     | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>float64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_f64" target="_blank">vld3_f64</a>(float64_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt3.1D},[Xn]`     | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `A64`                     |
| <code>float64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_f64" target="_blank">vld3q_f64</a>(float64_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.2D - Vt3.2D},[Xn]`     | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>mfloat8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_mf8" target="_blank">vld3_mf8</a>(int8_t const *ptr)</code>                                                                                                                                          | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.8B - Vt3.8B},[Xn]`     | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `A64`                     |
| <code>mfloat8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_mf8" target="_blank">vld3q_mf8</a>(int8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD3 {Vt.16B - Vt3.16B},[Xn]`   | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `A64`                     |
| <code>int8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_s8" target="_blank">vld4_s8</a>(int8_t const *ptr)</code>                                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.8B - Vt4.8B},[Xn]`     | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>int8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_s8" target="_blank">vld4q_s8</a>(int8_t const *ptr)</code>                                                                                                                                            | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.16B - Vt4.16B},[Xn]`   | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `v7/A32/A64`              |
| <code>int16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_s16" target="_blank">vld4_s16</a>(int16_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.4H - Vt4.4H},[Xn]`     | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_s16" target="_blank">vld4q_s16</a>(int16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.8H - Vt4.8H},[Xn]`     | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_s32" target="_blank">vld4_s32</a>(int32_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.2S - Vt4.2S},[Xn]`     | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>int32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_s32" target="_blank">vld4q_s32</a>(int32_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.4S - Vt4.4S},[Xn]`     | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_u8" target="_blank">vld4_u8</a>(uint8_t const *ptr)</code>                                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.8B - Vt4.8B},[Xn]`     | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_u8" target="_blank">vld4q_u8</a>(uint8_t const *ptr)</code>                                                                                                                                          | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.16B - Vt4.16B},[Xn]`   | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `v7/A32/A64`              |
| <code>uint16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_u16" target="_blank">vld4_u16</a>(uint16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.4H - Vt4.4H},[Xn]`     | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_u16" target="_blank">vld4q_u16</a>(uint16_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.8H - Vt4.8H},[Xn]`     | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_u32" target="_blank">vld4_u32</a>(uint32_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.2S - Vt4.2S},[Xn]`     | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_u32" target="_blank">vld4q_u32</a>(uint32_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.4S - Vt4.4S},[Xn]`     | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>float16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_f16" target="_blank">vld4_f16</a>(float16_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.4H - Vt4.4H},[Xn]`     | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>float16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_f16" target="_blank">vld4q_f16</a>(float16_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.8H - Vt4.8H},[Xn]`     | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>float32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_f32" target="_blank">vld4_f32</a>(float32_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.2S - Vt4.2S},[Xn]`     | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>float32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_f32" target="_blank">vld4q_f32</a>(float32_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.4S - Vt4.4S},[Xn]`     | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_p8" target="_blank">vld4_p8</a>(poly8_t const *ptr)</code>                                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.8B - Vt4.8B},[Xn]`     | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_p8" target="_blank">vld4q_p8</a>(poly8_t const *ptr)</code>                                                                                                                                          | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.16B - Vt4.16B},[Xn]`   | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `v7/A32/A64`              |
| <code>poly16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_p16" target="_blank">vld4_p16</a>(poly16_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.4H - Vt4.4H},[Xn]`     | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_p16" target="_blank">vld4q_p16</a>(poly16_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.8H - Vt4.8H},[Xn]`     | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_s64" target="_blank">vld4_s64</a>(int64_t const *ptr)</code>                                                                                                                                           | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt4.1D},[Xn]`     | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_u64" target="_blank">vld4_u64</a>(uint64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt4.1D},[Xn]`     | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_p64" target="_blank">vld4_p64</a>(poly64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt4.1D},[Xn]`     | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `A32/A64`                 |
| <code>int64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_s64" target="_blank">vld4q_s64</a>(int64_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.2D - Vt4.2D},[Xn]`     | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>uint64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_u64" target="_blank">vld4q_u64</a>(uint64_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.2D - Vt4.2D},[Xn]`     | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>poly64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_p64" target="_blank">vld4q_p64</a>(poly64_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.2D - Vt4.2D},[Xn]`     | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>float64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_f64" target="_blank">vld4_f64</a>(float64_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt4.1D},[Xn]`     | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `A64`                     |
| <code>float64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_f64" target="_blank">vld4q_f64</a>(float64_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.2D - Vt4.2D},[Xn]`     | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>mfloat8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_mf8" target="_blank">vld4_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.8B - Vt4.8B},[Xn]`     | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `A64`                     |
| <code>mfloat8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_mf8" target="_blank">vld4q_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD4 {Vt.16B - Vt4.16B},[Xn]`   | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `A64`                     |
| <code>int8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_s8" target="_blank">vld2_dup_s8</a>(int8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.8B - Vt2.8B},[Xn]`    | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_s8" target="_blank">vld2q_dup_s8</a>(int8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.16B - Vt2.16B},[Xn]`  | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `v7/A32/A64`              |
| <code>int16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_s16" target="_blank">vld2_dup_s16</a>(int16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.4H - Vt2.4H},[Xn]`    | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_s16" target="_blank">vld2q_dup_s16</a>(int16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.8H - Vt2.8H},[Xn]`    | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_s32" target="_blank">vld2_dup_s32</a>(int32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.2S - Vt2.2S},[Xn]`    | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_s32" target="_blank">vld2q_dup_s32</a>(int32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.4S - Vt2.4S},[Xn]`    | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_u8" target="_blank">vld2_dup_u8</a>(uint8_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.8B - Vt2.8B},[Xn]`    | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_u8" target="_blank">vld2q_dup_u8</a>(uint8_t const *ptr)</code>                                                                                                                                  | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.16B - Vt2.16B},[Xn]`  | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `v7/A32/A64`              |
| <code>uint16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_u16" target="_blank">vld2_dup_u16</a>(uint16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.4H - Vt2.4H},[Xn]`    | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_u16" target="_blank">vld2q_dup_u16</a>(uint16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.8H - Vt2.8H},[Xn]`    | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_u32" target="_blank">vld2_dup_u32</a>(uint32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.2S - Vt2.2S},[Xn]`    | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_u32" target="_blank">vld2q_dup_u32</a>(uint32_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.4S - Vt2.4S},[Xn]`    | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_f16" target="_blank">vld2_dup_f16</a>(float16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.4H - Vt2.4H},[Xn]`    | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_f16" target="_blank">vld2q_dup_f16</a>(float16_t const *ptr)</code>                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.8H - Vt2.8H},[Xn]`    | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_f32" target="_blank">vld2_dup_f32</a>(float32_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.2S - Vt2.2S},[Xn]`    | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_f32" target="_blank">vld2q_dup_f32</a>(float32_t const *ptr)</code>                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.4S - Vt2.4S},[Xn]`    | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_p8" target="_blank">vld2_dup_p8</a>(poly8_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.8B - Vt2.8B},[Xn]`    | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_p8" target="_blank">vld2q_dup_p8</a>(poly8_t const *ptr)</code>                                                                                                                                  | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.16B - Vt2.16B},[Xn]`  | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `v7/A32/A64`              |
| <code>poly16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_p16" target="_blank">vld2_dup_p16</a>(poly16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.4H - Vt2.4H},[Xn]`    | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_p16" target="_blank">vld2q_dup_p16</a>(poly16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.8H - Vt2.8H},[Xn]`    | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_s64" target="_blank">vld2_dup_s64</a>(int64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.1D - Vt2.1D},[Xn]`    | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_u64" target="_blank">vld2_dup_u64</a>(uint64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.1D - Vt2.1D},[Xn]`    | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_p64" target="_blank">vld2_dup_p64</a>(poly64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.1D - Vt2.1D},[Xn]`    | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `A32/A64`                 |
| <code>int64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_s64" target="_blank">vld2q_dup_s64</a>(int64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.2D - Vt2.2D},[Xn]`    | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>uint64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_u64" target="_blank">vld2q_dup_u64</a>(uint64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.2D - Vt2.2D},[Xn]`    | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>poly64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_p64" target="_blank">vld2q_dup_p64</a>(poly64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.2D - Vt2.2D},[Xn]`    | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>float64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_f64" target="_blank">vld2_dup_f64</a>(float64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.1D - Vt2.1D},[Xn]`    | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `A64`                     |
| <code>float64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_f64" target="_blank">vld2q_dup_f64</a>(float64_t const *ptr)</code>                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.2D - Vt2.2D},[Xn]`    | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>mfloat8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_mf8" target="_blank">vld2_dup_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.8B - Vt2.8B},[Xn]`    | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `A64`                     |
| <code>mfloat8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_mf8" target="_blank">vld2q_dup_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                            | `ptr -> Xn`                                                                                                                                 | `LD2R {Vt.16B - Vt2.16B},[Xn]`  | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `A64`                     |
| <code>int8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_s8" target="_blank">vld3_dup_s8</a>(int8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.8B - Vt3.8B},[Xn]`    | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_s8" target="_blank">vld3q_dup_s8</a>(int8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.16B - Vt3.16B},[Xn]`  | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `v7/A32/A64`              |
| <code>int16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_s16" target="_blank">vld3_dup_s16</a>(int16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.4H - Vt3.4H},[Xn]`    | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_s16" target="_blank">vld3q_dup_s16</a>(int16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.8H - Vt3.8H},[Xn]`    | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_s32" target="_blank">vld3_dup_s32</a>(int32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.2S - Vt3.2S},[Xn]`    | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_s32" target="_blank">vld3q_dup_s32</a>(int32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.4S - Vt3.4S},[Xn]`    | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_u8" target="_blank">vld3_dup_u8</a>(uint8_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.8B - Vt3.8B},[Xn]`    | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_u8" target="_blank">vld3q_dup_u8</a>(uint8_t const *ptr)</code>                                                                                                                                  | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.16B - Vt3.16B},[Xn]`  | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `v7/A32/A64`              |
| <code>uint16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_u16" target="_blank">vld3_dup_u16</a>(uint16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.4H - Vt3.4H},[Xn]`    | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_u16" target="_blank">vld3q_dup_u16</a>(uint16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.8H - Vt3.8H},[Xn]`    | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_u32" target="_blank">vld3_dup_u32</a>(uint32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.2S - Vt3.2S},[Xn]`    | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_u32" target="_blank">vld3q_dup_u32</a>(uint32_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.4S - Vt3.4S},[Xn]`    | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_f16" target="_blank">vld3_dup_f16</a>(float16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.4H - Vt3.4H},[Xn]`    | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_f16" target="_blank">vld3q_dup_f16</a>(float16_t const *ptr)</code>                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.8H - Vt3.8H},[Xn]`    | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_f32" target="_blank">vld3_dup_f32</a>(float32_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.2S - Vt3.2S},[Xn]`    | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_f32" target="_blank">vld3q_dup_f32</a>(float32_t const *ptr)</code>                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.4S - Vt3.4S},[Xn]`    | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_p8" target="_blank">vld3_dup_p8</a>(poly8_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.8B - Vt3.8B},[Xn]`    | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_p8" target="_blank">vld3q_dup_p8</a>(poly8_t const *ptr)</code>                                                                                                                                  | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.16B - Vt3.16B},[Xn]`  | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `v7/A32/A64`              |
| <code>poly16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_p16" target="_blank">vld3_dup_p16</a>(poly16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.4H - Vt3.4H},[Xn]`    | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_p16" target="_blank">vld3q_dup_p16</a>(poly16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.8H - Vt3.8H},[Xn]`    | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_s64" target="_blank">vld3_dup_s64</a>(int64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.1D - Vt3.1D},[Xn]`    | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_u64" target="_blank">vld3_dup_u64</a>(uint64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.1D - Vt3.1D},[Xn]`    | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_p64" target="_blank">vld3_dup_p64</a>(poly64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.1D - Vt3.1D},[Xn]`    | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `A32/A64`                 |
| <code>int64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_s64" target="_blank">vld3q_dup_s64</a>(int64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.2D - Vt3.2D},[Xn]`    | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>uint64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_u64" target="_blank">vld3q_dup_u64</a>(uint64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.2D - Vt3.2D},[Xn]`    | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>poly64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_p64" target="_blank">vld3q_dup_p64</a>(poly64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.2D - Vt3.2D},[Xn]`    | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>float64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_f64" target="_blank">vld3_dup_f64</a>(float64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.1D - Vt3.1D},[Xn]`    | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `A64`                     |
| <code>float64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_f64" target="_blank">vld3q_dup_f64</a>(float64_t const *ptr)</code>                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.2D - Vt3.2D},[Xn]`    | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>mfloat8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_mf8" target="_blank">vld3_dup_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.8B - Vt3.8B},[Xn]`    | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `A64`                     |
| <code>mfloat8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_mf8" target="_blank">vld3q_dup_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                            | `ptr -> Xn`                                                                                                                                 | `LD3R {Vt.16B - Vt3.16B},[Xn]`  | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `A64`                     |
| <code>int8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_s8" target="_blank">vld4_dup_s8</a>(int8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.8B - Vt4.8B},[Xn]`    | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>int8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_s8" target="_blank">vld4q_dup_s8</a>(int8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.16B - Vt4.16B},[Xn]`  | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `v7/A32/A64`              |
| <code>int16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_s16" target="_blank">vld4_dup_s16</a>(int16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.4H - Vt4.4H},[Xn]`    | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_s16" target="_blank">vld4q_dup_s16</a>(int16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.8H - Vt4.8H},[Xn]`    | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_s32" target="_blank">vld4_dup_s32</a>(int32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.2S - Vt4.2S},[Xn]`    | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>int32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_s32" target="_blank">vld4q_dup_s32</a>(int32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.4S - Vt4.4S},[Xn]`    | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_u8" target="_blank">vld4_dup_u8</a>(uint8_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.8B - Vt4.8B},[Xn]`    | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_u8" target="_blank">vld4q_dup_u8</a>(uint8_t const *ptr)</code>                                                                                                                                  | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.16B - Vt4.16B},[Xn]`  | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `v7/A32/A64`              |
| <code>uint16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_u16" target="_blank">vld4_dup_u16</a>(uint16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.4H - Vt4.4H},[Xn]`    | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_u16" target="_blank">vld4q_dup_u16</a>(uint16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.8H - Vt4.8H},[Xn]`    | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_u32" target="_blank">vld4_dup_u32</a>(uint32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.2S - Vt4.2S},[Xn]`    | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_u32" target="_blank">vld4q_dup_u32</a>(uint32_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.4S - Vt4.4S},[Xn]`    | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>float16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_f16" target="_blank">vld4_dup_f16</a>(float16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.4H - Vt4.4H},[Xn]`    | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>float16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_f16" target="_blank">vld4q_dup_f16</a>(float16_t const *ptr)</code>                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.8H - Vt4.8H},[Xn]`    | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>float32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_f32" target="_blank">vld4_dup_f32</a>(float32_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.2S - Vt4.2S},[Xn]`    | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>float32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_f32" target="_blank">vld4q_dup_f32</a>(float32_t const *ptr)</code>                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.4S - Vt4.4S},[Xn]`    | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_p8" target="_blank">vld4_dup_p8</a>(poly8_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.8B - Vt4.8B},[Xn]`    | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_p8" target="_blank">vld4q_dup_p8</a>(poly8_t const *ptr)</code>                                                                                                                                  | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.16B - Vt4.16B},[Xn]`  | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `v7/A32/A64`              |
| <code>poly16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_p16" target="_blank">vld4_dup_p16</a>(poly16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.4H - Vt4.4H},[Xn]`    | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_p16" target="_blank">vld4q_dup_p16</a>(poly16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.8H - Vt4.8H},[Xn]`    | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_s64" target="_blank">vld4_dup_s64</a>(int64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.1D - Vt4.1D},[Xn]`    | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_u64" target="_blank">vld4_dup_u64</a>(uint64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.1D - Vt4.1D},[Xn]`    | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_p64" target="_blank">vld4_dup_p64</a>(poly64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.1D - Vt4.1D},[Xn]`    | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `A32/A64`                 |
| <code>int64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_s64" target="_blank">vld4q_dup_s64</a>(int64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.2D - Vt4.2D},[Xn]`    | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>uint64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_u64" target="_blank">vld4q_dup_u64</a>(uint64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.2D - Vt4.2D},[Xn]`    | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>poly64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_p64" target="_blank">vld4q_dup_p64</a>(poly64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.2D - Vt4.2D},[Xn]`    | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>float64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_f64" target="_blank">vld4_dup_f64</a>(float64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.1D - Vt4.1D},[Xn]`    | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `A64`                     |
| <code>float64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_f64" target="_blank">vld4q_dup_f64</a>(float64_t const *ptr)</code>                                                                                                                             | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.2D - Vt4.2D},[Xn]`    | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>mfloat8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_mf8" target="_blank">vld4_dup_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.8B - Vt4.8B},[Xn]`    | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `A64`                     |
| <code>mfloat8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_mf8" target="_blank">vld4q_dup_mf8</a>(mfloat8_t const *ptr)</code>                                                                                                                            | `ptr -> Xn`                                                                                                                                 | `LD4R {Vt.16B - Vt4.16B},[Xn]`  | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `A64`                     |
| <code>int16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_s16" target="_blank">vld2_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `ptr -> Xn`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`                                                          | `LD2 {Vt.h - Vt2.h}[lane],[Xn]` | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_s16" target="_blank">vld2q_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`                                                          | `LD2 {Vt.h - Vt2.h}[lane],[Xn]` | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_s32" target="_blank">vld2_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `ptr -> Xn`<br>`src.val[1] -> Vt2.2S`<br>`src.val[0] -> Vt.2S`<br>`0 <= lane <= 1`                                                          | `LD2 {Vt.s - Vt2.s}[lane],[Xn]` | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_s32" target="_blank">vld2q_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[1] -> Vt2.4S`<br>`src.val[0] -> Vt.4S`<br>`0 <= lane <= 3`                                                          | `LD2 {Vt.s - Vt2.s}[lane],[Xn]` | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_u16" target="_blank">vld2_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`                                                          | `LD2 {Vt.h - Vt2.h}[lane],[Xn]` | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_u16" target="_blank">vld2q_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`                                                          | `LD2 {Vt.h - Vt2.h}[lane],[Xn]` | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_u32" target="_blank">vld2_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[1] -> Vt2.2S`<br>`src.val[0] -> Vt.2S`<br>`0 <= lane <= 1`                                                          | `LD2 {Vt.s - Vt2.s}[lane],[Xn]` | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_u32" target="_blank">vld2q_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[1] -> Vt2.4S`<br>`src.val[0] -> Vt.4S`<br>`0 <= lane <= 3`                                                          | `LD2 {Vt.s - Vt2.s}[lane],[Xn]` | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_f16" target="_blank">vld2_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`                                                          | `LD2 {Vt.h - Vt2.h}[lane],[Xn]` | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_f16" target="_blank">vld2q_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`                                                          | `LD2 {Vt.h - Vt2.h}[lane],[Xn]` | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_f32" target="_blank">vld2_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[1] -> Vt2.2S`<br>`src.val[0] -> Vt.2S`<br>`0 <= lane <= 1`                                                          | `LD2 {Vt.s - Vt2.s}[lane],[Xn]` | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_f32" target="_blank">vld2q_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[1] -> Vt2.4S`<br>`src.val[0] -> Vt.4S`<br>`0 <= lane <= 3`                                                          | `LD2 {Vt.s - Vt2.s}[lane],[Xn]` | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_p16" target="_blank">vld2_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`                                                          | `LD2 {Vt.h - Vt2.h}[lane],[Xn]` | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_p16" target="_blank">vld2q_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`                                                          | `LD2 {Vt.h - Vt2.h}[lane],[Xn]` | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_s8" target="_blank">vld2_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                | `ptr -> Xn`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`                                                          | `LD2 {Vt.b - Vt2.b}[lane],[Xn]` | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_u8" target="_blank">vld2_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`                                                          | `LD2 {Vt.b - Vt2.b}[lane],[Xn]` | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_p8" target="_blank">vld2_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`                                                          | `LD2 {Vt.b - Vt2.b}[lane],[Xn]` | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_s8" target="_blank">vld2q_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `ptr -> Xn`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15`                                                       | `LD2 {Vt.b - Vt2.b}[lane],[Xn]` | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `A64`                     |
| <code>uint8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_u8" target="_blank">vld2q_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15`                                                       | `LD2 {Vt.b - Vt2.b}[lane],[Xn]` | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `A64`                     |
| <code>poly8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_p8" target="_blank">vld2q_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15`                                                       | `LD2 {Vt.b - Vt2.b}[lane],[Xn]` | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `A64`                     |
| <code>int64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_s64" target="_blank">vld2_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `ptr -> Xn`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`                                                          | `LD2 {Vt.d - Vt2.d}[lane],[Xn]` | `ptr -> Xn`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                | `A64`                     |
| <code>int64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_s64" target="_blank">vld2q_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`                                                          | `LD2 {Vt.d - Vt2.d}[lane],[Xn]` | `ptr -> Xn`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                | `A64`                     |
| <code>uint64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_u64" target="_blank">vld2_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`                                                          | `LD2 {Vt.d - Vt2.d}[lane],[Xn]` | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `A64`                     |
| <code>uint64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_u64" target="_blank">vld2q_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`                                                          | `LD2 {Vt.d - Vt2.d}[lane],[Xn]` | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>poly64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_p64" target="_blank">vld2_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`                                                          | `LD2 {Vt.d - Vt2.d}[lane],[Xn]` | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `A64`                     |
| <code>poly64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_p64" target="_blank">vld2q_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`                                                          | `LD2 {Vt.d - Vt2.d}[lane],[Xn]` | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>float64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_f64" target="_blank">vld2_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`                                                          | `LD2 {Vt.d - Vt2.d}[lane],[Xn]` | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `A64`                     |
| <code>float64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_f64" target="_blank">vld2q_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`                                                          | `LD2 {Vt.d - Vt2.d}[lane],[Xn]` | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>mfloat8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_mf8" target="_blank">vld2_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`                                                          | `LD2 {Vt.b - Vt2.b}[lane],[Xn]` | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `A64`                     |
| <code>mfloat8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_mf8" target="_blank">vld2q_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `ptr -> Xn`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15`                                                       | `LD2 {Vt.b - Vt2.b}[lane],[Xn]` | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `A64`                     |
| <code>int16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_s16" target="_blank">vld3_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `ptr -> Xn`<br>`src.val[2] -> Vt3.4H`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`                                | `LD3 {Vt.h - Vt3.h}[lane],[Xn]` | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_s16" target="_blank">vld3q_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[2] -> Vt3.8H`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`                                | `LD3 {Vt.h - Vt3.h}[lane],[Xn]` | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_s32" target="_blank">vld3_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `ptr -> Xn`<br>`src.val[2] -> Vt3.2S`<br>`src.val[1] -> Vt2.2S`<br>`src.val[0] -> Vt.2S`<br>`0 <= lane <= 1`                                | `LD3 {Vt.s - Vt3.s}[lane],[Xn]` | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_s32" target="_blank">vld3q_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[2] -> Vt3.4S`<br>`src.val[1] -> Vt2.4S`<br>`src.val[0] -> Vt.4S`<br>`0 <= lane <= 3`                                | `LD3 {Vt.s - Vt3.s}[lane],[Xn]` | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_u16" target="_blank">vld3_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[2] -> Vt3.4H`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`                                | `LD3 {Vt.h - Vt3.h}[lane],[Xn]` | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_u16" target="_blank">vld3q_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[2] -> Vt3.8H`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`                                | `LD3 {Vt.h - Vt3.h}[lane],[Xn]` | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_u32" target="_blank">vld3_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[2] -> Vt3.2S`<br>`src.val[1] -> Vt2.2S`<br>`src.val[0] -> Vt.2S`<br>`0 <= lane <= 1`                                | `LD3 {Vt.s - Vt3.s}[lane],[Xn]` | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_u32" target="_blank">vld3q_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[2] -> Vt3.4S`<br>`src.val[1] -> Vt2.4S`<br>`src.val[0] -> Vt.4S`<br>`0 <= lane <= 3`                                | `LD3 {Vt.s - Vt3.s}[lane],[Xn]` | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_f16" target="_blank">vld3_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[2] -> Vt3.4H`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`                                | `LD3 {Vt.h - Vt3.h}[lane],[Xn]` | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_f16" target="_blank">vld3q_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[2] -> Vt3.8H`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`                                | `LD3 {Vt.h - Vt3.h}[lane],[Xn]` | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_f32" target="_blank">vld3_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[2] -> Vt3.2S`<br>`src.val[1] -> Vt2.2S`<br>`src.val[0] -> Vt.2S`<br>`0 <= lane <= 1`                                | `LD3 {Vt.s - Vt3.s}[lane],[Xn]` | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_f32" target="_blank">vld3q_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[2] -> Vt3.4S`<br>`src.val[1] -> Vt2.4S`<br>`src.val[0] -> Vt.4S`<br>`0 <= lane <= 3`                                | `LD3 {Vt.s - Vt3.s}[lane],[Xn]` | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_p16" target="_blank">vld3_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[2] -> Vt3.4H`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`                                | `LD3 {Vt.h - Vt3.h}[lane],[Xn]` | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_p16" target="_blank">vld3q_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[2] -> Vt3.8H`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`                                | `LD3 {Vt.h - Vt3.h}[lane],[Xn]` | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_s8" target="_blank">vld3_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                | `ptr -> Xn`<br>`src.val[2] -> Vt3.8B`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`                                | `LD3 {Vt.b - Vt3.b}[lane],[Xn]` | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_u8" target="_blank">vld3_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src.val[2] -> Vt3.8B`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`                                | `LD3 {Vt.b - Vt3.b}[lane],[Xn]` | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_p8" target="_blank">vld3_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src.val[2] -> Vt3.8B`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`                                | `LD3 {Vt.b - Vt3.b}[lane],[Xn]` | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_s8" target="_blank">vld3q_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `ptr -> Xn`<br>`src.val[2] -> Vt3.16B`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15`                            | `LD3 {Vt.b - Vt3.b}[lane],[Xn]` | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `A64`                     |
| <code>uint8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_u8" target="_blank">vld3q_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[2] -> Vt3.16B`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15`                            | `LD3 {Vt.b - Vt3.b}[lane],[Xn]` | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `A64`                     |
| <code>poly8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_p8" target="_blank">vld3q_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[2] -> Vt3.16B`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15`                            | `LD3 {Vt.b - Vt3.b}[lane],[Xn]` | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `A64`                     |
| <code>int64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_s64" target="_blank">vld3_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `ptr -> Xn`<br>`src.val[2] -> Vt3.1D`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`                                | `LD3 {Vt.d - Vt3.d}[lane],[Xn]` | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `A64`                     |
| <code>int64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_s64" target="_blank">vld3q_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[2] -> Vt3.2D`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`                                | `LD3 {Vt.d - Vt3.d}[lane],[Xn]` | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>uint64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_u64" target="_blank">vld3_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[2] -> Vt3.1D`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`                                | `LD3 {Vt.d - Vt3.d}[lane],[Xn]` | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `A64`                     |
| <code>uint64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_u64" target="_blank">vld3q_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[2] -> Vt3.2D`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`                                | `LD3 {Vt.d - Vt3.d}[lane],[Xn]` | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>poly64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_p64" target="_blank">vld3_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[2] -> Vt3.1D`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`                                | `LD3 {Vt.d - Vt3.d}[lane],[Xn]` | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `A64`                     |
| <code>poly64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_p64" target="_blank">vld3q_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[2] -> Vt3.2D`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`                                | `LD3 {Vt.d - Vt3.d}[lane],[Xn]` | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>float64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_f64" target="_blank">vld3_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[2] -> Vt3.1D`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`                                | `LD3 {Vt.d - Vt3.d}[lane],[Xn]` | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `A64`                     |
| <code>float64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_f64" target="_blank">vld3q_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[2] -> Vt3.2D`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`                                | `LD3 {Vt.d - Vt3.d}[lane],[Xn]` | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>mfloat8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_mf8" target="_blank">vld3_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[2] -> Vt3.8B`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`                                | `LD3 {Vt.b - Vt3.b}[lane],[Xn]` | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `A64`                     |
| <code>mfloat8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_mf8" target="_blank">vld3q_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `ptr -> Xn`<br>`src.val[2] -> Vt3.16B`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15`                            | `LD3 {Vt.b - Vt3.b}[lane],[Xn]` | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `A64`                     |
| <code>int16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_s16" target="_blank">vld4_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `ptr -> Xn`<br>`src.val[3] -> Vt4.4H`<br>`src.val[2] -> Vt3.4H`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`      | `LD4 {Vt.h - Vt4.h}[lane],[Xn]` | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_s16" target="_blank">vld4q_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[3] -> Vt4.8H`<br>`src.val[2] -> Vt3.8H`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`      | `LD4 {Vt.h - Vt4.h}[lane],[Xn]` | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_s32" target="_blank">vld4_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `ptr -> Xn`<br>`src.val[3] -> Vt4.2S`<br>`src.val[2] -> Vt3.2S`<br>`src.val[1] -> Vt2.2S`<br>`src.val[0] -> Vt.2S`<br>`0 <= lane <= 1`      | `LD4 {Vt.s - Vt4.s}[lane],[Xn]` | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>int32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_s32" target="_blank">vld4q_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[3] -> Vt4.4S`<br>`src.val[2] -> Vt3.4S`<br>`src.val[1] -> Vt2.4S`<br>`src.val[0] -> Vt.4S`<br>`0 <= lane <= 3`      | `LD4 {Vt.s - Vt4.s}[lane],[Xn]` | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_u16" target="_blank">vld4_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[3] -> Vt4.4H`<br>`src.val[2] -> Vt3.4H`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`      | `LD4 {Vt.h - Vt4.h}[lane],[Xn]` | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_u16" target="_blank">vld4q_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[3] -> Vt4.8H`<br>`src.val[2] -> Vt3.8H`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`      | `LD4 {Vt.h - Vt4.h}[lane],[Xn]` | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_u32" target="_blank">vld4_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[3] -> Vt4.2S`<br>`src.val[2] -> Vt3.2S`<br>`src.val[1] -> Vt2.2S`<br>`src.val[0] -> Vt.2S`<br>`0 <= lane <= 1`      | `LD4 {Vt.s - Vt4.s}[lane],[Xn]` | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_u32" target="_blank">vld4q_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[3] -> Vt4.4S`<br>`src.val[2] -> Vt3.4S`<br>`src.val[1] -> Vt2.4S`<br>`src.val[0] -> Vt.4S`<br>`0 <= lane <= 3`      | `LD4 {Vt.s - Vt4.s}[lane],[Xn]` | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>float16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_f16" target="_blank">vld4_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[3] -> Vt4.4H`<br>`src.val[2] -> Vt3.4H`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`      | `LD4 {Vt.h - Vt4.h}[lane],[Xn]` | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>float16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_f16" target="_blank">vld4q_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[3] -> Vt4.8H`<br>`src.val[2] -> Vt3.8H`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`      | `LD4 {Vt.h - Vt4.h}[lane],[Xn]` | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>float32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_f32" target="_blank">vld4_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[3] -> Vt4.2S`<br>`src.val[2] -> Vt3.2S`<br>`src.val[1] -> Vt2.2S`<br>`src.val[0] -> Vt.2S`<br>`0 <= lane <= 1`      | `LD4 {Vt.s - Vt4.s}[lane],[Xn]` | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>float32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_f32" target="_blank">vld4q_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[3] -> Vt4.4S`<br>`src.val[2] -> Vt3.4S`<br>`src.val[1] -> Vt2.4S`<br>`src.val[0] -> Vt.4S`<br>`0 <= lane <= 3`      | `LD4 {Vt.s - Vt4.s}[lane],[Xn]` | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_p16" target="_blank">vld4_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[3] -> Vt4.4H`<br>`src.val[2] -> Vt3.4H`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`      | `LD4 {Vt.h - Vt4.h}[lane],[Xn]` | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_p16" target="_blank">vld4q_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[3] -> Vt4.8H`<br>`src.val[2] -> Vt3.8H`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`      | `LD4 {Vt.h - Vt4.h}[lane],[Xn]` | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_s8" target="_blank">vld4_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                | `ptr -> Xn`<br>`src.val[3] -> Vt4.8B`<br>`src.val[2] -> Vt3.8B`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`      | `LD4 {Vt.b - Vt4.b}[lane],[Xn]` | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_u8" target="_blank">vld4_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src.val[3] -> Vt4.8B`<br>`src.val[2] -> Vt3.8B`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`      | `LD4 {Vt.b - Vt4.b}[lane],[Xn]` | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_p8" target="_blank">vld4_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>             | `ptr -> Xn`<br>`src.val[3] -> Vt4.8B`<br>`src.val[2] -> Vt3.8B`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`      | `LD4 {Vt.b - Vt4.b}[lane],[Xn]` | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>int8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_s8" target="_blank">vld4q_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `ptr -> Xn`<br>`src.val[3] -> Vt4.16B`<br>`src.val[2] -> Vt3.16B`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15` | `LD4 {Vt.b - Vt4.b}[lane],[Xn]` | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `A64`                     |
| <code>uint8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_u8" target="_blank">vld4q_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[3] -> Vt4.16B`<br>`src.val[2] -> Vt3.16B`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15` | `LD4 {Vt.b - Vt4.b}[lane],[Xn]` | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `A64`                     |
| <code>poly8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_p8" target="_blank">vld4q_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[3] -> Vt4.16B`<br>`src.val[2] -> Vt3.16B`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15` | `LD4 {Vt.b - Vt4.b}[lane],[Xn]` | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `A64`                     |
| <code>int64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_s64" target="_blank">vld4_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `ptr -> Xn`<br>`src.val[3] -> Vt4.1D`<br>`src.val[2] -> Vt3.1D`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`      | `LD4 {Vt.d - Vt4.d}[lane],[Xn]` | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `A64`                     |
| <code>int64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_s64" target="_blank">vld4q_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `ptr -> Xn`<br>`src.val[3] -> Vt4.2D`<br>`src.val[2] -> Vt3.2D`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`      | `LD4 {Vt.d - Vt4.d}[lane],[Xn]` | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>uint64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_u64" target="_blank">vld4_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[3] -> Vt4.1D`<br>`src.val[2] -> Vt3.1D`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`      | `LD4 {Vt.d - Vt4.d}[lane],[Xn]` | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `A64`                     |
| <code>uint64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_u64" target="_blank">vld4q_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[3] -> Vt4.2D`<br>`src.val[2] -> Vt3.2D`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`      | `LD4 {Vt.d - Vt4.d}[lane],[Xn]` | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>poly64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_p64" target="_blank">vld4_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `ptr -> Xn`<br>`src.val[3] -> Vt4.1D`<br>`src.val[2] -> Vt3.1D`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`      | `LD4 {Vt.d - Vt4.d}[lane],[Xn]` | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `A64`                     |
| <code>poly64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_p64" target="_blank">vld4q_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `ptr -> Xn`<br>`src.val[3] -> Vt4.2D`<br>`src.val[2] -> Vt3.2D`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`      | `LD4 {Vt.d - Vt4.d}[lane],[Xn]` | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>float64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_f64" target="_blank">vld4_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[3] -> Vt4.1D`<br>`src.val[2] -> Vt3.1D`<br>`src.val[1] -> Vt2.1D`<br>`src.val[0] -> Vt.1D`<br>`0 <= lane <= 0`      | `LD4 {Vt.d - Vt4.d}[lane],[Xn]` | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `A64`                     |
| <code>float64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_f64" target="_blank">vld4q_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[3] -> Vt4.2D`<br>`src.val[2] -> Vt3.2D`<br>`src.val[1] -> Vt2.2D`<br>`src.val[0] -> Vt.2D`<br>`0 <= lane <= 1`      | `LD4 {Vt.d - Vt4.d}[lane],[Xn]` | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>mfloat8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_mf8" target="_blank">vld4_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src.val[3] -> Vt4.8B`<br>`src.val[2] -> Vt3.8B`<br>`src.val[1] -> Vt2.8B`<br>`src.val[0] -> Vt.8B`<br>`0 <= lane <= 7`      | `LD4 {Vt.b - Vt4.b}[lane],[Xn]` | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `A64`                     |
| <code>mfloat8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_mf8" target="_blank">vld4q_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `ptr -> Xn`<br>`src.val[3] -> Vt4.16B`<br>`src.val[2] -> Vt3.16B`<br>`src.val[1] -> Vt2.16B`<br>`src.val[0] -> Vt.16B`<br>`0 <= lane <= 15` | `LD4 {Vt.b - Vt4.b}[lane],[Xn]` | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `A64`                     |
| <code>int8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s8_x2" target="_blank">vld1_s8_x2</a>(int8_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt2.8B},[Xn]`     | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8_x2" target="_blank">vld1q_s8_x2</a>(int8_t const *ptr)</code>                                                                                                                                      | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt2.16B},[Xn]`   | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `v7/A32/A64`              |
| <code>int16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s16_x2" target="_blank">vld1_s16_x2</a>(int16_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt2.4H},[Xn]`     | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16_x2" target="_blank">vld1q_s16_x2</a>(int16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt2.8H},[Xn]`     | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s32_x2" target="_blank">vld1_s32_x2</a>(int32_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S - Vt2.2S},[Xn]`     | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32_x2" target="_blank">vld1q_s32_x2</a>(int32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S - Vt2.4S},[Xn]`     | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u8_x2" target="_blank">vld1_u8_x2</a>(uint8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt2.8B},[Xn]`     | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8_x2" target="_blank">vld1q_u8_x2</a>(uint8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt2.16B},[Xn]`   | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `v7/A32/A64`              |
| <code>uint16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u16_x2" target="_blank">vld1_u16_x2</a>(uint16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt2.4H},[Xn]`     | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u16_x2" target="_blank">vld1q_u16_x2</a>(uint16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt2.8H},[Xn]`     | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u32_x2" target="_blank">vld1_u32_x2</a>(uint32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S - Vt2.2S},[Xn]`     | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u32_x2" target="_blank">vld1q_u32_x2</a>(uint32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S - Vt2.4S},[Xn]`     | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f16_x2" target="_blank">vld1_f16_x2</a>(float16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt2.4H},[Xn]`     | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f16_x2" target="_blank">vld1q_f16_x2</a>(float16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt2.8H},[Xn]`     | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float32x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f32_x2" target="_blank">vld1_f32_x2</a>(float32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S - Vt2.2S},[Xn]`     | `Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>float32x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32_x2" target="_blank">vld1q_f32_x2</a>(float32_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S - Vt2.4S},[Xn]`     | `Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p8_x2" target="_blank">vld1_p8_x2</a>(poly8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt2.8B},[Xn]`     | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p8_x2" target="_blank">vld1q_p8_x2</a>(poly8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt2.16B},[Xn]`   | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `v7/A32/A64`              |
| <code>poly16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p16_x2" target="_blank">vld1_p16_x2</a>(poly16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt2.4H},[Xn]`     | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p16_x2" target="_blank">vld1q_p16_x2</a>(poly16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt2.8H},[Xn]`     | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>int64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s64_x2" target="_blank">vld1_s64_x2</a>(int64_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt2.1D},[Xn]`     | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u64_x2" target="_blank">vld1_u64_x2</a>(uint64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt2.1D},[Xn]`     | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p64_x2" target="_blank">vld1_p64_x2</a>(poly64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt2.1D},[Xn]`     | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `A32/A64`                 |
| <code>int64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64_x2" target="_blank">vld1q_s64_x2</a>(int64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt2.2D},[Xn]`     | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>uint64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64_x2" target="_blank">vld1q_u64_x2</a>(uint64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt2.2D},[Xn]`     | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `v7/A32/A64`              |
| <code>poly64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p64_x2" target="_blank">vld1q_p64_x2</a>(poly64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt2.2D},[Xn]`     | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A32/A64`                 |
| <code>float64x1x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f64_x2" target="_blank">vld1_f64_x2</a>(float64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt2.1D},[Xn]`     | `Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                                               | `A64`                     |
| <code>float64x2x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64_x2" target="_blank">vld1q_f64_x2</a>(float64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt2.2D},[Xn]`     | `Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                                               | `A64`                     |
| <code>mfloat8x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_mf8_x2" target="_blank">vld1_mf8_x2</a>(mfloat8_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt2.8B},[Xn]`     | `Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                                               | `A64`                     |
| <code>mfloat8x16x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_mf8_x2" target="_blank">vld1q_mf8_x2</a>(mfloat8_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt2.16B},[Xn]`   | `Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                                                             | `A64`                     |
| <code>int8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s8_x3" target="_blank">vld1_s8_x3</a>(int8_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt3.8B},[Xn]`     | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8_x3" target="_blank">vld1q_s8_x3</a>(int8_t const *ptr)</code>                                                                                                                                      | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt3.16B},[Xn]`   | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `v7/A32/A64`              |
| <code>int16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s16_x3" target="_blank">vld1_s16_x3</a>(int16_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt3.4H},[Xn]`     | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16_x3" target="_blank">vld1q_s16_x3</a>(int16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt3.8H},[Xn]`     | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s32_x3" target="_blank">vld1_s32_x3</a>(int32_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S - Vt3.2S},[Xn]`     | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32_x3" target="_blank">vld1q_s32_x3</a>(int32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S - Vt3.4S},[Xn]`     | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u8_x3" target="_blank">vld1_u8_x3</a>(uint8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt3.8B},[Xn]`     | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8_x3" target="_blank">vld1q_u8_x3</a>(uint8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt3.16B},[Xn]`   | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `v7/A32/A64`              |
| <code>uint16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u16_x3" target="_blank">vld1_u16_x3</a>(uint16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt3.4H},[Xn]`     | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u16_x3" target="_blank">vld1q_u16_x3</a>(uint16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt3.8H},[Xn]`     | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u32_x3" target="_blank">vld1_u32_x3</a>(uint32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S - Vt3.2S},[Xn]`     | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u32_x3" target="_blank">vld1q_u32_x3</a>(uint32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S - Vt3.4S},[Xn]`     | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f16_x3" target="_blank">vld1_f16_x3</a>(float16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt3.4H},[Xn]`     | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f16_x3" target="_blank">vld1q_f16_x3</a>(float16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt3.8H},[Xn]`     | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float32x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f32_x3" target="_blank">vld1_f32_x3</a>(float32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S - Vt3.2S},[Xn]`     | `Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>float32x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32_x3" target="_blank">vld1q_f32_x3</a>(float32_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S - Vt3.4S},[Xn]`     | `Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p8_x3" target="_blank">vld1_p8_x3</a>(poly8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt3.8B},[Xn]`     | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p8_x3" target="_blank">vld1q_p8_x3</a>(poly8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt3.16B},[Xn]`   | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `v7/A32/A64`              |
| <code>poly16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p16_x3" target="_blank">vld1_p16_x3</a>(poly16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt3.4H},[Xn]`     | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p16_x3" target="_blank">vld1q_p16_x3</a>(poly16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt3.8H},[Xn]`     | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>int64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s64_x3" target="_blank">vld1_s64_x3</a>(int64_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt3.1D},[Xn]`     | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u64_x3" target="_blank">vld1_u64_x3</a>(uint64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt3.1D},[Xn]`     | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p64_x3" target="_blank">vld1_p64_x3</a>(poly64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt3.1D},[Xn]`     | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `A32/A64`                 |
| <code>int64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64_x3" target="_blank">vld1q_s64_x3</a>(int64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt3.2D},[Xn]`     | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>uint64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64_x3" target="_blank">vld1q_u64_x3</a>(uint64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt3.2D},[Xn]`     | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `v7/A32/A64`              |
| <code>poly64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p64_x3" target="_blank">vld1q_p64_x3</a>(poly64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt3.2D},[Xn]`     | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A32/A64`                 |
| <code>float64x1x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f64_x3" target="_blank">vld1_f64_x3</a>(float64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt3.1D},[Xn]`     | `Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`                                  | `A64`                     |
| <code>float64x2x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64_x3" target="_blank">vld1q_f64_x3</a>(float64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt3.2D},[Xn]`     | `Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`                                  | `A64`                     |
| <code>mfloat8x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_mf8_x3" target="_blank">vld1_mf8_x3</a>(mfloat8_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt3.8B},[Xn]`     | `Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`                                  | `A64`                     |
| <code>mfloat8x16x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_mf8_x3" target="_blank">vld1q_mf8_x3</a>(mfloat8_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt3.16B},[Xn]`   | `Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]`                               | `A64`                     |
| <code>int8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s8_x4" target="_blank">vld1_s8_x4</a>(int8_t const *ptr)</code>                                                                                                                                         | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt4.8B},[Xn]`     | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>int8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8_x4" target="_blank">vld1q_s8_x4</a>(int8_t const *ptr)</code>                                                                                                                                      | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt4.16B},[Xn]`   | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `v7/A32/A64`              |
| <code>int16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s16_x4" target="_blank">vld1_s16_x4</a>(int16_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt4.4H},[Xn]`     | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16_x4" target="_blank">vld1q_s16_x4</a>(int16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt4.8H},[Xn]`     | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s32_x4" target="_blank">vld1_s32_x4</a>(int32_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S - Vt4.2S},[Xn]`     | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>int32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32_x4" target="_blank">vld1q_s32_x4</a>(int32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S - Vt4.4S},[Xn]`     | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u8_x4" target="_blank">vld1_u8_x4</a>(uint8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt4.8B},[Xn]`     | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8_x4" target="_blank">vld1q_u8_x4</a>(uint8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt4.16B},[Xn]`   | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `v7/A32/A64`              |
| <code>uint16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u16_x4" target="_blank">vld1_u16_x4</a>(uint16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt4.4H},[Xn]`     | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u16_x4" target="_blank">vld1q_u16_x4</a>(uint16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt4.8H},[Xn]`     | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u32_x4" target="_blank">vld1_u32_x4</a>(uint32_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S - Vt4.2S},[Xn]`     | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u32_x4" target="_blank">vld1q_u32_x4</a>(uint32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S - Vt4.4S},[Xn]`     | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>float16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f16_x4" target="_blank">vld1_f16_x4</a>(float16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt4.4H},[Xn]`     | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>float16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f16_x4" target="_blank">vld1q_f16_x4</a>(float16_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt4.8H},[Xn]`     | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>float32x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f32_x4" target="_blank">vld1_f32_x4</a>(float32_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2S - Vt4.2S},[Xn]`     | `Vt4.2S -> result.val[3]`<br>`Vt3.2S -> result.val[2]`<br>`Vt2.2S -> result.val[1]`<br>`Vt.2S -> result.val[0]`     | `v7/A32/A64`              |
| <code>float32x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32_x4" target="_blank">vld1q_f32_x4</a>(float32_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4S - Vt4.4S},[Xn]`     | `Vt4.4S -> result.val[3]`<br>`Vt3.4S -> result.val[2]`<br>`Vt2.4S -> result.val[1]`<br>`Vt.4S -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p8_x4" target="_blank">vld1_p8_x4</a>(poly8_t const *ptr)</code>                                                                                                                                       | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt4.8B},[Xn]`     | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p8_x4" target="_blank">vld1q_p8_x4</a>(poly8_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt4.16B},[Xn]`   | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `v7/A32/A64`              |
| <code>poly16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p16_x4" target="_blank">vld1_p16_x4</a>(poly16_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.4H - Vt4.4H},[Xn]`     | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p16_x4" target="_blank">vld1q_p16_x4</a>(poly16_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8H - Vt4.8H},[Xn]`     | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`     | `v7/A32/A64`              |
| <code>int64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s64_x4" target="_blank">vld1_s64_x4</a>(int64_t const *ptr)</code>                                                                                                                                     | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt4.1D},[Xn]`     | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u64_x4" target="_blank">vld1_u64_x4</a>(uint64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt4.1D},[Xn]`     | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p64_x4" target="_blank">vld1_p64_x4</a>(poly64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt4.1D},[Xn]`     | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `A32/A64`                 |
| <code>int64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64_x4" target="_blank">vld1q_s64_x4</a>(int64_t const *ptr)</code>                                                                                                                                   | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt4.2D},[Xn]`     | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `v7/A32/A64`              |
| <code>uint64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64_x4" target="_blank">vld1q_u64_x4</a>(uint64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt4.2D},[Xn]`     | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `v7/A32/A64`              |
| <code>poly64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p64_x4" target="_blank">vld1q_p64_x4</a>(poly64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt4.2D},[Xn]`     | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A32/A64`                 |
| <code>float64x1x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f64_x4" target="_blank">vld1_f64_x4</a>(float64_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.1D - Vt4.1D},[Xn]`     | `Vt4.1D -> result.val[3]`<br>`Vt3.1D -> result.val[2]`<br>`Vt2.1D -> result.val[1]`<br>`Vt.1D -> result.val[0]`     | `A64`                     |
| <code>float64x2x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64_x4" target="_blank">vld1q_f64_x4</a>(float64_t const *ptr)</code>                                                                                                                               | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.2D - Vt4.2D},[Xn]`     | `Vt4.2D -> result.val[3]`<br>`Vt3.2D -> result.val[2]`<br>`Vt2.2D -> result.val[1]`<br>`Vt.2D -> result.val[0]`     | `A64`                     |
| <code>mfloat8x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_mf8_x4" target="_blank">vld1_mf8_x4</a>(mfloat8_t const *ptr)</code>                                                                                                                                 | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.8B - Vt4.8B},[Xn]`     | `Vt4.8B -> result.val[3]`<br>`Vt3.8B -> result.val[2]`<br>`Vt2.8B -> result.val[1]`<br>`Vt.8B -> result.val[0]`     | `A64`                     |
| <code>mfloat8x16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_mf8_x4" target="_blank">vld1q_mf8_x4</a>(mfloat8_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                                 | `LD1 {Vt.16B - Vt4.16B},[Xn]`   | `Vt4.16B -> result.val[3]`<br>`Vt3.16B -> result.val[2]`<br>`Vt2.16B -> result.val[1]`<br>`Vt.16B -> result.val[0]` | `A64`                     |

#### Load

| Intrinsic                                                                                                                                                            | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vldrq_p128" target="_blank">vldrq_p128</a>(poly128_t const *ptr)</code> | `ptr -> Xn`            | `LDR Qd,[Xn]`         | `Qd -> result` | `A32/A64`                 |

### Store

#### Stride

| Intrinsic                                                                                                                                                                                                                                                                                  | Argument preparation                                                                                                                        | AArch64 Instruction             | Result   | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|----------|---------------------------|
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s8" target="_blank">vst1_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t val)</code>                                                                    | `val -> Vt.8B`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.8B},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8" target="_blank">vst1q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t val)</code>                                                                 | `val -> Vt.16B`<br>`ptr -> Xn`                                                                                                              | `ST1 {Vt.16B},[Xn]`             |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s16" target="_blank">vst1_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t val)</code>                                                                | `val -> Vt.4H`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.4H},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16" target="_blank">vst1q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t val)</code>                                                              | `val -> Vt.8H`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.8H},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s32" target="_blank">vst1_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t val)</code>                                                                | `val -> Vt.2S`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.2S},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32" target="_blank">vst1q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t val)</code>                                                              | `val -> Vt.4S`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.4S},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s64" target="_blank">vst1_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t val)</code>                                                                | `val -> Vt.1D`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.1D},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64" target="_blank">vst1q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t val)</code>                                                              | `val -> Vt.2D`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.2D},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u8" target="_blank">vst1_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t val)</code>                                                                  | `val -> Vt.8B`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.8B},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8" target="_blank">vst1q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t val)</code>                                                               | `val -> Vt.16B`<br>`ptr -> Xn`                                                                                                              | `ST1 {Vt.16B},[Xn]`             |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u16" target="_blank">vst1_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t val)</code>                                                              | `val -> Vt.4H`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.4H},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16" target="_blank">vst1q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t val)</code>                                                            | `val -> Vt.8H`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.8H},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u32" target="_blank">vst1_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t val)</code>                                                              | `val -> Vt.2S`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.2S},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32" target="_blank">vst1q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t val)</code>                                                            | `val -> Vt.4S`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.4S},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u64" target="_blank">vst1_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t val)</code>                                                              | `val -> Vt.1D`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.1D},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64" target="_blank">vst1q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t val)</code>                                                            | `val -> Vt.2D`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.2D},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p64" target="_blank">vst1_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t val)</code>                                                              | `val -> Vt.1D`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.1D},[Xn]`              |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p64" target="_blank">vst1q_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t val)</code>                                                            | `val -> Vt.2D`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.2D},[Xn]`              |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f16" target="_blank">vst1_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t val)</code>                                                            | `val -> Vt.4H`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.4H},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f16" target="_blank">vst1q_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t val)</code>                                                          | `val -> Vt.8H`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.8H},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f32" target="_blank">vst1_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t val)</code>                                                            | `val -> Vt.2S`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.2S},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32" target="_blank">vst1q_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t val)</code>                                                          | `val -> Vt.4S`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.4S},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p8" target="_blank">vst1_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t val)</code>                                                                  | `val -> Vt.8B`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.8B},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p8" target="_blank">vst1q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t val)</code>                                                               | `val -> Vt.16B`<br>`ptr -> Xn`                                                                                                              | `ST1 {Vt.16B},[Xn]`             |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p16" target="_blank">vst1_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t val)</code>                                                              | `val -> Vt.4H`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.4H},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p16" target="_blank">vst1q_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t val)</code>                                                            | `val -> Vt.8H`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.8H},[Xn]`              |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f64" target="_blank">vst1_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t val)</code>                                                            | `val -> Vt.1D`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.1D},[Xn]`              |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64" target="_blank">vst1q_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t val)</code>                                                          | `val -> Vt.2D`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.2D},[Xn]`              |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_mf8" target="_blank">vst1_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t val)</code>                                                            | `val -> Vt.8B`<br>`ptr -> Xn`                                                                                                               | `ST1 {Vt.8B},[Xn]`              |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_mf8" target="_blank">vst1q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t val)</code>                                                         | `val -> Vt.16B`<br>`ptr -> Xn`                                                                                                              | `ST1 {Vt.16B},[Xn]`             |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s8" target="_blank">vst1_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>              | `val -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                                                           | `ST1 {Vt.b}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s8" target="_blank">vst1q_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `val -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                                                                                         | `ST1 {Vt.b}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s16" target="_blank">vst1_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `val -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                                                           | `ST1 {Vt.h}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s16" target="_blank">vst1q_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                                                           | `ST1 {Vt.h}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s32" target="_blank">vst1_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `val -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `ST1 {Vt.s}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s32" target="_blank">vst1q_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                                                           | `ST1 {Vt.s}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s64" target="_blank">vst1_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `val -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                                                           | `ST1 {Vt.d}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s64" target="_blank">vst1q_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `ST1 {Vt.d}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u8" target="_blank">vst1_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `val -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                                                           | `ST1 {Vt.b}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u8" target="_blank">vst1q_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `val -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                                                                                         | `ST1 {Vt.b}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u16" target="_blank">vst1_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                                                           | `ST1 {Vt.h}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u16" target="_blank">vst1q_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                                                           | `ST1 {Vt.h}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u32" target="_blank">vst1_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `ST1 {Vt.s}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u32" target="_blank">vst1q_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                                                           | `ST1 {Vt.s}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u64" target="_blank">vst1_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                                                           | `ST1 {Vt.d}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u64" target="_blank">vst1q_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `ST1 {Vt.d}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_p64" target="_blank">vst1_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                                                           | `ST1 {Vt.d}[lane],[Xn]`         |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_p64" target="_blank">vst1q_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `ST1 {Vt.d}[lane],[Xn]`         |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_f16" target="_blank">vst1_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                                                           | `ST1 {Vt.h}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_f16" target="_blank">vst1q_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                                                           | `ST1 {Vt.h}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_f32" target="_blank">vst1_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `ST1 {Vt.s}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_f32" target="_blank">vst1q_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                                                           | `ST1 {Vt.s}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_p8" target="_blank">vst1_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `val -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                                                           | `ST1 {Vt.b}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_p8" target="_blank">vst1q_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `val -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                                                                                         | `ST1 {Vt.b}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_p16" target="_blank">vst1_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                                                           | `ST1 {Vt.h}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_p16" target="_blank">vst1q_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                                                           | `ST1 {Vt.h}[lane],[Xn]`         |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_f64" target="_blank">vst1_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                                                           | `ST1 {Vt.d}[lane],[Xn]`         |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_f64" target="_blank">vst1q_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                                                           | `ST1 {Vt.d}[lane],[Xn]`         |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_mf8" target="_blank">vst1_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                                                           | `ST1 {Vt.b}[lane],[Xn]`         |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_mf8" target="_blank">vst1q_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `val -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                                                                                         | `ST1 {Vt.b}[lane],[Xn]`         |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_s8" target="_blank">vst2_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x2_t val)</code>                                                                  | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.8B - Vt2.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_s8" target="_blank">vst2q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x2_t val)</code>                                                               | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                                            | `ST2 {Vt.16B - Vt2.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_s16" target="_blank">vst2_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x2_t val)</code>                                                              | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.4H - Vt2.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_s16" target="_blank">vst2q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x2_t val)</code>                                                            | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.8H - Vt2.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_s32" target="_blank">vst2_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x2_t val)</code>                                                              | `val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.2S - Vt2.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_s32" target="_blank">vst2q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x2_t val)</code>                                                            | `val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.4S - Vt2.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_u8" target="_blank">vst2_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x2_t val)</code>                                                                | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.8B - Vt2.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_u8" target="_blank">vst2q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x2_t val)</code>                                                             | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                                            | `ST2 {Vt.16B - Vt2.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_u16" target="_blank">vst2_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x2_t val)</code>                                                            | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.4H - Vt2.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_u16" target="_blank">vst2q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x2_t val)</code>                                                          | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.8H - Vt2.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_u32" target="_blank">vst2_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x2_t val)</code>                                                            | `val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.2S - Vt2.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_u32" target="_blank">vst2q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x2_t val)</code>                                                          | `val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.4S - Vt2.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_f16" target="_blank">vst2_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x2_t val)</code>                                                          | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.4H - Vt2.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_f16" target="_blank">vst2q_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x2_t val)</code>                                                        | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.8H - Vt2.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_f32" target="_blank">vst2_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x2_t val)</code>                                                          | `val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.2S - Vt2.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_f32" target="_blank">vst2q_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x2_t val)</code>                                                        | `val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.4S - Vt2.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_p8" target="_blank">vst2_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x2_t val)</code>                                                                | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.8B - Vt2.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_p8" target="_blank">vst2q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x2_t val)</code>                                                             | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                                            | `ST2 {Vt.16B - Vt2.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_p16" target="_blank">vst2_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x2_t val)</code>                                                            | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.4H - Vt2.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_p16" target="_blank">vst2q_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x2_t val)</code>                                                          | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.8H - Vt2.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_s64" target="_blank">vst2_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x2_t val)</code>                                                              | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.1D - Vt2.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_u64" target="_blank">vst2_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x2_t val)</code>                                                            | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.1D - Vt2.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_p64" target="_blank">vst2_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x2_t val)</code>                                                            | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.1D - Vt2.1D},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_s64" target="_blank">vst2q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x2_t val)</code>                                                            | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.2D - Vt2.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_u64" target="_blank">vst2q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x2_t val)</code>                                                          | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.2D - Vt2.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_p64" target="_blank">vst2q_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x2_t val)</code>                                                          | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.2D - Vt2.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_f64" target="_blank">vst2_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x2_t val)</code>                                                          | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.1D - Vt2.1D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_f64" target="_blank">vst2q_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x2_t val)</code>                                                        | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.2D - Vt2.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_mf8" target="_blank">vst2_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x2_t val)</code>                                                          | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                                              | `ST2 {Vt.8B - Vt2.8B},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_mf8" target="_blank">vst2q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x2_t val)</code>                                                       | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                                            | `ST2 {Vt.16B - Vt2.16B},[Xn]`   |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_s8" target="_blank">vst3_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x3_t val)</code>                                                                  | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                    | `ST3 {Vt.8B - Vt3.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_s8" target="_blank">vst3q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x3_t val)</code>                                                               | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                 | `ST3 {Vt.16B - Vt3.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_s16" target="_blank">vst3_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x3_t val)</code>                                                              | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                    | `ST3 {Vt.4H - Vt3.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_s16" target="_blank">vst3q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x3_t val)</code>                                                            | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                    | `ST3 {Vt.8H - Vt3.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_s32" target="_blank">vst3_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x3_t val)</code>                                                              | `val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                    | `ST3 {Vt.2S - Vt3.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_s32" target="_blank">vst3q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x3_t val)</code>                                                            | `val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                    | `ST3 {Vt.4S - Vt3.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_u8" target="_blank">vst3_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x3_t val)</code>                                                                | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                    | `ST3 {Vt.8B - Vt3.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_u8" target="_blank">vst3q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x3_t val)</code>                                                             | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                 | `ST3 {Vt.16B - Vt3.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_u16" target="_blank">vst3_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x3_t val)</code>                                                            | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                    | `ST3 {Vt.4H - Vt3.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_u16" target="_blank">vst3q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x3_t val)</code>                                                          | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                    | `ST3 {Vt.8H - Vt3.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_u32" target="_blank">vst3_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x3_t val)</code>                                                            | `val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                    | `ST3 {Vt.2S - Vt3.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_u32" target="_blank">vst3q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x3_t val)</code>                                                          | `val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                    | `ST3 {Vt.4S - Vt3.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_f16" target="_blank">vst3_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x3_t val)</code>                                                          | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                    | `ST3 {Vt.4H - Vt3.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_f16" target="_blank">vst3q_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x3_t val)</code>                                                        | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                    | `ST3 {Vt.8H - Vt3.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_f32" target="_blank">vst3_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x3_t val)</code>                                                          | `val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                    | `ST3 {Vt.2S - Vt3.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_f32" target="_blank">vst3q_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x3_t val)</code>                                                        | `val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                    | `ST3 {Vt.4S - Vt3.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_p8" target="_blank">vst3_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x3_t val)</code>                                                                | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                    | `ST3 {Vt.8B - Vt3.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_p8" target="_blank">vst3q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x3_t val)</code>                                                             | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                 | `ST3 {Vt.16B - Vt3.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_p16" target="_blank">vst3_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x3_t val)</code>                                                            | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                    | `ST3 {Vt.4H - Vt3.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_p16" target="_blank">vst3q_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x3_t val)</code>                                                          | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                    | `ST3 {Vt.8H - Vt3.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_s64" target="_blank">vst3_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x3_t val)</code>                                                              | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.1D - Vt3.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_u64" target="_blank">vst3_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x3_t val)</code>                                                            | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.1D - Vt3.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_p64" target="_blank">vst3_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x3_t val)</code>                                                            | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.1D - Vt3.1D},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_s64" target="_blank">vst3q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x3_t val)</code>                                                            | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                    | `ST3 {Vt.2D - Vt3.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_u64" target="_blank">vst3q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x3_t val)</code>                                                          | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                    | `ST3 {Vt.2D - Vt3.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_p64" target="_blank">vst3q_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x3_t val)</code>                                                          | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                    | `ST3 {Vt.2D - Vt3.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_f64" target="_blank">vst3_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x3_t val)</code>                                                          | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.1D - Vt3.1D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_f64" target="_blank">vst3q_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x3_t val)</code>                                                        | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                    | `ST3 {Vt.2D - Vt3.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_mf8" target="_blank">vst3_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x3_t val)</code>                                                          | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                    | `ST3 {Vt.8B - Vt3.8B},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_mf8" target="_blank">vst3q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x3_t val)</code>                                                       | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                 | `ST3 {Vt.16B - Vt3.16B},[Xn]`   |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_s8" target="_blank">vst4_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x4_t val)</code>                                                                  | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                          | `ST4 {Vt.8B - Vt4.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_s8" target="_blank">vst4q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x4_t val)</code>                                                               | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                      | `ST4 {Vt.16B - Vt4.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_s16" target="_blank">vst4_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x4_t val)</code>                                                              | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                          | `ST4 {Vt.4H - Vt4.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_s16" target="_blank">vst4q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x4_t val)</code>                                                            | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                          | `ST4 {Vt.8H - Vt4.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_s32" target="_blank">vst4_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x4_t val)</code>                                                              | `val.val[3] -> Vt4.2S`<br>`val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                          | `ST4 {Vt.2S - Vt4.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_s32" target="_blank">vst4q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x4_t val)</code>                                                            | `val.val[3] -> Vt4.4S`<br>`val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                          | `ST4 {Vt.4S - Vt4.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_u8" target="_blank">vst4_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x4_t val)</code>                                                                | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                          | `ST4 {Vt.8B - Vt4.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_u8" target="_blank">vst4q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x4_t val)</code>                                                             | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                      | `ST4 {Vt.16B - Vt4.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_u16" target="_blank">vst4_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x4_t val)</code>                                                            | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                          | `ST4 {Vt.4H - Vt4.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_u16" target="_blank">vst4q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x4_t val)</code>                                                          | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                          | `ST4 {Vt.8H - Vt4.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_u32" target="_blank">vst4_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x4_t val)</code>                                                            | `val.val[3] -> Vt4.2S`<br>`val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                          | `ST4 {Vt.2S - Vt4.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_u32" target="_blank">vst4q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x4_t val)</code>                                                          | `val.val[3] -> Vt4.4S`<br>`val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                          | `ST4 {Vt.4S - Vt4.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_f16" target="_blank">vst4_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x4_t val)</code>                                                          | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                          | `ST4 {Vt.4H - Vt4.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_f16" target="_blank">vst4q_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x4_t val)</code>                                                        | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                          | `ST4 {Vt.8H - Vt4.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_f32" target="_blank">vst4_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x4_t val)</code>                                                          | `val.val[3] -> Vt4.2S`<br>`val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                          | `ST4 {Vt.2S - Vt4.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_f32" target="_blank">vst4q_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x4_t val)</code>                                                        | `val.val[3] -> Vt4.4S`<br>`val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                          | `ST4 {Vt.4S - Vt4.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_p8" target="_blank">vst4_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x4_t val)</code>                                                                | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                          | `ST4 {Vt.8B - Vt4.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_p8" target="_blank">vst4q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x4_t val)</code>                                                             | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                      | `ST4 {Vt.16B - Vt4.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_p16" target="_blank">vst4_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x4_t val)</code>                                                            | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                          | `ST4 {Vt.4H - Vt4.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_p16" target="_blank">vst4q_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x4_t val)</code>                                                          | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                          | `ST4 {Vt.8H - Vt4.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_s64" target="_blank">vst4_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x4_t val)</code>                                                              | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                          | `ST1 {Vt.1D - Vt4.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_u64" target="_blank">vst4_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x4_t val)</code>                                                            | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                          | `ST1 {Vt.1D - Vt4.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_p64" target="_blank">vst4_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x4_t val)</code>                                                            | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                          | `ST1 {Vt.1D - Vt4.1D},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_s64" target="_blank">vst4q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x4_t val)</code>                                                            | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                          | `ST4 {Vt.2D - Vt4.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_u64" target="_blank">vst4q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x4_t val)</code>                                                          | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                          | `ST4 {Vt.2D - Vt4.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_p64" target="_blank">vst4q_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x4_t val)</code>                                                          | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                          | `ST4 {Vt.2D - Vt4.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_f64" target="_blank">vst4_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x4_t val)</code>                                                          | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                          | `ST1 {Vt.1D - Vt4.1D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_f64" target="_blank">vst4q_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x4_t val)</code>                                                        | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                          | `ST4 {Vt.2D - Vt4.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_mf8" target="_blank">vst4_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x4_t val)</code>                                                          | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                          | `ST4 {Vt.8B - Vt4.8B},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_mf8" target="_blank">vst4q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x4_t val)</code>                                                       | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                      | `ST4 {Vt.16B - Vt4.16B},[Xn]`   |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_s8" target="_blank">vst2_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                          | `ST2 {Vt.b - Vt2.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_u8" target="_blank">vst2_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                          | `ST2 {Vt.b - Vt2.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_p8" target="_blank">vst2_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                          | `ST2 {Vt.b - Vt2.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_mf8" target="_blank">vst2_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                          | `ST2 {Vt.b - Vt2.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_s8" target="_blank">vst3_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                | `ST3 {Vt.b - Vt3.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_u8" target="_blank">vst3_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                | `ST3 {Vt.b - Vt3.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_p8" target="_blank">vst3_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                | `ST3 {Vt.b - Vt3.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_mf8" target="_blank">vst3_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                | `ST3 {Vt.b - Vt3.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_s8" target="_blank">vst4_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>            | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`      | `ST4 {Vt.b - Vt4.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_u8" target="_blank">vst4_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`      | `ST4 {Vt.b - Vt4.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_p8" target="_blank">vst4_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>          | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`      | `ST4 {Vt.b - Vt4.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_mf8" target="_blank">vst4_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`<br>`0 <= lane <= 7`      | `ST4 {Vt.b - Vt4.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_s16" target="_blank">vst2_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                          | `ST2 {Vt.h - Vt2.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_s16" target="_blank">vst2q_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                          | `ST2 {Vt.h - Vt2.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_s32" target="_blank">vst2_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                          | `ST2 {Vt.s - Vt2.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_s32" target="_blank">vst2q_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                          | `ST2 {Vt.s - Vt2.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_u16" target="_blank">vst2_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                          | `ST2 {Vt.h - Vt2.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_u16" target="_blank">vst2q_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                          | `ST2 {Vt.h - Vt2.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_u32" target="_blank">vst2_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                          | `ST2 {Vt.s - Vt2.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_u32" target="_blank">vst2q_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                          | `ST2 {Vt.s - Vt2.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_f16" target="_blank">vst2_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                          | `ST2 {Vt.h - Vt2.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_f16" target="_blank">vst2q_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                          | `ST2 {Vt.h - Vt2.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_f32" target="_blank">vst2_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                          | `ST2 {Vt.s - Vt2.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_f32" target="_blank">vst2q_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                          | `ST2 {Vt.s - Vt2.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_p16" target="_blank">vst2_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                          | `ST2 {Vt.h - Vt2.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_p16" target="_blank">vst2q_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                          | `ST2 {Vt.h - Vt2.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_s8" target="_blank">vst2q_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                                                       | `ST2 {Vt.b - Vt2.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_u8" target="_blank">vst2q_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                                                       | `ST2 {Vt.b - Vt2.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_p8" target="_blank">vst2q_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                                                       | `ST2 {Vt.b - Vt2.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_mf8" target="_blank">vst2q_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                                                       | `ST2 {Vt.b - Vt2.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_s64" target="_blank">vst2_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                          | `ST2 {Vt.d - Vt2.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_s64" target="_blank">vst2q_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                          | `ST2 {Vt.d - Vt2.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_u64" target="_blank">vst2_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                          | `ST2 {Vt.d - Vt2.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_u64" target="_blank">vst2q_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                          | `ST2 {Vt.d - Vt2.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_p64" target="_blank">vst2_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                          | `ST2 {Vt.d - Vt2.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_p64" target="_blank">vst2q_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                          | `ST2 {Vt.d - Vt2.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_f64" target="_blank">vst2_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                                          | `ST2 {Vt.d - Vt2.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_f64" target="_blank">vst2q_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                                          | `ST2 {Vt.d - Vt2.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_s16" target="_blank">vst3_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                | `ST3 {Vt.h - Vt3.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_s16" target="_blank">vst3q_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                | `ST3 {Vt.h - Vt3.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_s32" target="_blank">vst3_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                | `ST3 {Vt.s - Vt3.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_s32" target="_blank">vst3q_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                | `ST3 {Vt.s - Vt3.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_u16" target="_blank">vst3_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                | `ST3 {Vt.h - Vt3.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_u16" target="_blank">vst3q_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                | `ST3 {Vt.h - Vt3.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_u32" target="_blank">vst3_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                | `ST3 {Vt.s - Vt3.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_u32" target="_blank">vst3q_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                | `ST3 {Vt.s - Vt3.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_f16" target="_blank">vst3_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                | `ST3 {Vt.h - Vt3.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_f16" target="_blank">vst3q_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                | `ST3 {Vt.h - Vt3.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_f32" target="_blank">vst3_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                | `ST3 {Vt.s - Vt3.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_f32" target="_blank">vst3q_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                | `ST3 {Vt.s - Vt3.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_p16" target="_blank">vst3_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                | `ST3 {Vt.h - Vt3.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_p16" target="_blank">vst3q_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                | `ST3 {Vt.h - Vt3.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_s8" target="_blank">vst3q_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                            | `ST3 {Vt.b - Vt3.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_u8" target="_blank">vst3q_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                            | `ST3 {Vt.b - Vt3.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_p8" target="_blank">vst3q_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                            | `ST3 {Vt.b - Vt3.b}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_s64" target="_blank">vst3_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                | `ST3 {Vt.d - Vt3.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_s64" target="_blank">vst3q_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                | `ST3 {Vt.d - Vt3.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_u64" target="_blank">vst3_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                | `ST3 {Vt.d - Vt3.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_u64" target="_blank">vst3q_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                | `ST3 {Vt.d - Vt3.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_p64" target="_blank">vst3_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                | `ST3 {Vt.d - Vt3.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_p64" target="_blank">vst3q_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                | `ST3 {Vt.d - Vt3.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_f64" target="_blank">vst3_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`                                | `ST3 {Vt.d - Vt3.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_f64" target="_blank">vst3q_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`                                | `ST3 {Vt.d - Vt3.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_mf8" target="_blank">vst3q_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15`                            | `ST3 {Vt.b - Vt3.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_s16" target="_blank">vst4_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`      | `ST4 {Vt.h - Vt4.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_s16" target="_blank">vst4q_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`      | `ST4 {Vt.h - Vt4.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_s32" target="_blank">vst4_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val.val[3] -> Vt4.2S`<br>`val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`      | `ST4 {Vt.s - Vt4.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_s32" target="_blank">vst4q_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[3] -> Vt4.4S`<br>`val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`      | `ST4 {Vt.s - Vt4.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_u16" target="_blank">vst4_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`      | `ST4 {Vt.h - Vt4.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_u16" target="_blank">vst4q_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`      | `ST4 {Vt.h - Vt4.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_u32" target="_blank">vst4_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[3] -> Vt4.2S`<br>`val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`      | `ST4 {Vt.s - Vt4.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_u32" target="_blank">vst4q_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[3] -> Vt4.4S`<br>`val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`      | `ST4 {Vt.s - Vt4.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_f16" target="_blank">vst4_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`      | `ST4 {Vt.h - Vt4.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_f16" target="_blank">vst4q_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`      | `ST4 {Vt.h - Vt4.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_f32" target="_blank">vst4_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[3] -> Vt4.2S`<br>`val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`<br>`0 <= lane <= 1`      | `ST4 {Vt.s - Vt4.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_f32" target="_blank">vst4q_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `val.val[3] -> Vt4.4S`<br>`val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`<br>`0 <= lane <= 3`      | `ST4 {Vt.s - Vt4.s}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_p16" target="_blank">vst4_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`      | `ST4 {Vt.h - Vt4.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_p16" target="_blank">vst4q_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`      | `ST4 {Vt.h - Vt4.h}[lane],[Xn]` |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_s8" target="_blank">vst4q_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15` | `ST4 {Vt.b - Vt4.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_u8" target="_blank">vst4q_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15` | `ST4 {Vt.b - Vt4.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_p8" target="_blank">vst4q_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15` | `ST4 {Vt.b - Vt4.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_s64" target="_blank">vst4_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`      | `ST4 {Vt.d - Vt4.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_s64" target="_blank">vst4q_lane_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`      | `ST4 {Vt.d - Vt4.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_u64" target="_blank">vst4_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`      | `ST4 {Vt.d - Vt4.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_u64" target="_blank">vst4q_lane_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`      | `ST4 {Vt.d - Vt4.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_p64" target="_blank">vst4_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>      | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`      | `ST4 {Vt.d - Vt4.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_p64" target="_blank">vst4q_lane_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`      | `ST4 {Vt.d - Vt4.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_f64" target="_blank">vst4_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`<br>`0 <= lane <= 0`      | `ST4 {Vt.d - Vt4.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_f64" target="_blank">vst4q_lane_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>  | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`<br>`0 <= lane <= 1`      | `ST4 {Vt.d - Vt4.d}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_mf8" target="_blank">vst4q_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`<br>`0 <= lane <= 15` | `ST4 {Vt.b - Vt4.b}[lane],[Xn]` |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s8_x2" target="_blank">vst1_s8_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x2_t val)</code>                                                            | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.8B - Vt2.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8_x2" target="_blank">vst1q_s8_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x2_t val)</code>                                                         | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                                            | `ST1 {Vt.16B - Vt2.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s16_x2" target="_blank">vst1_s16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x2_t val)</code>                                                        | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.4H - Vt2.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16_x2" target="_blank">vst1q_s16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x2_t val)</code>                                                      | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.8H - Vt2.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s32_x2" target="_blank">vst1_s32_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x2_t val)</code>                                                        | `val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.2S - Vt2.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32_x2" target="_blank">vst1q_s32_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x2_t val)</code>                                                      | `val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.4S - Vt2.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u8_x2" target="_blank">vst1_u8_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x2_t val)</code>                                                          | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.8B - Vt2.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8_x2" target="_blank">vst1q_u8_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x2_t val)</code>                                                       | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                                            | `ST1 {Vt.16B - Vt2.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u16_x2" target="_blank">vst1_u16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x2_t val)</code>                                                      | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.4H - Vt2.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16_x2" target="_blank">vst1q_u16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x2_t val)</code>                                                    | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.8H - Vt2.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u32_x2" target="_blank">vst1_u32_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x2_t val)</code>                                                      | `val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.2S - Vt2.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32_x2" target="_blank">vst1q_u32_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x2_t val)</code>                                                    | `val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.4S - Vt2.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f16_x2" target="_blank">vst1_f16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x2_t val)</code>                                                    | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.4H - Vt2.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f16_x2" target="_blank">vst1q_f16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x2_t val)</code>                                                  | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.8H - Vt2.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f32_x2" target="_blank">vst1_f32_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x2_t val)</code>                                                    | `val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.2S - Vt2.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32_x2" target="_blank">vst1q_f32_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x2_t val)</code>                                                  | `val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.4S - Vt2.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p8_x2" target="_blank">vst1_p8_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x2_t val)</code>                                                          | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.8B - Vt2.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p8_x2" target="_blank">vst1q_p8_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x2_t val)</code>                                                       | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                                            | `ST1 {Vt.16B - Vt2.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p16_x2" target="_blank">vst1_p16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x2_t val)</code>                                                      | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.4H - Vt2.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p16_x2" target="_blank">vst1q_p16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x2_t val)</code>                                                    | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.8H - Vt2.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s64_x2" target="_blank">vst1_s64_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x2_t val)</code>                                                        | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.1D - Vt2.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u64_x2" target="_blank">vst1_u64_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x2_t val)</code>                                                      | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.1D - Vt2.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p64_x2" target="_blank">vst1_p64_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x2_t val)</code>                                                      | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.1D - Vt2.1D},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64_x2" target="_blank">vst1q_s64_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x2_t val)</code>                                                      | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.2D - Vt2.2D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64_x2" target="_blank">vst1q_u64_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x2_t val)</code>                                                    | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.2D - Vt2.2D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p64_x2" target="_blank">vst1q_p64_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x2_t val)</code>                                                    | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.2D - Vt2.2D},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f64_x2" target="_blank">vst1_f64_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x2_t val)</code>                                                    | `val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.1D - Vt2.1D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64_x2" target="_blank">vst1q_f64_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x2_t val)</code>                                                  | `val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.2D - Vt2.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_mf8_x2" target="_blank">vst1_mf8_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x2_t val)</code>                                                    | `val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                                              | `ST1 {Vt.8B - Vt2.8B},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_mf8_x2" target="_blank">vst1q_mf8_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x2_t val)</code>                                                 | `val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                                            | `ST1 {Vt.16B - Vt2.16B},[Xn]`   |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s8_x3" target="_blank">vst1_s8_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x3_t val)</code>                                                            | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                    | `ST1 {Vt.8B - Vt3.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8_x3" target="_blank">vst1q_s8_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x3_t val)</code>                                                         | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                 | `ST1 {Vt.16B - Vt3.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s16_x3" target="_blank">vst1_s16_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x3_t val)</code>                                                        | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                    | `ST1 {Vt.4H - Vt3.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16_x3" target="_blank">vst1q_s16_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x3_t val)</code>                                                      | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                    | `ST1 {Vt.8H - Vt3.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s32_x3" target="_blank">vst1_s32_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x3_t val)</code>                                                        | `val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                    | `ST1 {Vt.2S - Vt3.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32_x3" target="_blank">vst1q_s32_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x3_t val)</code>                                                      | `val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                    | `ST1 {Vt.4S - Vt3.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u8_x3" target="_blank">vst1_u8_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x3_t val)</code>                                                          | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                    | `ST1 {Vt.8B - Vt3.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8_x3" target="_blank">vst1q_u8_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x3_t val)</code>                                                       | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                 | `ST1 {Vt.16B - Vt3.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u16_x3" target="_blank">vst1_u16_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x3_t val)</code>                                                      | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                    | `ST1 {Vt.4H - Vt3.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16_x3" target="_blank">vst1q_u16_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x3_t val)</code>                                                    | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                    | `ST1 {Vt.8H - Vt3.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u32_x3" target="_blank">vst1_u32_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x3_t val)</code>                                                      | `val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                    | `ST1 {Vt.2S - Vt3.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32_x3" target="_blank">vst1q_u32_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x3_t val)</code>                                                    | `val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                    | `ST1 {Vt.4S - Vt3.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f16_x3" target="_blank">vst1_f16_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x3_t val)</code>                                                    | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                    | `ST1 {Vt.4H - Vt3.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f16_x3" target="_blank">vst1q_f16_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x3_t val)</code>                                                  | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                    | `ST1 {Vt.8H - Vt3.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f32_x3" target="_blank">vst1_f32_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x3_t val)</code>                                                    | `val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                                                    | `ST1 {Vt.2S - Vt3.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32_x3" target="_blank">vst1q_f32_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x3_t val)</code>                                                  | `val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                                                    | `ST1 {Vt.4S - Vt3.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p8_x3" target="_blank">vst1_p8_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x3_t val)</code>                                                          | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                    | `ST1 {Vt.8B - Vt3.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p8_x3" target="_blank">vst1q_p8_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x3_t val)</code>                                                       | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                 | `ST1 {Vt.16B - Vt3.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p16_x3" target="_blank">vst1_p16_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x3_t val)</code>                                                      | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                    | `ST1 {Vt.4H - Vt3.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p16_x3" target="_blank">vst1q_p16_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x3_t val)</code>                                                    | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                    | `ST1 {Vt.8H - Vt3.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s64_x3" target="_blank">vst1_s64_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x3_t val)</code>                                                        | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.1D - Vt3.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u64_x3" target="_blank">vst1_u64_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x3_t val)</code>                                                      | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.1D - Vt3.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p64_x3" target="_blank">vst1_p64_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x3_t val)</code>                                                      | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.1D - Vt3.1D},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64_x3" target="_blank">vst1q_s64_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x3_t val)</code>                                                      | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.2D - Vt3.2D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64_x3" target="_blank">vst1q_u64_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x3_t val)</code>                                                    | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.2D - Vt3.2D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p64_x3" target="_blank">vst1q_p64_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x3_t val)</code>                                                    | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.2D - Vt3.2D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f64_x3" target="_blank">vst1_f64_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x3_t val)</code>                                                    | `val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.1D - Vt3.1D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64_x3" target="_blank">vst1q_f64_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x3_t val)</code>                                                  | `val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                                                    | `ST1 {Vt.2D - Vt3.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_mf8_x3" target="_blank">vst1_mf8_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x3_t val)</code>                                                    | `val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                                                    | `ST1 {Vt.8B - Vt3.8B},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_mf8_x3" target="_blank">vst1q_mf8_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x3_t val)</code>                                                 | `val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                                                 | `ST1 {Vt.16B - Vt3.16B},[Xn]`   |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s8_x4" target="_blank">vst1_s8_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x4_t val)</code>                                                            | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                          | `ST1 {Vt.8B - Vt4.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8_x4" target="_blank">vst1q_s8_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x4_t val)</code>                                                         | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                      | `ST1 {Vt.16B - Vt4.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s16_x4" target="_blank">vst1_s16_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4x4_t val)</code>                                                        | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                          | `ST1 {Vt.4H - Vt4.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16_x4" target="_blank">vst1q_s16_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x4_t val)</code>                                                      | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                          | `ST1 {Vt.8H - Vt4.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s32_x4" target="_blank">vst1_s32_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2x4_t val)</code>                                                        | `val.val[3] -> Vt4.2S`<br>`val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                          | `ST1 {Vt.2S - Vt4.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32_x4" target="_blank">vst1q_s32_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4x4_t val)</code>                                                      | `val.val[3] -> Vt4.4S`<br>`val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                          | `ST1 {Vt.4S - Vt4.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u8_x4" target="_blank">vst1_u8_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x4_t val)</code>                                                          | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                          | `ST1 {Vt.8B - Vt4.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8_x4" target="_blank">vst1q_u8_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x4_t val)</code>                                                       | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                      | `ST1 {Vt.16B - Vt4.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u16_x4" target="_blank">vst1_u16_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4x4_t val)</code>                                                      | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                          | `ST1 {Vt.4H - Vt4.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16_x4" target="_blank">vst1q_u16_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x4_t val)</code>                                                    | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                          | `ST1 {Vt.8H - Vt4.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u32_x4" target="_blank">vst1_u32_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2x4_t val)</code>                                                      | `val.val[3] -> Vt4.2S`<br>`val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                          | `ST1 {Vt.2S - Vt4.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32_x4" target="_blank">vst1q_u32_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4x4_t val)</code>                                                    | `val.val[3] -> Vt4.4S`<br>`val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                          | `ST1 {Vt.4S - Vt4.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f16_x4" target="_blank">vst1_f16_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4x4_t val)</code>                                                    | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                          | `ST1 {Vt.4H - Vt4.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f16_x4" target="_blank">vst1q_f16_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x4_t val)</code>                                                  | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                          | `ST1 {Vt.8H - Vt4.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f32_x4" target="_blank">vst1_f32_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2x4_t val)</code>                                                    | `val.val[3] -> Vt4.2S`<br>`val.val[2] -> Vt3.2S`<br>`val.val[1] -> Vt2.2S`<br>`val.val[0] -> Vt.2S`<br>`ptr -> Xn`                          | `ST1 {Vt.2S - Vt4.2S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32_x4" target="_blank">vst1q_f32_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4x4_t val)</code>                                                  | `val.val[3] -> Vt4.4S`<br>`val.val[2] -> Vt3.4S`<br>`val.val[1] -> Vt2.4S`<br>`val.val[0] -> Vt.4S`<br>`ptr -> Xn`                          | `ST1 {Vt.4S - Vt4.4S},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p8_x4" target="_blank">vst1_p8_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x4_t val)</code>                                                          | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                          | `ST1 {Vt.8B - Vt4.8B},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p8_x4" target="_blank">vst1q_p8_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x4_t val)</code>                                                       | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                      | `ST1 {Vt.16B - Vt4.16B},[Xn]`   |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p16_x4" target="_blank">vst1_p16_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4x4_t val)</code>                                                      | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                          | `ST1 {Vt.4H - Vt4.4H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p16_x4" target="_blank">vst1q_p16_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x4_t val)</code>                                                    | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                          | `ST1 {Vt.8H - Vt4.8H},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s64_x4" target="_blank">vst1_s64_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x1x4_t val)</code>                                                        | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                          | `ST1 {Vt.1D - Vt4.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u64_x4" target="_blank">vst1_u64_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x1x4_t val)</code>                                                      | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                          | `ST1 {Vt.1D - Vt4.1D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p64_x4" target="_blank">vst1_p64_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1x4_t val)</code>                                                      | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                          | `ST1 {Vt.1D - Vt4.1D},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64_x4" target="_blank">vst1q_s64_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2x4_t val)</code>                                                      | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                          | `ST1 {Vt.2D - Vt4.2D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64_x4" target="_blank">vst1q_u64_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2x4_t val)</code>                                                    | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                          | `ST1 {Vt.2D - Vt4.2D},[Xn]`     |          | `v7/A32/A64`              |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p64_x4" target="_blank">vst1q_p64_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2x4_t val)</code>                                                    | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                          | `ST1 {Vt.2D - Vt4.2D},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f64_x4" target="_blank">vst1_f64_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x1x4_t val)</code>                                                    | `val.val[3] -> Vt4.1D`<br>`val.val[2] -> Vt3.1D`<br>`val.val[1] -> Vt2.1D`<br>`val.val[0] -> Vt.1D`<br>`ptr -> Xn`                          | `ST1 {Vt.1D - Vt4.1D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64_x4" target="_blank">vst1q_f64_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2x4_t val)</code>                                                  | `val.val[3] -> Vt4.2D`<br>`val.val[2] -> Vt3.2D`<br>`val.val[1] -> Vt2.2D`<br>`val.val[0] -> Vt.2D`<br>`ptr -> Xn`                          | `ST1 {Vt.2D - Vt4.2D},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_mf8_x4" target="_blank">vst1_mf8_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x4_t val)</code>                                                          | `val.val[3] -> Vt4.8B`<br>`val.val[2] -> Vt3.8B`<br>`val.val[1] -> Vt2.8B`<br>`val.val[0] -> Vt.8B`<br>`ptr -> Xn`                          | `ST1 {Vt.8B - Vt4.8B},[Xn]`     |          | `A64`                     |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_mf8_x4" target="_blank">vst1q_mf8_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x4_t val)</code>                                                       | `val.val[3] -> Vt4.16B`<br>`val.val[2] -> Vt3.16B`<br>`val.val[1] -> Vt2.16B`<br>`val.val[0] -> Vt.16B`<br>`ptr -> Xn`                      | `ST1 {Vt.16B - Vt4.16B},[Xn]`   |          | `A64`                     |

#### Store

| Intrinsic                                                                                                                                                                                                                         | Argument preparation       | AArch64 Instruction   | Result   | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------|-----------------------|----------|---------------------------|
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vstrq_p128" target="_blank">vstrq_p128</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly128_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly128_t val)</code> | `val -> Qt`<br>`ptr -> Xn` | `STR Qt,[Xn]`         |          | `A32/A64`                 |

### Table lookup

#### Table lookup

| Intrinsic                                                                                                                                                                                                                                                                        | Argument preparation                                                                                                  | AArch64 Instruction                                                                                                 | Result             | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl1_s8" target="_blank">vtbl1_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t idx)</code>                                                     | `Zeros(64):a -> Vn.16B`<br>`idx -> Vm.8B`                                                                             | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl1_u8" target="_blank">vtbl1_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                                  | `Zeros(64):a -> Vn.16B`<br>`idx -> Vm.8B`                                                                             | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl1_p8" target="_blank">vtbl1_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                                  | `Zeros(64):a -> Vn.16B`<br>`idx -> Vm.8B`                                                                             | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl1_mf8" target="_blank">vtbl1_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                            | `Zeros(64):a -> Vn.16B`<br>`idx -> Vm.8B`                                                                             | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx1_s8" target="_blank">vtbx1_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t idx)</code>             | `Zeros(64):b -> Vn.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                                             | `MOVI Vtmp.8B,#8`<br>`CMHS Vtmp.8B,Vm.8B,Vtmp.8B`<br>`TBL Vtmp1.8B,{Vn.16B},Vm.8B`<br>`BIF Vd.8B,Vtmp1.8B,Vtmp.8B`  | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx1_u8" target="_blank">vtbx1_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>         | `Zeros(64):b -> Vn.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                                             | `MOVI Vtmp.8B,#8`<br>`CMHS Vtmp.8B,Vm.8B,Vtmp.8B`<br>`TBL Vtmp1.8B,{Vn.16B},Vm.8B`<br>`BIF Vd.8B,Vtmp1.8B,Vtmp.8B`  | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx1_p8" target="_blank">vtbx1_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>         | `Zeros(64):b -> Vn.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                                             | `MOVI Vtmp.8B,#8`<br>`CMHS Vtmp.8B,Vm.8B,Vtmp.8B`<br>`TBL Vtmp1.8B,{Vn.16B},Vm.8B`<br>`BIF Vd.8B,Vtmp1.8B, Vtmp.8B` | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx1_mf8" target="_blank">vtbx1_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code> | `Zeros(64):b -> Vn.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                                             | `MOVI Vtmp.8B,#8`<br>`CMHS Vtmp.8B,Vm.8B,Vtmp.8B`<br>`TBL Vtmp1.8B,{Vn.16B},Vm.8B`<br>`BIF Vd.8B,Vtmp1.8B, Vtmp.8B` | `Vd.8B -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl2_s8" target="_blank">vtbl2_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t idx)</code>                                                   | `a.val[1]:a.val[0] -> Vn.16B`<br>`idx -> Vm.8B`                                                                       | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl2_u8" target="_blank">vtbl2_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                                | `a.val[1]:a.val[0] -> Vn.16B`<br>`idx -> Vm.8B`                                                                       | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl2_p8" target="_blank">vtbl2_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                                | `a.val[1]:a.val[0] -> Vn.16B`<br>`idx -> Vm.8B`                                                                       | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl2_mf8" target="_blank">vtbl2_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                          | `a.val[1]:a.val[0] -> Vn.16B`<br>`idx -> Vm.8B`                                                                       | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl3_s8" target="_blank">vtbl3_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x3_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t idx)</code>                                                   | `a.val[1]:a.val[0] -> Vn.16B`<br>`Zeros(64):a.val[2] -> Vn+1.16B`<br>`idx -> Vm.8B`                                   | `TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl3_u8" target="_blank">vtbl3_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x3_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                                | `a.val[1]:a.val[0] -> Vn.16B`<br>`Zeros(64):a.val[2] -> Vn+1.16B`<br>`idx -> Vm.8B`                                   | `TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl3_p8" target="_blank">vtbl3_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x3_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                                | `a.val[1]:a.val[0] -> Vn.16B`<br>`Zeros(64):a.val[2] -> Vn+1.16B`<br>`idx -> Vm.8B`                                   | `TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl3_mf8" target="_blank">vtbl3_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x3_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                          | `a.val[1]:a.val[0] -> Vn.16B`<br>`Zeros(64):a.val[2] -> Vn+1.16B`<br>`idx -> Vm.8B`                                   | `TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                 | `Vd.8B -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl4_s8" target="_blank">vtbl4_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t idx)</code>                                                   | `a.val[1]:a.val[0] -> Vn.16B`<br>`a.val[3]:a.val[2] -> Vn+1.16B`<br>`idx -> Vm.8B`                                    | `TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl4_u8" target="_blank">vtbl4_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                                | `a.val[1]:a.val[0] -> Vn.16B`<br>`a.val[3]:a.val[2] -> Vn+1.16B`<br>`idx -> Vm.8B`                                    | `TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl4_p8" target="_blank">vtbl4_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                                | `a.val[1]:a.val[0] -> Vn.16B`<br>`a.val[3]:a.val[2] -> Vn+1.16B`<br>`idx -> Vm.8B`                                    | `TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                 | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl4_mf8" target="_blank">vtbl4_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                          | `a.val[1]:a.val[0] -> Vn.16B`<br>`a.val[3]:a.val[2] -> Vn+1.16B`<br>`idx -> Vm.8B`                                    | `TBL Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                 | `Vd.8B -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1_s8" target="_blank">vqtbl1_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                                 | `t -> Vn.16B`<br>`idx -> Vm.8B`                                                                                       | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1q_s8" target="_blank">vqtbl1q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                             | `t -> Vn.16B`<br>`idx -> Vm.16B`                                                                                      | `TBL Vd.16B,{Vn.16B},Vm.16B`                                                                                        | `Vd.16B -> result` | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1_u8" target="_blank">vqtbl1_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                               | `t -> Vn.16B`<br>`idx -> Vm.8B`                                                                                       | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1q_u8" target="_blank">vqtbl1q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                           | `t -> Vn.16B`<br>`idx -> Vm.16B`                                                                                      | `TBL Vd.16B,{Vn.16B},Vm.16B`                                                                                        | `Vd.16B -> result` | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1_p8" target="_blank">vqtbl1_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                               | `t -> Vn.16B`<br>`idx -> Vm.8B`                                                                                       | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1q_p8" target="_blank">vqtbl1q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                           | `t -> Vn.16B`<br>`idx -> Vm.16B`                                                                                      | `TBL Vd.16B,{Vn.16B},Vm.16B`                                                                                        | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1_mf8" target="_blank">vqtbl1_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                         | `t -> Vn.16B`<br>`idx -> Vm.8B`                                                                                       | `TBL Vd.8B,{Vn.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1q_mf8" target="_blank">vqtbl1q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                     | `t -> Vn.16B`<br>`idx -> Vm.16B`                                                                                      | `TBL Vd.16B,{Vn.16B},Vm.16B`                                                                                        | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2_s8" target="_blank">vqtbl2_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                               | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.8B`                                                      | `TBL Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2q_s8" target="_blank">vqtbl2q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                           | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.16B`                                                     | `TBL Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2_u8" target="_blank">vqtbl2_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                             | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.8B`                                                      | `TBL Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2q_u8" target="_blank">vqtbl2q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.16B`                                                     | `TBL Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2_p8" target="_blank">vqtbl2_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                             | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.8B`                                                      | `TBL Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2q_p8" target="_blank">vqtbl2q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.16B`                                                     | `TBL Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2_mf8" target="_blank">vqtbl2_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                       | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.8B`                                                      | `TBL Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2q_mf8" target="_blank">vqtbl2q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                   | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.16B`                                                     | `TBL Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3_s8" target="_blank">vqtbl3_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                               | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.8B`                            | `TBL Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3q_s8" target="_blank">vqtbl3q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                           | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.16B`                           | `TBL Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3_u8" target="_blank">vqtbl3_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                             | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.8B`                            | `TBL Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3q_u8" target="_blank">vqtbl3q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.16B`                           | `TBL Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3_p8" target="_blank">vqtbl3_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                             | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.8B`                            | `TBL Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3q_p8" target="_blank">vqtbl3q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.16B`                           | `TBL Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3_mf8" target="_blank">vqtbl3_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                       | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.8B`                            | `TBL Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3q_mf8" target="_blank">vqtbl3q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                   | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.16B`                           | `TBL Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4_s8" target="_blank">vqtbl4_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                               | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.8B`  | `TBL Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4q_s8" target="_blank">vqtbl4q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                           | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.16B` | `TBL Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4_u8" target="_blank">vqtbl4_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                             | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.8B`  | `TBL Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4q_u8" target="_blank">vqtbl4q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.16B` | `TBL Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4_p8" target="_blank">vqtbl4_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                             | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.8B`  | `TBL Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4q_p8" target="_blank">vqtbl4q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.16B` | `TBL Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4_mf8" target="_blank">vqtbl4_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                                       | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.8B`  | `TBL Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B`                                                                               | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4q_mf8" target="_blank">vqtbl4q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>                                   | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.16B` | `TBL Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B`                                                                             | `Vd.16B -> result` | `A64`                     |

#### Extended table lookup

| Intrinsic                                                                                                                                                                                                                                                                                  | Argument preparation                                                                                                                   | AArch64 Instruction                                                                                                          | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|--------------------|---------------------------|
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx2_s8" target="_blank">vtbx2_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t idx)</code>                     | `b.val[1]:b.val[0] -> Vn.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                                                        | `TBX Vd.8B,{Vn.16B},Vm.8B`                                                                                                   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx2_u8" target="_blank">vtbx2_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                 | `b.val[1]:b.val[0] -> Vn.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                                                        | `TBX Vd.8B,{Vn.16B},Vm.8B`                                                                                                   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx2_p8" target="_blank">vtbx2_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                 | `b.val[1]:b.val[0] -> Vn.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                                                        | `TBX Vd.8B,{Vn.16B},Vm.8B`                                                                                                   | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx2_mf8" target="_blank">vtbx2_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>         | `b.val[1]:b.val[0] -> Vn.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                                                        | `TBX Vd.8B,{Vn.16B},Vm.8B`                                                                                                   | `Vd.8B -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx3_s8" target="_blank">vtbx3_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x3_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t idx)</code>                     | `b.val[1]:b.val[0] -> Vn.16B`<br>`Zeros(64):b.val[2] -> Vn+1.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                    | `MOVI Vtmp.8B,#24`<br>`CMHS Vtmp.8B,Vm.8B,Vtmp.8B`<br>`TBL Vtmp1.8B,{Vn.16B,Vn+1.16B},Vm.8`<br>`BIF Vd.8B,Vtmp1.8B,Vtmp.8B`  | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx3_u8" target="_blank">vtbx3_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x3_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                 | `b.val[1]:b.val[0] -> Vn.16B`<br>`Zeros(64):b.val[2] -> Vn+1.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                    | `MOVI Vtmp.8B,#24`<br>`CMHS Vtmp.8B,Vm.8B,Vtmp.8B`<br>`TBL Vtmp1.8B,{Vn.16B,Vn+1.16B},Vm.8B`<br>`BIF Vd.8B,Vtmp1.8B,Vtmp.8B` | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx3_p8" target="_blank">vtbx3_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x3_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                 | `b.val[1]:b.val[0] -> Vn.16B`<br>`Zeros(64):b.val[2] -> Vn+1.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                    | `MOVI Vtmp.8B,#24`<br>`CMHS Vtmp.8B,Vm.8B,Vtmp.8B`<br>`TBL Vtmp1.8B,{Vn.16B,Vn+1.16B},Vm.8B`<br>`BIF Vd.8B,Vtmp1.8B,Vtmp.8B` | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx3_mf8" target="_blank">vtbx3_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x3_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>         | `b.val[1]:b.val[0] -> Vn.16B`<br>`Zeros(64):b.val[2] -> Vn+1.16B`<br>`a -> Vd.8B`<br>`idx -> Vm.8B`                                    | `MOVI Vtmp.8B,#24`<br>`CMHS Vtmp.8B,Vm.8B,Vtmp.8B`<br>`TBL Vtmp1.8B,{Vn.16B,Vn+1.16B},Vm.8B`<br>`BIF Vd.8B,Vtmp1.8B,Vtmp.8B` | `Vd.8B -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx4_s8" target="_blank">vtbx4_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t idx)</code>                     | `b.val[1]:b.val[0] -> Vn.16B`<br>`b.val[3]:b.val[2] -> Vn+1.16B`<br>`a -> Vd.8B`<br>`c-> Vm.8B`                                        | `TBX Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx4_u8" target="_blank">vtbx4_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                 | `b.val[1]:b.val[0] -> Vn.16B`<br>`b.val[3]:b.val[2] -> Vn+1.16B`<br>`a -> Vd.8B`<br>`c-> Vm.8B`                                        | `TBX Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx4_p8" target="_blank">vtbx4_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                 | `b.val[1]:b.val[0] -> Vn.16B`<br>`b.val[3]:b.val[2] -> Vn+1.16B`<br>`a -> Vd.8B`<br>`c-> Vm.8B`                                        | `TBX Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx4_mf8" target="_blank">vtbx4_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>         | `b.val[1]:b.val[0] -> Vn.16B`<br>`b.val[3]:b.val[2] -> Vn+1.16B`<br>`a -> Vd.8B`<br>`c-> Vm.8B`                                        | `TBX Vd.8B,{Vn.16B,Vn+1.16B},Vm.8B`                                                                                          | `Vd.8B -> result`  | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1_s8" target="_blank">vqtbx1_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                   | `a -> Vd.8B`<br>`t -> Vn.16B`<br>`idx -> Vm.8B`                                                                                        | `TBX Vd.8B,{Vn.16B},Vm.8B`                                                                                                   | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1q_s8" target="_blank">vqtbx1q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>              | `a -> Vd.16B`<br>`t -> Vn.16B`<br>`idx -> Vm.16B`                                                                                      | `TBX Vd.16B,{Vn.16B},Vm.16B`                                                                                                 | `Vd.16B -> result` | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1_u8" target="_blank">vqtbx1_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                | `a -> Vd.8B`<br>`t -> Vn.16B`<br>`idx -> Vm.8B`                                                                                        | `TBX Vd.8B,{Vn.16B},Vm.8B`                                                                                                   | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1q_u8" target="_blank">vqtbx1q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>           | `a -> Vd.16B`<br>`t -> Vn.16B`<br>`idx -> Vm.16B`                                                                                      | `TBX Vd.16B,{Vn.16B},Vm.16B`                                                                                                 | `Vd.16B -> result` | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1_p8" target="_blank">vqtbx1_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                | `a -> Vd.8B`<br>`t -> Vn.16B`<br>`idx -> Vm.8B`                                                                                        | `TBX Vd.8B,{Vn.16B},Vm.8B`                                                                                                   | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1q_p8" target="_blank">vqtbx1q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>           | `a -> Vd.16B`<br>`t -> Vn.16B`<br>`idx -> Vm.16B`                                                                                      | `TBX Vd.16B,{Vn.16B},Vm.16B`                                                                                                 | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1_mf8" target="_blank">vqtbx1_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>        | `a -> Vd.8B`<br>`t -> Vn.16B`<br>`idx -> Vm.8B`                                                                                        | `TBX Vd.8B,{Vn.16B},Vm.8B`                                                                                                   | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1q_mf8" target="_blank">vqtbx1q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>   | `a -> Vd.16B`<br>`t -> Vn.16B`<br>`idx -> Vm.16B`                                                                                      | `TBX Vd.16B,{Vn.16B},Vm.16B`                                                                                                 | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2_s8" target="_blank">vqtbx2_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                 | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`                                                       | `TBX Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2q_s8" target="_blank">vqtbx2q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>            | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B`                                                     | `TBX Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2_u8" target="_blank">vqtbx2_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>              | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`                                                       | `TBX Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2q_u8" target="_blank">vqtbx2q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B`                                                     | `TBX Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2_p8" target="_blank">vqtbx2_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>              | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`                                                       | `TBX Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2q_p8" target="_blank">vqtbx2q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B`                                                     | `TBX Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2_mf8" target="_blank">vqtbx2_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>      | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`                                                       | `TBX Vd.8B,{Vn.16B - Vn+1.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2q_mf8" target="_blank">vqtbx2q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x2_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code> | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B`                                                     | `TBX Vd.16B,{Vn.16B - Vn+1.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3_s8" target="_blank">vqtbx3_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                 | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`                             | `TBX Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3q_s8" target="_blank">vqtbx3q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>            | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B`                           | `TBX Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3_u8" target="_blank">vqtbx3_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>              | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`                             | `TBX Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3q_u8" target="_blank">vqtbx3q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B`                           | `TBX Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3_p8" target="_blank">vqtbx3_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>              | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`                             | `TBX Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3q_p8" target="_blank">vqtbx3q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B`                           | `TBX Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3_mf8" target="_blank">vqtbx3_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>      | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`                             | `TBX Vd.8B,{Vn.16B - Vn+2.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3q_mf8" target="_blank">vqtbx3q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x3_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code> | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B`                           | `TBX Vd.16B,{Vn.16B - Vn+2.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4_s8" target="_blank">vqtbx4_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>                 | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`   | `TBX Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4q_s8" target="_blank">vqtbx4q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>            | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B` | `TBX Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4_u8" target="_blank">vqtbx4_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>              | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`   | `TBX Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4q_u8" target="_blank">vqtbx4q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B` | `TBX Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4_p8" target="_blank">vqtbx4_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>              | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`   | `TBX Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4q_p8" target="_blank">vqtbx4q_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code>         | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B` | `TBX Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4_mf8" target="_blank">vqtbx4_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t idx)</code>      | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.8B`<br>`a -> Vd.8B`   | `TBX Vd.8B,{Vn.16B - Vn+3.16B},Vm.8B`                                                                                        | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4q_mf8" target="_blank">vqtbx4q_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16x4_t t,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t idx)</code> | `t.val[0] -> Vn.16B`<br>`t.val[1] -> Vn+1.16B`<br>`t.val[2] -> Vn+2.16B`<br>`t.val[3] -> Vn+3.16B`<br>`idx -> Vm.16B`<br>`a -> Vd.16B` | `TBX Vd.16B,{Vn.16B - Vn+3.16B},Vm.16B`                                                                                      | `Vd.16B -> result` | `A64`                     |

#### Lookup table read with 2-bit indices

| Intrinsic                                                                                                                                                                                                                                                                                               | Argument preparation                              | AArch64 Instruction                 | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------|-------------------------------------|--------------------|---------------------------|
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_u8" target="_blank">vluti2_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>               | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_u8" target="_blank">vluti2_laneq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>            | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_u8" target="_blank">vluti2q_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>            | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_u8" target="_blank">vluti2q_laneq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>         | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_s8" target="_blank">vluti2_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>                 | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_s8" target="_blank">vluti2_laneq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>              | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_s8" target="_blank">vluti2q_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>              | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_s8" target="_blank">vluti2q_laneq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>           | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_p8" target="_blank">vluti2_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>               | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_p8" target="_blank">vluti2_laneq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>            | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_p8" target="_blank">vluti2q_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>            | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_p8" target="_blank">vluti2q_laneq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>         | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_mf8" target="_blank">vluti2_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>         | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_mf8" target="_blank">vluti2_laneq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>      | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_mf8" target="_blank">vluti2q_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>      | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_mf8" target="_blank">vluti2q_laneq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>   | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI2 Vd.16B, {Vn.16B}, Vm[index]` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_u16" target="_blank">vluti2_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>            | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 3`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_u16" target="_blank">vluti2_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>         | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 7`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_u16" target="_blank">vluti2q_lane_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>          | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 3`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_u16" target="_blank">vluti2q_laneq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>       | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 7`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_s16" target="_blank">vluti2_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>              | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 3`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_s16" target="_blank">vluti2_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>           | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 7`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_s16" target="_blank">vluti2q_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>            | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 3`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_s16" target="_blank">vluti2q_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>         | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 7`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_f16" target="_blank">vluti2_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>          | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 3`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_f16" target="_blank">vluti2_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>       | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 7`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_f16" target="_blank">vluti2q_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>        | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 3`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_f16" target="_blank">vluti2q_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>     | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 7`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_bf16" target="_blank">vluti2_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>      | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 3`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_bf16" target="_blank">vluti2_laneq_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>   | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 7`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_bf16" target="_blank">vluti2q_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>    | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 3`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_bf16" target="_blank">vluti2q_laneq_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code> | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 7`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_p16" target="_blank">vluti2_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>            | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 3`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_p16" target="_blank">vluti2_laneq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>         | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 7`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_p16" target="_blank">vluti2q_lane_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>          | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 3`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_p16" target="_blank">vluti2q_laneq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>       | `vn -> Vn.8H`<br>`vm -> Vm`<br>`0 <= index <= 7`  | `LUTI2 Vd.8H, {Vn.8H}, Vm[index]`   | `Vd.8H -> result`  | `A64`                     |

#### Lookup table read with 4-bit indices

| Intrinsic                                                                                                                                                                                                                                                                                                       | Argument preparation                                                              | AArch64 Instruction                        | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|--------------------------------------------|--------------------|---------------------------|
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_u8" target="_blank">vluti4q_lane_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>                    | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 0`                                 | `LUTI4 Vd.16B, {Vn.16B}, Vm[index]`        | `Vd.16B -> result` | `A64`                     |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_u8" target="_blank">vluti4q_laneq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>                 | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1`                                 | `LUTI4 Vd.16B, {Vn.16B}, Vm[index]`        | `Vd.16B -> result` | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_s8" target="_blank">vluti4q_lane_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>                      | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 0`                                 | `LUTI4 Vd.16B, {Vn.16B}, Vm[index]`        | `Vd.16B -> result` | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_s8" target="_blank">vluti4q_laneq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>                   | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1`                                 | `LUTI4 Vd.16B, {Vn.16B}, Vm[index]`        | `Vd.16B -> result` | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_p8" target="_blank">vluti4q_lane_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>                    | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 0`                                 | `LUTI4 Vd.16B, {Vn.16B}, Vm[index]`        | `Vd.16B -> result` | `A64`                     |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_p8" target="_blank">vluti4q_laneq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>                 | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1`                                 | `LUTI4 Vd.16B, {Vn.16B}, Vm[index]`        | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_mf8" target="_blank">vluti4q_lane_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>              | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 0`                                 | `LUTI4 Vd.16B, {Vn.16B}, Vm[index]`        | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_mf8" target="_blank">vluti4q_laneq_mf8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>           | `vn -> Vn.16B`<br>`vm -> Vm`<br>`0 <= index <= 1`                                 | `LUTI4 Vd.16B, {Vn.16B}, Vm[index]`        | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_u16_x2" target="_blank">vluti4q_lane_u16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>          | `vn.val[0] -> Vn1.8H`<br>`vn.val[1] -> Vn2.8H`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI4 Vd.8H, {Vn1.8H, Vn2.8H}, Vm[index]` | `Vd.8H -> result`  | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_u16_x2" target="_blank">vluti4q_laneq_u16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>       | `vn.val[0] -> Vn1.8H`<br>`vn.val[1] -> Vn2.8H`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI4 Vd.8H, {Vn1.8H, Vn2.8H}, Vm[index]` | `Vd.8H -> result`  | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_s16_x2" target="_blank">vluti4q_lane_s16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>            | `vn.val[0] -> Vn1.8H`<br>`vn.val[1] -> Vn2.8H`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI4 Vd.8H, {Vn1.8H, Vn2.8H}, Vm[index]` | `Vd.8H -> result`  | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_s16_x2" target="_blank">vluti4q_laneq_s16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>         | `vn.val[0] -> Vn1.8H`<br>`vn.val[1] -> Vn2.8H`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI4 Vd.8H, {Vn1.8H, Vn2.8H}, Vm[index]` | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_f16_x2" target="_blank">vluti4q_lane_f16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>        | `vn.val[0] -> Vn1.8H`<br>`vn.val[1] -> Vn2.8H`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI4 Vd.8H, {Vn1.8H, Vn2.8H}, Vm[index]` | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_f16_x2" target="_blank">vluti4q_laneq_f16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>     | `vn.val[0] -> Vn1.8H`<br>`vn.val[1] -> Vn2.8H`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI4 Vd.8H, {Vn1.8H, Vn2.8H}, Vm[index]` | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_bf16_x2" target="_blank">vluti4q_lane_bf16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>    | `vn.val[0] -> Vn1.8H`<br>`vn.val[1] -> Vn2.8H`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI4 Vd.8H, {Vn1.8H, Vn2.8H}, Vm[index]` | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_bf16_x2" target="_blank">vluti4q_laneq_bf16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code> | `vn.val[0] -> Vn1.8H`<br>`vn.val[1] -> Vn2.8H`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI4 Vd.8H, {Vn1.8H, Vn2.8H}, Vm[index]` | `Vd.8H -> result`  | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_p16_x2" target="_blank">vluti4q_lane_p16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>          | `vn.val[0] -> Vn1.8H`<br>`vn.val[1] -> Vn2.8H`<br>`vm -> Vm`<br>`0 <= index <= 1` | `LUTI4 Vd.8H, {Vn1.8H, Vn2.8H}, Vm[index]` | `Vd.8H -> result`  | `A64`                     |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_p16_x2" target="_blank">vluti4q_laneq_p16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int index)</code>       | `vn.val[0] -> Vn1.8H`<br>`vn.val[1] -> Vn2.8H`<br>`vm -> Vm`<br>`0 <= index <= 3` | `LUTI4 Vd.8H, {Vn1.8H, Vn2.8H}, Vm[index]` | `Vd.8H -> result`  | `A64`                     |

## Crypto

### Cryptography

#### AES

| Intrinsic                                                                                                                                                                                                                               | Argument preparation                | AArch64 Instruction    | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|------------------------|--------------------|---------------------------|
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaeseq_u8" target="_blank">vaeseq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t data,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t key)</code> | `data -> Vd.16B`<br>`key -> Vn.16B` | `AESE Vd.16B,Vn.16B`   | `Vd.16B -> result` | `A32/A64`                 |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaesdq_u8" target="_blank">vaesdq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t data,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t key)</code> | `data -> Vd.16B`<br>`key -> Vn.16B` | `AESD Vd.16B,Vn.16B`   | `Vd.16B -> result` | `A32/A64`                 |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaesmcq_u8" target="_blank">vaesmcq_u8</a>(uint8x16_t data)</code>                                                                        | `data -> Vn.16B`                    | `AESMC Vd.16B,Vn.16B`  | `Vd.16B -> result` | `A32/A64`                 |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaesimcq_u8" target="_blank">vaesimcq_u8</a>(uint8x16_t data)</code>                                                                      | `data -> Vn.16B`                    | `AESIMC Vd.16B,Vn.16B` | `Vd.16B -> result` | `A32/A64`                 |

#### SHA1

| Intrinsic                                                                                                                                                                                                                                                                                      | Argument preparation                                   | AArch64 Instruction         | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------|-----------------------------|-------------------|---------------------------|
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1cq_u32" target="_blank">vsha1cq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t hash_abcd,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t hash_e,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t wk)</code>   | `hash_abcd -> Qd`<br>`hash_e -> Sn`<br>`wk -> Vm.4S`   | `SHA1C Qd,Sn,Vm.4S`         | `Qd -> result`    | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1pq_u32" target="_blank">vsha1pq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t hash_abcd,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t hash_e,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t wk)</code>   | `hash_abcd -> Qd`<br>`hash_e -> Sn`<br>`wk -> Vm.4S`   | `SHA1P Qd,Sn,Vm.4S`         | `Qd -> result`    | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1mq_u32" target="_blank">vsha1mq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t hash_abcd,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t hash_e,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t wk)</code>   | `hash_abcd -> Qd`<br>`hash_e -> Sn`<br>`wk -> Vm.4S`   | `SHA1M Qd,Sn,Vm.4S`         | `Qd -> result`    | `A32/A64`                 |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1h_u32" target="_blank">vsha1h_u32</a>(uint32_t hash_e)</code>                                                                                                                                 | `hash_e -> Sn`                                         | `SHA1H Sd,Sn`               | `Sd -> result`    | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1su0q_u32" target="_blank">vsha1su0q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t w0_3,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t w4_7,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t w8_11)</code> | `w0_3 -> Vd.4S`<br>`w4_7 -> Vn.4S`<br>`w8_11 -> Vm.4S` | `SHA1SU0 Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1su1q_u32" target="_blank">vsha1su1q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t tw0_3,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t w12_15)</code>                                            | `tw0_3 -> Vd.4S`<br>`w12_15 -> Vn.4S`                  | `SHA1SU1 Vd.4S,Vn.4S`       | `Vd.4S -> result` | `A32/A64`                 |

#### SHA256

| Intrinsic                                                                                                                                                                                                                                                                                               | Argument preparation                                      | AArch64 Instruction           | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------|-------------------------------|-------------------|---------------------------|
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha256hq_u32" target="_blank">vsha256hq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t hash_abcd,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t hash_efgh,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t wk)</code>   | `hash_abcd -> Qd`<br>`hash_efgh -> Qn`<br>`wk -> Vm.4S`   | `SHA256H Qd,Qn,Vm.4S`         | `Qd -> result`    | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha256h2q_u32" target="_blank">vsha256h2q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t hash_efgh,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t hash_abcd,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t wk)</code> | `hash_efgh -> Qd`<br>`hash_abcd -> Qn`<br>`wk -> Vm.4S`   | `SHA256H2 Qd,Qn,Vm.4S`        | `Qd -> result`    | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha256su0q_u32" target="_blank">vsha256su0q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t w0_3,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t w4_7)</code>                                                    | `w0_3 -> Vd.4S`<br>`w4_7 -> Vn.4S`                        | `SHA256SU0 Vd.4S,Vn.4S`       | `Vd.4S -> result` | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha256su1q_u32" target="_blank">vsha256su1q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t tw0_3,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t w8_11,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t w12_15)</code>   | `tw0_3 -> Vd.4S`<br>`w8_11 -> Vn.4S`<br>`w12_15 -> Vm.4S` | `SHA256SU1 Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `A32/A64`                 |

### Vector arithmetic

#### Polynomial

##### Polynomial multiply

| Intrinsic                                                                                                                                                                                                                                   | Argument preparation         | AArch64 Instruction        | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|----------------------------|-------------------|---------------------------|
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_p64" target="_blank">vmull_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64_t b)</code>               | `a -> Vn.1D`<br>`b -> Vm.1D` | `PMULL Vd.1Q,Vn.1D,Vm.1D`  | `Vd.1Q -> result` | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_p64" target="_blank">vmull_high_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `PMULL2 Vd.1Q,Vn.2D,Vm.2D` | `Vd.1Q -> result` | `A32/A64`                 |

##### Polynomial addition

| Intrinsic                                                                                                                                                                                                                          | Argument preparation           | AArch64 Instruction        | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|----------------------------|--------------------|---------------------------|
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_p8" target="_blank">vadd_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x8_t b)</code>        | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_p16" target="_blank">vadd_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x4_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_p64" target="_blank">vadd_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x1_t b)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`   | `EOR Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_p8" target="_blank">vaddq_p8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly8x16_t b)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_p16" target="_blank">vaddq_p16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly16x8_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_p64" target="_blank">vaddq_p64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly64x2_t b)</code> | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_p128" target="_blank">vaddq_p128</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; poly128_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; poly128_t b)</code>  | `a -> Vn.16B`<br>`b -> Vm.16B` | `EOR Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |

## CRC32

### Cryptography

#### CRC32

| Intrinsic                                                                                                                                                                                                                    | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32b" target="_blank">__crc32b</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>    | `a -> Wn`<br>`b -> Wm` | `CRC32B Wd,Wn,Wm`     | `Wd -> result` | `A32/A64`                 |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32h" target="_blank">__crc32h</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code>   | `a -> Wn`<br>`b -> Wm` | `CRC32H Wd,Wn,Wm`     | `Wd -> result` | `A32/A64`                 |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32w" target="_blank">__crc32w</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code>   | `a -> Wn`<br>`b -> Wm` | `CRC32W Wd,Wn,Wm`     | `Wd -> result` | `A32/A64`                 |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32d" target="_blank">__crc32d</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code>   | `a -> Wn`<br>`b -> Xm` | `CRC32X Wd,Wn,Xm`     | `Wd -> result` | `A32/A64`                 |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32cb" target="_blank">__crc32cb</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8_t b)</code>  | `a -> Wn`<br>`b -> Wm` | `CRC32CB Wd,Wn,Wm`    | `Wd -> result` | `A32/A64`                 |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32ch" target="_blank">__crc32ch</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t b)</code> | `a -> Wn`<br>`b -> Wm` | `CRC32CH Wd,Wn,Wm`    | `Wd -> result` | `A32/A64`                 |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32cw" target="_blank">__crc32cw</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t b)</code> | `a -> Wn`<br>`b -> Wm` | `CRC32CW Wd,Wn,Wm`    | `Wd -> result` | `A32/A64`                 |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32cd" target="_blank">__crc32cd</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t b)</code> | `a -> Wn`<br>`b -> Xm` | `CRC32CX Wd,Wn,Xm`    | `Wd -> result` | `A32/A64`                 |

## sqrdmlah intrinsics (From ARMv8.1-A)

### Vector arithmetic

#### Multiply

##### Saturating multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                        | Argument preparation                         | AArch64 Instruction          | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|------------------------------|-------------------|---------------------------|
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_s16" target="_blank">vqrdmlah_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.4H` | `SQRDMLAH Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_s32" target="_blank">vqrdmlah_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.2S` | `SQRDMLAH Vd.2S,Vn.2S,Vm.2S` | `Vd.2S -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_s16" target="_blank">vqrdmlahq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.8H` | `SQRDMLAH Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_s32" target="_blank">vqrdmlahq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S` | `SQRDMLAH Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_s16" target="_blank">vqrdmlsh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t c)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.4H` | `SQRDMLSH Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_s32" target="_blank">vqrdmlsh_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t c)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`c -> Vm.2S` | `SQRDMLSH Vd.2S,Vn.2S,Vm.2S` | `Vd.2S -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_s16" target="_blank">vqrdmlshq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.8H` | `SQRDMLSH Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_s32" target="_blank">vqrdmlshq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S` | `SQRDMLSH Vd.4S,Vn.4S,Vm.4S` | `Vd.4S -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahh_s16" target="_blank">vqrdmlahh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>         | `a -> Hd`<br>`b -> Hn`<br>`c -> Hm`          | `SQRDMLSH Hd,Hn,Hm`          | `Hd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahs_s32" target="_blank">vqrdmlahs_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>         | `a -> Sd`<br>`b -> Sn`<br>`c -> Sm`          | `SQRDMLSH Sd,Sn,Sm`          | `Sd -> result`    | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshh_s16" target="_blank">vqrdmlshh_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t c)</code>         | `a -> Hd`<br>`b -> Hn`<br>`c -> Hm`          | `SQRDMLSH Hd,Hn,Hm`          | `Hd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshs_s32" target="_blank">vqrdmlshs_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t c)</code>         | `a -> Sd`<br>`b -> Sn`<br>`c -> Sm`          | `SQRDMLSH Sd,Sn,Sm`          | `Sd -> result`    | `A64`                     |

##### Saturating multiply-accumulate by element

| Intrinsic                                                                                                                                                                                                                                                                                                                                | Argument preparation                                             | AArch64 Instruction               | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|-----------------------------------|-------------------|---------------------------|
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_lane_s16" target="_blank">vqrdmlah_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQRDMLAH Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_lane_s16" target="_blank">vqrdmlahq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQRDMLAH Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_laneq_s16" target="_blank">vqrdmlah_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQRDMLAH Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_laneq_s16" target="_blank">vqrdmlahq_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQRDMLAH Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_lane_s32" target="_blank">vqrdmlah_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQRDMLAH Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_lane_s32" target="_blank">vqrdmlahq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQRDMLAH Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_laneq_s32" target="_blank">vqrdmlah_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQRDMLAH Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_laneq_s32" target="_blank">vqrdmlahq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQRDMLAH Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_lane_s16" target="_blank">vqrdmlsh_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQRDMLSH Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_lane_s16" target="_blank">vqrdmlshq_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `SQRDMLSH Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_laneq_s16" target="_blank">vqrdmlsh_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQRDMLSH Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_laneq_s16" target="_blank">vqrdmlshq_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `SQRDMLSH Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_lane_s32" target="_blank">vqrdmlsh_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQRDMLSH Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_lane_s32" target="_blank">vqrdmlshq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`v -> Vm.2S`<br>`0 <= lane <= 1` | `SQRDMLSH Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_laneq_s32" target="_blank">vqrdmlsh_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQRDMLSH Vd.2S,Vn.2S,Vm.S[lane]` | `Vd.2S -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_laneq_s32" target="_blank">vqrdmlshq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.2S`<br>`b -> Vn.2S`<br>`v -> Vm.4S`<br>`0 <= lane <= 3` | `SQRDMLSH Vd.4S,Vn.4S,Vm.S[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahh_lane_s16" target="_blank">vqrdmlahh_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Hd`<br>`b -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`       | `SQRDMLAH Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahh_laneq_s16" target="_blank">vqrdmlahh_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Hd`<br>`b -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`       | `SQRDMLAH Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahs_lane_s32" target="_blank">vqrdmlahs_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Sd`<br>`b -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`       | `SQRDMLAH Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahs_laneq_s32" target="_blank">vqrdmlahs_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Sd`<br>`b -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`       | `SQRDMLAH Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshh_lane_s16" target="_blank">vqrdmlshh_lane_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Hd`<br>`b -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`       | `SQRDMLSH Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshh_laneq_s16" target="_blank">vqrdmlshh_laneq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Hd`<br>`b -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`       | `SQRDMLSH Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshs_lane_s32" target="_blank">vqrdmlshs_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Sd`<br>`b -> Sn`<br>`v -> Vm.2S`<br>`0 <= lane <= 1`       | `SQRDMLSH Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshs_laneq_s32" target="_blank">vqrdmlshs_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Sd`<br>`b -> Sn`<br>`v -> Vm.4S`<br>`0 <= lane <= 3`       | `SQRDMLSH Sd,Sn,Vm.S[lane]`       | `Sd -> result`    | `A64`                     |

## fp16 scalar intrinsics (available through <arm_fp16.h> from ARMv8.2-A)

### Vector arithmetic

#### Absolute

##### Absolute value

| Intrinsic                                                                                                                                                 | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsh_f16" target="_blank">vabsh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FABS Hd,Hn`          | `Hd -> result` | `A32/A64`                 |

##### Absolute difference

| Intrinsic                                                                                                                                                                                                                       | Argument preparation   | AArch64 Instruction      | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|--------------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdh_f16" target="_blank">vabdh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FABD (scalar) Hd,Hn,Hm` | `Hd -> result` | `A64`                     |

#### Reciprocal

##### Reciprocal estimate

| Intrinsic                                                                                                                                                     | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeh_f16" target="_blank">vrecpeh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FRECPE Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpxh_f16" target="_blank">vrecpxh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FRECPX Hd,Hn`        | `Hd -> result` | `A64`                     |

##### Reciprocal square-root estimate

| Intrinsic                                                                                                                                                                                                                             | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteh_f16" target="_blank">vrsqrteh_f16</a>(float16_t a)</code>                                                                       | `a -> Hn`              | `FRSQRTE Hd,Hn`       | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsh_f16" target="_blank">vrsqrtsh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FRSQRTS Hd,Hn,Hm`    | `Hd -> result` | `A64`                     |

##### Reciprocal step

| Intrinsic                                                                                                                                                                                                                           | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsh_f16" target="_blank">vrecpsh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FRECPS Hd,Hn,Hm`     | `Hd -> result` | `A64`                     |

#### Rounding

| Intrinsic                                                                                                                                                   | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndh_f16" target="_blank">vrndh_f16</a>(float16_t a)</code>   | `a -> Hn`              | `FRINTZ Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndah_f16" target="_blank">vrndah_f16</a>(float16_t a)</code> | `a -> Hn`              | `FRINTA Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndih_f16" target="_blank">vrndih_f16</a>(float16_t a)</code> | `a -> Hn`              | `FRINTI Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmh_f16" target="_blank">vrndmh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FRINTM Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnh_f16" target="_blank">vrndnh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FRINTN Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndph_f16" target="_blank">vrndph_f16</a>(float16_t a)</code> | `a -> Hn`              | `FRINTP Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndxh_f16" target="_blank">vrndxh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FRINTX Hd,Hn`        | `Hd -> result` | `A32/A64`                 |

#### Square root

| Intrinsic                                                                                                                                                   | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrth_f16" target="_blank">vsqrth_f16</a>(float16_t a)</code> | `a -> Hn`              | `FSQRT Hd,Hn`         | `Hd -> result` | `A32/A64`                 |

#### Add

##### Addition

| Intrinsic                                                                                                                                                                                                                       | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddh_f16" target="_blank">vaddh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FADD Hd,Hn,Hm`       | `Hd -> result` | `A32/A64`                 |

#### Division

| Intrinsic                                                                                                                                                                                                                       | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivh_f16" target="_blank">vdivh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FDIV Hd,Hn,Hm`       | `Hd -> result` | `A32/A64`                 |

#### Maximum

| Intrinsic                                                                                                                                                                                                                           | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxh_f16" target="_blank">vmaxh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>     | `a -> Hn`<br>`b -> Hm` | `FMAX Hd,Hn,Hm`       | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmh_f16" target="_blank">vmaxnmh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FMAXNM Hd,Hn,Hm`     | `Hd -> result` | `A32/A64`                 |

#### Minimum

| Intrinsic                                                                                                                                                                                                                           | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminh_f16" target="_blank">vminh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code>     | `a -> Hn`<br>`b -> Hm` | `FMIN Hd,Hn,Hm`       | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmh_f16" target="_blank">vminnmh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FMINNM Hd,Hn,Hm`     | `Hd -> result` | `A32/A64`                 |

#### Multiply

##### Multiplication

| Intrinsic                                                                                                                                                                                                                       | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulh_f16" target="_blank">vmulh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FMUL Hd,Hn,Hm`       | `Hd -> result` | `A32/A64`                 |

##### Multiply extended

| Intrinsic                                                                                                                                                                                                                         | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxh_f16" target="_blank">vmulxh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FMULX Hd,Hn,Hm`      | `Hd -> result` | `A64`                     |

##### Fused multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                | Argument preparation                | AArch64 Instruction   | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmah_f16" target="_blank">vfmah_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t c)</code> | `b -> Hn`<br>`c -> Hm`<br>`a -> Ha` | `FMADD Hd,Hn,Hm,Ha`   | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsh_f16" target="_blank">vfmsh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t c)</code> | `b -> Hn`<br>`c -> Hm`<br>`a -> Ha` | `FMSUB Hd,Hn,Hm,Ha`   | `Hd -> result` | `A32/A64`                 |

#### Subtract

##### Subtraction

| Intrinsic                                                                                                                                                                                                                       | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubh_f16" target="_blank">vsubh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FSUB Hd,Hn,Hm`       | `Hd -> result` | `A32/A64`                 |

### Compare

#### Bitwise equal to zero

| Intrinsic                                                                                                                                                  | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzh_f16" target="_blank">vceqzh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FCMEQ Hd,Hn,#0`      | `Hd -> result` | `A64`                     |

#### Greater than or equal to zero

| Intrinsic                                                                                                                                                  | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezh_f16" target="_blank">vcgezh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FCMGE Hd,Hn,#0`      | `Hd -> result` | `A64`                     |

#### Greater than zero

| Intrinsic                                                                                                                                                  | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzh_f16" target="_blank">vcgtzh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FCMGT Hd,Hn,#0`      | `Hd -> result` | `A64`                     |

#### Less than or equal to zero

| Intrinsic                                                                                                                                                  | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezh_f16" target="_blank">vclezh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FCMLE Hd,Hn,#0`      | `Hd -> result` | `A64`                     |

#### Less than zero

| Intrinsic                                                                                                                                                  | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzh_f16" target="_blank">vcltzh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FCMLT Hd,Hn,#0`      | `Hd -> result` | `A64`                     |

#### Absolute greater than or equal to

| Intrinsic                                                                                                                                                                                                                        | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcageh_f16" target="_blank">vcageh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FACGE Hd,Hn,Hm`      | `Hd -> result` | `A64`                     |

#### Absolute greater than

| Intrinsic                                                                                                                                                                                                                        | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagth_f16" target="_blank">vcagth_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FACGT Hd,Hn,Hm`      | `Hd -> result` | `A64`                     |

#### Absolute less than or equal to

| Intrinsic                                                                                                                                                                                                                        | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaleh_f16" target="_blank">vcaleh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FACGE Hd,Hn,Hm`      | `Hd -> result` | `A64`                     |

#### Absolute less than

| Intrinsic                                                                                                                                                                                                                        | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalth_f16" target="_blank">vcalth_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FACGT Hd,Hn,Hm`      | `Hd -> result` | `A64`                     |

#### Equal to

| Intrinsic                                                                                                                                                                                                                      | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqh_f16" target="_blank">vceqh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FCMEQ Hd,Hn,Hm`      | `Hd -> result` | `A64`                     |

#### Greater than or equal to

| Intrinsic                                                                                                                                                                                                                      | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeh_f16" target="_blank">vcgeh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FCMGE Hd,Hn,Hm`      | `Hd -> result` | `A64`                     |

#### Greater than

| Intrinsic                                                                                                                                                                                                                      | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgth_f16" target="_blank">vcgth_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FCMGT Hd,Hn,Hm`      | `Hd -> result` | `A64`                     |

#### Less than or equal to

| Intrinsic                                                                                                                                                                                                                      | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleh_f16" target="_blank">vcleh_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FCMGE Hd,Hn,Hm`      | `Hd -> result` | `A64`                     |

#### Less than

| Intrinsic                                                                                                                                                                                                                      | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclth_f16" target="_blank">vclth_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b)</code> | `a -> Hn`<br>`b -> Hm` | `FCMGT Hd,Hn,Hm`      | `Hd -> result` | `A64`                     |

### Data type conversion

#### Conversions

| Intrinsic                                                                                                                                                                                                                                  | Argument preparation        | AArch64 Instruction   | Result         | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_s16" target="_blank">vcvth_f16_s16</a>(int16_t a)</code>                                                                            | `a -> Hn`                   | `SCVTF Hd,Hn`         | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_s32" target="_blank">vcvth_f16_s32</a>(int32_t a)</code>                                                                            | `a -> Hn`                   | `SCVTF Hd,Hn`         | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_s64" target="_blank">vcvth_f16_s64</a>(int64_t a)</code>                                                                            | `a -> Hn`                   | `SCVTF Hd,Hn`         | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_u16" target="_blank">vcvth_f16_u16</a>(uint16_t a)</code>                                                                           | `a -> Hn`                   | `UCVTF Hd,Hn`         | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_u32" target="_blank">vcvth_f16_u32</a>(uint32_t a)</code>                                                                           | `a -> Hn`                   | `UCVTF Hd,Hn`         | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_u64" target="_blank">vcvth_f16_u64</a>(uint64_t a)</code>                                                                           | `a -> Hn`                   | `UCVTF Hd,Hn`         | `Hd -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_s16_f16" target="_blank">vcvth_s16_f16</a>(float16_t a)</code>                                                                            | `a -> Hn`                   | `FCVTZS Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_s32_f16" target="_blank">vcvth_s32_f16</a>(float16_t a)</code>                                                                            | `a -> Hn`                   | `FCVTZS Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_s64_f16" target="_blank">vcvth_s64_f16</a>(float16_t a)</code>                                                                            | `a -> Hn`                   | `FCVTZS Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_u16_f16" target="_blank">vcvth_u16_f16</a>(float16_t a)</code>                                                                           | `a -> Hn`                   | `FCVTZU Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_u32_f16" target="_blank">vcvth_u32_f16</a>(float16_t a)</code>                                                                           | `a -> Hn`                   | `FCVTZU Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_u64_f16" target="_blank">vcvth_u64_f16</a>(float16_t a)</code>                                                                           | `a -> Hn`                   | `FCVTZU Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_s16_f16" target="_blank">vcvtah_s16_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTAS Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_s32_f16" target="_blank">vcvtah_s32_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTAS Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_s64_f16" target="_blank">vcvtah_s64_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTAS Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_u16_f16" target="_blank">vcvtah_u16_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTAU Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_u32_f16" target="_blank">vcvtah_u32_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTAU Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_u64_f16" target="_blank">vcvtah_u64_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTAU Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_s16_f16" target="_blank">vcvtmh_s16_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTMS Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_s32_f16" target="_blank">vcvtmh_s32_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTMS Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_s64_f16" target="_blank">vcvtmh_s64_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTMS Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_u16_f16" target="_blank">vcvtmh_u16_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTMU Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_u32_f16" target="_blank">vcvtmh_u32_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTMU Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_u64_f16" target="_blank">vcvtmh_u64_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTMU Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_s16_f16" target="_blank">vcvtnh_s16_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTNS Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_s32_f16" target="_blank">vcvtnh_s32_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTNS Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_s64_f16" target="_blank">vcvtnh_s64_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTNS Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_u16_f16" target="_blank">vcvtnh_u16_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTNU Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_u32_f16" target="_blank">vcvtnh_u32_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTNU Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_u64_f16" target="_blank">vcvtnh_u64_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTNU Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_s16_f16" target="_blank">vcvtph_s16_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTPS Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_s32_f16" target="_blank">vcvtph_s32_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTPS Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_s64_f16" target="_blank">vcvtph_s64_f16</a>(float16_t a)</code>                                                                          | `a -> Hn`                   | `FCVTPS Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_u16_f16" target="_blank">vcvtph_u16_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTPU Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_u32_f16" target="_blank">vcvtph_u32_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTPU Hd,Hn`        | `Hd -> result` | `A32/A64`                 |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_u64_f16" target="_blank">vcvtph_u64_f16</a>(float16_t a)</code>                                                                         | `a -> Hn`                   | `FCVTPU Hd,Hn`        | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_s16" target="_blank">vcvth_n_f16_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Hn`<br>`1 <= n <= 16` | `SCVTF Hd,Hn,#n`      | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_s32" target="_blank">vcvth_n_f16_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Hn`<br>`1 <= n <= 16` | `SCVTF Hd,Hn,#n`      | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_s64" target="_blank">vcvth_n_f16_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Hn`<br>`1 <= n <= 16` | `SCVTF Hd,Hn,#n`      | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_u16" target="_blank">vcvth_n_f16_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Hn`<br>`1 <= n <= 16` | `UCVTF Hd,Hn,#n`      | `Hd -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_u32" target="_blank">vcvth_n_f16_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Hn`<br>`1 <= n <= 16` | `UCVTF Hd,Hn,#n`      | `Hd -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_u64" target="_blank">vcvth_n_f16_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Hn`<br>`1 <= n <= 16` | `UCVTF Hd,Hn,#n`      | `Hd -> result` | `A64`                     |
| <code>int16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_s16_f16" target="_blank">vcvth_n_s16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Hn`<br>`1 <= n <= 16` | `FCVTZS Hd,Hn,#n`     | `Hd -> result` | `A64`                     |
| <code>int32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_s32_f16" target="_blank">vcvth_n_s32_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Hn`<br>`1 <= n <= 16` | `FCVTZS Hd,Hn,#n`     | `Hd -> result` | `A32/A64`                 |
| <code>int64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_s64_f16" target="_blank">vcvth_n_s64_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Hn`<br>`1 <= n <= 16` | `FCVTZS Hd,Hn,#n`     | `Hd -> result` | `A64`                     |
| <code>uint16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_u16_f16" target="_blank">vcvth_n_u16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Hn`<br>`1 <= n <= 16` | `FCVTZU Hd,Hn,#n`     | `Hd -> result` | `A64`                     |
| <code>uint32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_u32_f16" target="_blank">vcvth_n_u32_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Hn`<br>`1 <= n <= 16` | `FCVTZU Hd,Hn,#n`     | `Hd -> result` | `A32/A64`                 |
| <code>uint64_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_u64_f16" target="_blank">vcvth_n_u64_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Hn`<br>`1 <= n <= 16` | `FCVTZU Hd,Hn,#n`     | `Hd -> result` | `A64`                     |

### Logical

#### Negate

| Intrinsic                                                                                                                                                 | Argument preparation   | AArch64 Instruction   | Result         | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|----------------|---------------------------|
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegh_f16" target="_blank">vnegh_f16</a>(float16_t a)</code> | `a -> Hn`              | `FNEG Hd,Hn`          | `Hd -> result` | `A32/A64`                 |

## fp16 vector intrinsics (from ARMv8.2-A)

### Vector arithmetic

#### Absolute

##### Absolute value

| Intrinsic                                                                                                                                                     | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_f16" target="_blank">vabs_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FABS Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_f16" target="_blank">vabsq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FABS Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |

##### Absolute difference

| Intrinsic                                                                                                                                                                                                                             | Argument preparation         | AArch64 Instruction      | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_f16" target="_blank">vabd_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FABD Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_f16" target="_blank">vabdq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FABD Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Reciprocal

##### Reciprocal estimate

| Intrinsic                                                                                                                                                         | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpe_f16" target="_blank">vrecpe_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FRECPE Vd.4H,Vn.4H`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_f16" target="_blank">vrecpeq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FRECPE Vd.8H,Vn.8H`  | `Vd.8H -> result` | `A32/A64`                 |

##### Reciprocal square-root estimate

| Intrinsic                                                                                                                                                                                                                                   | Argument preparation         | AArch64 Instruction         | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrte_f16" target="_blank">vrsqrte_f16</a>(float16x4_t a)</code>                                                                           | `a -> Vn.4H`                 | `FRSQRTE Vd.4H,Vn.4H`       | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_f16" target="_blank">vrsqrteq_f16</a>(float16x8_t a)</code>                                                                         | `a -> Vn.8H`                 | `FRSQRTE Vd.8H,Vn.8H`       | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrts_f16" target="_blank">vrsqrts_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FRSQRTS Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsq_f16" target="_blank">vrsqrtsq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FRSQRTS Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

##### Reciprocal step

| Intrinsic                                                                                                                                                                                                                                 | Argument preparation         | AArch64 Instruction        | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|----------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecps_f16" target="_blank">vrecps_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FRECPS Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsq_f16" target="_blank">vrecpsq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FRECPS Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Rounding

| Intrinsic                                                                                                                                                       | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd_f16" target="_blank">vrnd_f16</a>(float16x4_t a)</code>     | `a -> Vn.4H`           | `FRINTZ Vd.4H,Vn.4H`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndq_f16" target="_blank">vrndq_f16</a>(float16x8_t a)</code>   | `a -> Vn.8H`           | `FRINTZ Vd.8H,Vn.8H`  | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnda_f16" target="_blank">vrnda_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FRINTA Vd.4H,Vn.4H`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndaq_f16" target="_blank">vrndaq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FRINTA Vd.8H,Vn.8H`  | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndi_f16" target="_blank">vrndi_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FRINTI Vd.4H,Vn.4H`  | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndiq_f16" target="_blank">vrndiq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FRINTI Vd.8H,Vn.8H`  | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndm_f16" target="_blank">vrndm_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FRINTM Vd.4H,Vn.4H`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmq_f16" target="_blank">vrndmq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FRINTM Vd.8H,Vn.8H`  | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndn_f16" target="_blank">vrndn_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FRINTN Vd.4H,Vn.4H`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnq_f16" target="_blank">vrndnq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FRINTN Vd.8H,Vn.8H`  | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndp_f16" target="_blank">vrndp_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FRINTP Vd.4H,Vn.4H`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndpq_f16" target="_blank">vrndpq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FRINTP Vd.8H,Vn.8H`  | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndx_f16" target="_blank">vrndx_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FRINTX Vd.4H,Vn.4H`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndxq_f16" target="_blank">vrndxq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FRINTX Vd.8H,Vn.8H`  | `Vd.8H -> result` | `A32/A64`                 |

#### Square root

| Intrinsic                                                                                                                                                       | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrt_f16" target="_blank">vsqrt_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FSQRT Vd.4H,Vn.4H`   | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrtq_f16" target="_blank">vsqrtq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FSQRT Vd.8H,Vn.8H`   | `Vd.8H -> result` | `A64`                     |

#### Add

##### Addition

| Intrinsic                                                                                                                                                                                                                             | Argument preparation         | AArch64 Instruction      | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_f16" target="_blank">vadd_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FADD Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_f16" target="_blank">vaddq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FADD Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Division

| Intrinsic                                                                                                                                                                                                                             | Argument preparation         | AArch64 Instruction      | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdiv_f16" target="_blank">vdiv_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FDIV Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivq_f16" target="_blank">vdivq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FDIV Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A64`                     |

#### Maximum

| Intrinsic                                                                                                                                                                                                                                 | Argument preparation         | AArch64 Instruction        | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|----------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_f16" target="_blank">vmax_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H` | `FMAX Vd.4H,Vn.4H,Vm.4H`   | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_f16" target="_blank">vmaxq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H` | `FMAX Vd.8H,Vn.8H,Vm.8H`   | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnm_f16" target="_blank">vmaxnm_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FMAXNM Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmq_f16" target="_blank">vmaxnmq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FMAXNM Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_f16" target="_blank">vmaxv_f16</a>(float16x4_t a)</code>                                                                               | `a -> Vn.4H`                 | `FMAXP Hd,Vn.4H`           | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_f16" target="_blank">vmaxvq_f16</a>(float16x8_t a)</code>                                                                             | `a -> Vn.8H`                 | `FMAXP Hd,Vn.8H`           | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmv_f16" target="_blank">vmaxnmv_f16</a>(float16x4_t a)</code>                                                                           | `a -> Vn.4H`                 | `FMAXNMP Hd,Vn.4H`         | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmvq_f16" target="_blank">vmaxnmvq_f16</a>(float16x8_t a)</code>                                                                         | `a -> Vn.8H`                 | `FMAXNMP Hd,Vn.8H`         | `Hd -> result`    | `A64`                     |

#### Minimum

| Intrinsic                                                                                                                                                                                                                                 | Argument preparation         | AArch64 Instruction        | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|----------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_f16" target="_blank">vmin_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H` | `FMIN Vd.4H,Vn.4H,Vm.4H`   | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_f16" target="_blank">vminq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H` | `FMIN Vd.8H,Vn.8H,Vm.8H`   | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnm_f16" target="_blank">vminnm_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FMINNM Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmq_f16" target="_blank">vminnmq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FMINNM Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_f16" target="_blank">vminv_f16</a>(float16x4_t a)</code>                                                                               | `a -> Vn.4H`                 | `FMINP Hd,Vn.4H`           | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_f16" target="_blank">vminvq_f16</a>(float16x8_t a)</code>                                                                             | `a -> Vn.8H`                 | `FMINP Hd,Vn.8H`           | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmv_f16" target="_blank">vminnmv_f16</a>(float16x4_t a)</code>                                                                           | `a -> Vn.4H`                 | `FMINNMP Hd,Vn.4H`         | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmvq_f16" target="_blank">vminnmvq_f16</a>(float16x8_t a)</code>                                                                         | `a -> Vn.8H`                 | `FMINNMP Hd,Vn.8H`         | `Hd -> result`    | `A64`                     |

#### Multiply

##### Multiplication

| Intrinsic                                                                                                                                                                                                                                                                                     | Argument preparation                             | AArch64 Instruction           | Result            | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|-------------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_f16" target="_blank">vmul_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>                                                           | `a -> Vn.4H`<br>`b -> Vm.4H`                     | `FMUL Vd.4H,Vn.4H,Vm.4H`      | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_f16" target="_blank">vmulq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                         | `a -> Vn.8H`<br>`b -> Vm.8H`                     | `FMUL Vd.8H,Vn.8H,Vm.8H`      | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_f16" target="_blank">vmul_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `FMUL Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_f16" target="_blank">vmulq_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `FMUL Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_f16" target="_blank">vmul_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `FMUL Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_f16" target="_blank">vmulq_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `FMUL Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_f16" target="_blank">vmul_n_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t n)</code>                                                         | `n -> Vm.H[0]`<br>`a -> Vn.4H`                   | `FMUL Vd.4H,Vn.4H,Vm.H[0]`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_f16" target="_blank">vmulq_n_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t n)</code>                                                       | `n -> Vm.H[0]`<br>`a -> Vn.8H`                   | `FMUL Vd.8H,Vn.8H,Vm.H[0]`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulh_lane_f16" target="_blank">vmulh_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`    | `FMUL Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulh_laneq_f16" target="_blank">vmulh_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`    | `FMUL Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |

##### Multiply extended

| Intrinsic                                                                                                                                                                                                                                                                                       | Argument preparation                             | AArch64 Instruction            | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|--------------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_f16" target="_blank">vmulx_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>                                                           | `a -> Vn.4H`<br>`b -> Vm.4H`                     | `FMULX Vd.4H,Vn.4H,Vm.4H`      | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_f16" target="_blank">vmulxq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                         | `a -> Vn.8H`<br>`b -> Vm.8H`                     | `FMULX Vd.8H,Vn.8H,Vm.8H`      | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_lane_f16" target="_blank">vmulx_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `FMULX Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_lane_f16" target="_blank">vmulxq_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `FMULX Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_laneq_f16" target="_blank">vmulx_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `FMULX Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_laneq_f16" target="_blank">vmulxq_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `FMULX Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_n_f16" target="_blank">vmulx_n_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t n)</code>                                                         | `n -> Vm.H[0]`<br>`a -> Vn.4H`                   | `FMULX Vd.4H,Vn.4H,Vm.H[0]`    | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_n_f16" target="_blank">vmulxq_n_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t n)</code>                                                       | `n -> Vm.H[0]`<br>`a -> Vn.8H`                   | `FMULX Vd.8H,Vn.8H,Vm.H[0]`    | `Vd.8H -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxh_lane_f16" target="_blank">vmulxh_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`    | `FMULX Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxh_laneq_f16" target="_blank">vmulxh_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`    | `FMULX Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |

##### Fused multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                                                                                | Argument preparation                                             | AArch64 Instruction           | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|-------------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_f16" target="_blank">vfma_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t c)</code>                                                           | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.4H`                     | `FMLA Vd.4H,Vn.4H,Vm.4H`      | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_f16" target="_blank">vfmaq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c)</code>                                                         | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.8H`                     | `FMLA Vd.8H,Vn.8H,Vm.8H`      | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_f16" target="_blank">vfms_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t c)</code>                                                           | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`c -> Vm.4H`                     | `FMLS Vd.4H,Vn.4H,Vm.4H`      | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_f16" target="_blank">vfmsq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c)</code>                                                         | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`c -> Vm.8H`                     | `FMLS Vd.8H,Vn.8H,Vm.8H`      | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_lane_f16" target="_blank">vfma_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `FMLA Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_lane_f16" target="_blank">vfmaq_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `FMLA Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_laneq_f16" target="_blank">vfma_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `FMLA Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_laneq_f16" target="_blank">vfmaq_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `FMLA Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_n_f16" target="_blank">vfma_n_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t n)</code>                                                         | `n -> Vm.H[0]`<br>`b -> Vn.4H`<br>`a -> Vd.4H`                   | `FMLA Vd.4H,Vn.4H,Vm.H[0]`    | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_n_f16" target="_blank">vfmaq_n_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t n)</code>                                                       | `n -> Vm.H[0]`<br>`b -> Vn.8H`<br>`a -> Vd.8H`                   | `FMLA Vd.8H,Vn.8H,Vm.H[0]`    | `Vd.8H -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmah_lane_f16" target="_blank">vfmah_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Hd`<br>`b -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`       | `FMLA Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmah_laneq_f16" target="_blank">vfmah_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Hd`<br>`b -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`       | `FMLA Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_lane_f16" target="_blank">vfms_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `FMLS Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_lane_f16" target="_blank">vfmsq_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.4H`<br>`0 <= lane <= 3` | `FMLS Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_laneq_f16" target="_blank">vfms_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `a -> Vd.4H`<br>`b -> Vn.4H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `FMLS Vd.4H,Vn.4H,Vm.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_laneq_f16" target="_blank">vfmsq_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `a -> Vd.8H`<br>`b -> Vn.8H`<br>`v -> Vm.8H`<br>`0 <= lane <= 7` | `FMLS Vd.8H,Vn.8H,Vm.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_n_f16" target="_blank">vfms_n_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t n)</code>                                                         | `n -> Vm.H[0]`<br>`b -> Vn.4H`<br>`a -> Vd.4H`                   | `FMLS Vd.4H,Vn.4H,Vm.H[0]`    | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_n_f16" target="_blank">vfmsq_n_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t n)</code>                                                       | `n -> Vm.H[0]`<br>`b -> Vn.8H`<br>`a -> Vd.8H`                   | `FMLS Vd.8H,Vn.8H,Vm.H[0]`    | `Vd.8H -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsh_lane_f16" target="_blank">vfmsh_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>         | `a -> Hd`<br>`b -> Hn`<br>`v -> Vm.4H`<br>`0 <= lane <= 3`       | `FMLS Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsh_laneq_f16" target="_blank">vfmsh_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `a -> Hd`<br>`b -> Hn`<br>`v -> Vm.8H`<br>`0 <= lane <= 7`       | `FMLS Hd,Hn,Vm.H[lane]`       | `Hd -> result`    | `A64`                     |

#### Pairwise arithmetic

##### Pairwise addition

| Intrinsic                                                                                                                                                                                                                               | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_f16" target="_blank">vpadd_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FADDP Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_f16" target="_blank">vpaddq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FADDP Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A64`                     |

##### Pairwise maximum

| Intrinsic                                                                                                                                                                                                                                   | Argument preparation         | AArch64 Instruction         | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_f16" target="_blank">vpmax_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H` | `FMAXP Vd.4H,Vn.4H,Vm.4H`   | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_f16" target="_blank">vpmaxq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H` | `FMAXP Vd.8H,Vn.8H,Vm.8H`   | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnm_f16" target="_blank">vpmaxnm_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FMAXNMP Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnmq_f16" target="_blank">vpmaxnmq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FMAXNMP Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A64`                     |

##### Pairwise minimum

| Intrinsic                                                                                                                                                                                                                                   | Argument preparation         | AArch64 Instruction         | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_f16" target="_blank">vpmin_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>       | `a -> Vn.4H`<br>`b -> Vm.4H` | `FMINP Vd.4H,Vn.4H,Vm.4H`   | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_f16" target="_blank">vpminq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>     | `a -> Vn.8H`<br>`b -> Vm.8H` | `FMINP Vd.8H,Vn.8H,Vm.8H`   | `Vd.8H -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnm_f16" target="_blank">vpminnm_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FMINNMP Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnmq_f16" target="_blank">vpminnmq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FMINNMP Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A64`                     |

#### Subtract

##### Subtraction

| Intrinsic                                                                                                                                                                                                                             | Argument preparation         | AArch64 Instruction      | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_f16" target="_blank">vsub_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FSUB Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_f16" target="_blank">vsubq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FSUB Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

### Compare

#### Bitwise equal to zero

| Intrinsic                                                                                                                                                      | Argument preparation   | AArch64 Instruction    | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_f16" target="_blank">vceqz_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FCMEQ Vd.4H,Vn.4H,#0` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_f16" target="_blank">vceqzq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FCMEQ Vd.8H,Vn.8H,#0` | `Vd.8H -> result` | `A32/A64`                 |

#### Greater than or equal to zero

| Intrinsic                                                                                                                                                      | Argument preparation   | AArch64 Instruction    | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_f16" target="_blank">vcgez_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FCMGE Vd.4H,Vn.4H,#0` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_f16" target="_blank">vcgezq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FCMGE Vd.8H,Vn.8H,#0` | `Vd.8H -> result` | `A32/A64`                 |

#### Greater than zero

| Intrinsic                                                                                                                                                      | Argument preparation   | AArch64 Instruction    | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_f16" target="_blank">vcgtz_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FCMGT Vd.4H,Vn.4H,#0` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_f16" target="_blank">vcgtzq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FCMGT Vd.8H,Vn.8H,#0` | `Vd.8H -> result` | `A32/A64`                 |

#### Less than or equal to zero

| Intrinsic                                                                                                                                                      | Argument preparation   | AArch64 Instruction    | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_f16" target="_blank">vclez_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FCMLE Vd.4H,Vn.4H,#0` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_f16" target="_blank">vclezq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FCMLE Vd.8H,Vn.8H,#0` | `Vd.8H -> result` | `A32/A64`                 |

#### Less than zero

| Intrinsic                                                                                                                                                      | Argument preparation   | AArch64 Instruction    | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_f16" target="_blank">vcltz_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FCMLT Vd.4H,Vn.4H,#0` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_f16" target="_blank">vcltzq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FCMLT Vd.8H,Vn.8H,#0` | `Vd.8H -> result` | `A32/A64`                 |

#### Absolute greater than or equal to

| Intrinsic                                                                                                                                                                                                                              | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcage_f16" target="_blank">vcage_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FACGE Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcageq_f16" target="_blank">vcageq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FACGE Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Absolute greater than

| Intrinsic                                                                                                                                                                                                                              | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagt_f16" target="_blank">vcagt_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FACGT Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagtq_f16" target="_blank">vcagtq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FACGT Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Absolute less than or equal to

| Intrinsic                                                                                                                                                                                                                              | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcale_f16" target="_blank">vcale_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FACGE Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaleq_f16" target="_blank">vcaleq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FACGE Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Absolute less than

| Intrinsic                                                                                                                                                                                                                              | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalt_f16" target="_blank">vcalt_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FACGT Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaltq_f16" target="_blank">vcaltq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FACGT Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Equal to

| Intrinsic                                                                                                                                                                                                                            | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_f16" target="_blank">vceq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FCMEQ Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_f16" target="_blank">vceqq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FCMEQ Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Greater than or equal to

| Intrinsic                                                                                                                                                                                                                            | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_f16" target="_blank">vcge_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FCMGE Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_f16" target="_blank">vcgeq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FCMGE Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Greater than

| Intrinsic                                                                                                                                                                                                                            | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_f16" target="_blank">vcgt_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FCMGT Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_f16" target="_blank">vcgtq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FCMGT Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Less than or equal to

| Intrinsic                                                                                                                                                                                                                            | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_f16" target="_blank">vcle_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FCMGE Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_f16" target="_blank">vcleq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FCMGE Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

#### Less than

| Intrinsic                                                                                                                                                                                                                            | Argument preparation         | AArch64 Instruction       | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|---------------------------|-------------------|---------------------------|
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_f16" target="_blank">vclt_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FCMGT Vd.4H,Vn.4H,Vm.4H` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_f16" target="_blank">vcltq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FCMGT Vd.8H,Vn.8H,Vm.8H` | `Vd.8H -> result` | `A32/A64`                 |

### Data type conversion

#### Conversions

| Intrinsic                                                                                                                                                                                                                                      | Argument preparation           | AArch64 Instruction     | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f16_s16" target="_blank">vcvt_f16_s16</a>(int16x4_t a)</code>                                                                              | `a -> Vn.4H`                   | `SCVTF Vd.4H,Vn.4H,#0`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f16_s16" target="_blank">vcvtq_f16_s16</a>(int16x8_t a)</code>                                                                            | `a -> Vn.8H`                   | `SCVTF Vd.8H,Vn.8H,#0`  | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f16_u16" target="_blank">vcvt_f16_u16</a>(uint16x4_t a)</code>                                                                             | `a -> Vn.4H`                   | `UCVTF Vd.4H,Vn.4H,#0`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f16_u16" target="_blank">vcvtq_f16_u16</a>(uint16x8_t a)</code>                                                                           | `a -> Vn.8H`                   | `UCVTF Vd.8H,Vn.8H`     | `Vd.8H -> result` | `A32/A64`                 |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_s16_f16" target="_blank">vcvt_s16_f16</a>(float16x4_t a)</code>                                                                              | `a -> Vn.4H`                   | `FCVTZS Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_s16_f16" target="_blank">vcvtq_s16_f16</a>(float16x8_t a)</code>                                                                            | `a -> Vn.8H`                   | `FCVTZS Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_u16_f16" target="_blank">vcvt_u16_f16</a>(float16x4_t a)</code>                                                                             | `a -> Vn.4H`                   | `FCVTZS Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_u16_f16" target="_blank">vcvtq_u16_f16</a>(float16x8_t a)</code>                                                                           | `a -> Vn.8H`                   | `FCVTZS Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_s16_f16" target="_blank">vcvta_s16_f16</a>(float16x4_t a)</code>                                                                            | `a -> Vn.4H`                   | `FCVTAS Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_s16_f16" target="_blank">vcvtaq_s16_f16</a>(float16x8_t a)</code>                                                                          | `a -> Vn.8H`                   | `FCVTAS Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_u16_f16" target="_blank">vcvta_u16_f16</a>(float16x4_t a)</code>                                                                           | `a -> Vn.4H`                   | `FCVTAU Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_u16_f16" target="_blank">vcvtaq_u16_f16</a>(float16x8_t a)</code>                                                                         | `a -> Vn.8H`                   | `FCVTAU Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_s16_f16" target="_blank">vcvtm_s16_f16</a>(float16x4_t a)</code>                                                                            | `a -> Vn.4H`                   | `FCVTMS Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_s16_f16" target="_blank">vcvtmq_s16_f16</a>(float16x8_t a)</code>                                                                          | `a -> Vn.8H`                   | `FCVTMS Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_u16_f16" target="_blank">vcvtm_u16_f16</a>(float16x4_t a)</code>                                                                           | `a -> Vn.4H`                   | `FCVTMU Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_u16_f16" target="_blank">vcvtmq_u16_f16</a>(float16x8_t a)</code>                                                                         | `a -> Vn.8H`                   | `FCVTMU Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_s16_f16" target="_blank">vcvtn_s16_f16</a>(float16x4_t a)</code>                                                                            | `a -> Vn.4H`                   | `FCVTNS Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_s16_f16" target="_blank">vcvtnq_s16_f16</a>(float16x8_t a)</code>                                                                          | `a -> Vn.8H`                   | `FCVTNS Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_u16_f16" target="_blank">vcvtn_u16_f16</a>(float16x4_t a)</code>                                                                           | `a -> Vn.4H`                   | `FCVTNU Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_u16_f16" target="_blank">vcvtnq_u16_f16</a>(float16x8_t a)</code>                                                                         | `a -> Vn.8H`                   | `FCVTNU Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_s16_f16" target="_blank">vcvtp_s16_f16</a>(float16x4_t a)</code>                                                                            | `a -> Vn.4H`                   | `FCVTPS Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_s16_f16" target="_blank">vcvtpq_s16_f16</a>(float16x8_t a)</code>                                                                          | `a -> Vn.8H`                   | `FCVTPS Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_u16_f16" target="_blank">vcvtp_u16_f16</a>(float16x4_t a)</code>                                                                           | `a -> Vn.4H`                   | `FCVTPU Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_u16_f16" target="_blank">vcvtpq_u16_f16</a>(float16x8_t a)</code>                                                                         | `a -> Vn.8H`                   | `FCVTPU Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f16_s16" target="_blank">vcvt_n_f16_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vn.4H`<br>`1 <= n <= 16` | `SCVTF Vd.4H,Vn.4H,#n`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f16_s16" target="_blank">vcvtq_n_f16_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Vn.8H`<br>`1 <= n <= 16` | `SCVTF Vd.8H,Vn.8H,#n`  | `Vd.8H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f16_u16" target="_blank">vcvt_n_f16_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4H`<br>`1 <= n <= 16` | `UCVTF Vd.4H,Vn.4H,#n`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f16_u16" target="_blank">vcvtq_n_f16_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.8H`<br>`1 <= n <= 16` | `UCVTF Vd.8H,Vn.8H,#n`  | `Vd.8H -> result` | `A32/A64`                 |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_s16_f16" target="_blank">vcvt_n_s16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>    | `a -> Vn.4H`<br>`1 <= n <= 16` | `FCVTZS Vd.4H,Vn.4H,#n` | `Vd.4H -> result` | `A32/A64`                 |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_s16_f16" target="_blank">vcvtq_n_s16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>  | `a -> Vn.8H`<br>`1 <= n <= 16` | `FCVTZS Vd.8H,Vn.8H,#n` | `Vd.8H -> result` | `A32/A64`                 |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_u16_f16" target="_blank">vcvt_n_u16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.4H`<br>`1 <= n <= 16` | `FCVTZU Vd.4H,Vn.4H,#n` | `Vd.4H -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_u16_f16" target="_blank">vcvtq_n_u16_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.8H`<br>`1 <= n <= 16` | `FCVTZU Vd.8H,Vn.8H,#n` | `Vd.8H -> result` | `A32/A64`                 |

### Logical

#### Negate

| Intrinsic                                                                                                                                                     | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_f16" target="_blank">vneg_f16</a>(float16x4_t a)</code>   | `a -> Vn.4H`           | `FNEG Vd.4H,Vn.4H`    | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_f16" target="_blank">vnegq_f16</a>(float16x8_t a)</code> | `a -> Vn.8H`           | `FNEG Vd.8H,Vn.8H`    | `Vd.8H -> result` | `A32/A64`                 |

## Additional intrinsics added in ACLE 3.0 for data processing (Always available)

### Bit manipulation

#### Bitwise select

| Intrinsic                                                                                                                                                                                                                                                                       | Argument preparation                            | AArch64 Instruction        | Result             | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|----------------------------|--------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_f16" target="_blank">vbsl_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t c)</code>   | `a -> Vd.8B`<br>`b -> Vn.8B`<br>`c -> Vm.8B`    | `BSL Vd.8B,Vn.8B,Vm.8B`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_f16" target="_blank">vbslq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t c)</code> | `a -> Vd.16B`<br>`b -> Vn.16B`<br>`c -> Vm.16B` | `BSL Vd.16B,Vn.16B,Vm.16B` | `Vd.16B -> result` | `v7/A32/A64`              |

### Vector manipulation

#### Zip elements

| Intrinsic                                                                                                                                                                                                                               | Argument preparation         | AArch64 Instruction                                    | Result                                                 | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------------------------------------|--------------------------------------------------------|---------------------------|
| <code>float16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_f16" target="_blank">vzip_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `ZIP1 Vd1.4H,Vn.4H,Vm.4H`<br>`ZIP2 Vd2.4H,Vn.4H,Vm.4H` | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]` | `v7/A32/A64`              |
| <code>float16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_f16" target="_blank">vzipq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `ZIP1 Vd1.8H,Vn.8H,Vm.8H`<br>`ZIP2 Vd2.8H,Vn.8H,Vm.8H` | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]` | `v7/A32/A64`              |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_f16" target="_blank">vzip1_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `ZIP1 Vd.4H,Vn.4H,Vm.4H`                               | `Vd.4H -> result`                                      | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_f16" target="_blank">vzip1q_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `ZIP1 Vd.8H,Vn.8H,Vm.8H`                               | `Vd.8H -> result`                                      | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_f16" target="_blank">vzip2_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `ZIP2 Vd.4H,Vn.4H,Vm.4H`                               | `Vd.4H -> result`                                      | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_f16" target="_blank">vzip2q_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `ZIP2 Vd.8H,Vn.8H,Vm.8H`                               | `Vd.8H -> result`                                      | `A64`                     |

#### Unzip elements

| Intrinsic                                                                                                                                                                                                                               | Argument preparation         | AArch64 Instruction                                    | Result                                                 | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------------------------------------|--------------------------------------------------------|---------------------------|
| <code>float16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_f16" target="_blank">vuzp_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `UZP1 Vd1.4H,Vn.4H,Vm.4H`<br>`UZP2 Vd2.4H,Vn.4H,Vm.4H` | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]` | `v7/A32/A64`              |
| <code>float16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_f16" target="_blank">vuzpq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `UZP1 Vd1.8H,Vn.8H,Vm.8H`<br>`UZP2 Vd2.8H,Vn.8H,Vm.8H` | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]` | `v7/A32/A64`              |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_f16" target="_blank">vuzp1_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `UZP1 Vd.4H,Vn.4H,Vm.4H`                               | `Vd.4H -> result`                                      | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_f16" target="_blank">vuzp1q_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `UZP1 Vd.8H,Vn.8H,Vm.8H`                               | `Vd.8H -> result`                                      | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_f16" target="_blank">vuzp2_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `UZP2 Vd.4H,Vn.4H,Vm.4H`                               | `Vd.4H -> result`                                      | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_f16" target="_blank">vuzp2q_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `UZP2 Vd.8H,Vn.8H,Vm.8H`                               | `Vd.8H -> result`                                      | `A64`                     |

#### Transpose elements

| Intrinsic                                                                                                                                                                                                                               | Argument preparation         | AArch64 Instruction                                    | Result                                                 | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|--------------------------------------------------------|--------------------------------------------------------|---------------------------|
| <code>float16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_f16" target="_blank">vtrn_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `TRN1 Vd1.4H,Vn.4H,Vm.4H`<br>`TRN2 Vd2.4H,Vn.4H,Vm.4H` | `Vd1.4H -> result.val[0]`<br>`Vd2.4H -> result.val[1]` | `v7/A32/A64`              |
| <code>float16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_f16" target="_blank">vtrnq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `TRN1 Vd1.8H,Vn.8H,Vm.8H`<br>`TRN2 Vd2.8H,Vn.8H,Vm.8H` | `Vd1.8H -> result.val[0]`<br>`Vd2.8H -> result.val[1]` | `v7/A32/A64`              |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_f16" target="_blank">vtrn1_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `TRN1 Vd.4H,Vn.4H,Vm.4H`                               | `Vd.4H -> result`                                      | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_f16" target="_blank">vtrn1q_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `TRN1 Vd.8H,Vn.8H,Vm.8H`                               | `Vd.8H -> result`                                      | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_f16" target="_blank">vtrn2_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `TRN2 Vd.4H,Vn.4H,Vm.4H`                               | `Vd.4H -> result`                                      | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_f16" target="_blank">vtrn2q_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `TRN2 Vd.8H,Vn.8H,Vm.8H`                               | `Vd.8H -> result`                                      | `A64`                     |

#### Set all lanes to the same value

| Intrinsic                                                                                                                                                                                                                                            | Argument preparation               | AArch64 Instruction    | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_f16" target="_blank">vdup_n_f16</a>(float16_t value)</code>                                                                                    | `value -> rn`                      | `DUP Vd.4H,rn`         | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_f16" target="_blank">vdupq_n_f16</a>(float16_t value)</code>                                                                                  | `value -> rn`                      | `DUP Vd.8H,rn`         | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_f16" target="_blank">vdup_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.4H`<br>`0 <= lane <= 3` | `DUP Vd.4H,Vn.H[lane]` | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_f16" target="_blank">vdupq_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `vec -> Vn.4H`<br>`0 <= lane <= 3` | `DUP Vd.8H,Vn.H[lane]` | `Vd.8H -> result` | `v7/A32/A64`              |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_f16" target="_blank">vdup_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `vec -> Vn.8H`<br>`0 <= lane <= 7` | `DUP Vd.4H,Vn.H[lane]` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_f16" target="_blank">vdupq_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `vec -> Vn.8H`<br>`0 <= lane <= 7` | `DUP Vd.8H,Vn.H[lane]` | `Vd.8H -> result` | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_lane_f16" target="_blank">vduph_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.4H`<br>`0 <= lane <= 3` | `DUP Hd,Vn.H[lane]`    | `Hd -> result`    | `A64`                     |
| <code>float16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_laneq_f16" target="_blank">vduph_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `vec -> Vn.8H`<br>`0 <= lane <= 7` | `DUP Hd,Vn.H[lane]`    | `Hd -> result`    | `A64`                     |

#### Extract vector from a pair of vectors

| Intrinsic                                                                                                                                                                                                                                                                      | Argument preparation                            | AArch64 Instruction                | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|------------------------------------|--------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_f16" target="_blank">vext_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code>   | `a -> Vn.8B`<br>`b -> Vm.8B`<br>`0 <= n <= 3`   | `EXT Vd.8B,Vn.8B,Vm.8B,#(n<<1)`    | `Vd.8B -> result`  | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_f16" target="_blank">vextq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int n)</code> | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`0 <= n <= 7` | `EXT Vd.16B,Vn.16B,Vm.16B,#(n<<1)` | `Vd.16B -> result` | `v7/A32/A64`              |

#### Reverse elements

| Intrinsic                                                                                                                                                           | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_f16" target="_blank">vrev64_f16</a>(float16x4_t vec)</code>   | `vec -> Vn.4H`         | `REV64 Vd.4H,Vn.4H`   | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_f16" target="_blank">vrev64q_f16</a>(float16x8_t vec)</code> | `vec -> Vn.8H`         | `REV64 Vd.8H,Vn.8H`   | `Vd.8H -> result` | `v7/A32/A64`              |

### Move

#### Vector move

| Intrinsic                                                                                                                                                           | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_f16" target="_blank">vmov_n_f16</a>(float16_t value)</code>   | `value -> rn`          | `DUP Vd.4H,rn`        | `Vd.4H -> result` | `v7/A32/A64`              |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_f16" target="_blank">vmovq_n_f16</a>(float16_t value)</code> | `value -> rn`          | `DUP Vd.8H,rn`        | `Vd.8H -> result` | `v7/A32/A64`              |

## Dot Product intrinsics added for ARMv8.2-a and newer. Requires the +dotprod architecture extension.

### Vector arithmetic

#### Dot product

| Intrinsic                                                                                                                                                                                                                                                                                                                            | Argument preparation                                              | AArch64 Instruction             | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|---------------------------------|-------------------|---------------------------|
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_u32" target="_blank">vdot_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b)</code>                                                             | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.8B`                      | `UDOT Vd.2S,Vn.8B,Vm.8B`        | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_s32" target="_blank">vdot_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                                                                 | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.8B`                      | `SDOT Vd.2S,Vn.8B,Vm.8B`        | `Vd.2S -> result` | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_u32" target="_blank">vdotq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>                                                         | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.16B`                    | `UDOT Vd.4S,Vn.16B,Vm.16B`      | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_s32" target="_blank">vdotq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                             | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.16B`                    | `SDOT Vd.4S,Vn.16B,Vm.16B`      | `Vd.4S -> result` | `A32/A64`                 |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_lane_u32" target="_blank">vdot_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.4B`<br>`0 <= lane <= 1`  | `UDOT Vd.2S,Vn.8B,Vm.4B[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_lane_s32" target="_blank">vdot_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>           | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.4B`<br>`0 <= lane <= 1`  | `SDOT Vd.2S,Vn.8B,Vm.4B[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_laneq_u32" target="_blank">vdotq_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.4B`<br>`0 <= lane <= 3` | `UDOT Vd.4S,Vn.16B,Vm.4B[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_laneq_s32" target="_blank">vdotq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.4B`<br>`0 <= lane <= 3` | `SDOT Vd.4S,Vn.16B,Vm.4B[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_laneq_u32" target="_blank">vdot_laneq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.4B`<br>`0 <= lane <= 3`  | `UDOT Vd.2S,Vn.8B,Vm.4B[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_laneq_s32" target="_blank">vdot_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.4B`<br>`0 <= lane <= 3`  | `SDOT Vd.2S,Vn.8B,Vm.4B[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_lane_u32" target="_blank">vdotq_lane_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.4B`<br>`0 <= lane <= 1` | `UDOT Vd.4S,Vn.16B,Vm.4B[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_lane_s32" target="_blank">vdotq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>        | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.4B`<br>`0 <= lane <= 1` | `SDOT Vd.4S,Vn.16B,Vm.4B[lane]` | `Vd.4S -> result` | `A32/A64`                 |

## Armv8.4-a intrinsics.

### Cryptography

#### SHA512

| Intrinsic                                                                                                                                                                                                                                                                                               | Argument preparation                                        | AArch64 Instruction             | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------|---------------------------------|-------------------|---------------------------|
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha512hq_u64" target="_blank">vsha512hq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t hash_ed,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t hash_gf,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t kwh_kwh2)</code> | `hash_ed -> Qd`<br>`hash_gf -> Qn`<br>`kwh_kwh2 -> Vm.2D`   | `SHA512H Qd, Qn, Vm.2D`         | `Qd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha512h2q_u64" target="_blank">vsha512h2q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t sum_ab,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t hash_c_,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t hash_ab)</code> | `sum_ab -> Qd`<br>`hash_c_ -> Qn`<br>`hash_ab -> Vm.2D`     | `SHA512H2 Qd, Qn, Vm.2D`        | `Qd -> result`    | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha512su0q_u64" target="_blank">vsha512su0q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t w0_1,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t w2_)</code>                                                     | `w0_1 -> Vd.2D`<br>`w2_ -> Vn.2D`                           | `SHA512SU0 Vd.2D, Vn.2D`        | `Vd.2D -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha512su1q_u64" target="_blank">vsha512su1q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t s01_s02,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t w14_15,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t w9_10)</code> | `s01_s02 -> Vd.2D`<br>`w14_15 -> Vn.2D`<br>`w9_10 -> Vm.2D` | `SHA512SU1 Vd.2D, Vn.2D, Vm.2D` | `Vd.2D -> result` | `A64`                     |

#### SM3

| Intrinsic                                                                                                                                                                                                                                                                                                                                     | Argument preparation                                             | AArch64 Instruction                 | Result            | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|-------------------------------------|-------------------|---------------------------|
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3ss1q_u32" target="_blank">vsm3ss1q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code>                                                            | `a -> Vn.4S`<br>`b -> Vm.4S`<br>`c -> Va.4S`                     | `SM3SS1 Vd.4S, Vn.4S, Vm.4S, Va.4S` | `Vd.4S -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3tt1aq_u32" target="_blank">vsm3tt1aq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; __builtin_constant_p (imm2))</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`<br>`0 <= imm2 <= 3` | `SM3TT1A Vd.4S, Vn.4S, Vm.4S[imm2]` | `Vd.4S -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3tt1bq_u32" target="_blank">vsm3tt1bq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; __builtin_constant_p (imm2))</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`<br>`0 <= imm2 <= 3` | `SM3TT1B Vd.4S, Vn.4S, Vm.4S[imm2]` | `Vd.4S -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3tt2aq_u32" target="_blank">vsm3tt2aq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; __builtin_constant_p (imm2))</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`<br>`0 <= imm2 <= 3` | `SM3TT2A Vd.4S, Vn.4S, Vm.4S[imm2]` | `Vd.4S -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3tt2bq_u32" target="_blank">vsm3tt2bq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c,<br>&nbsp;&nbsp;&nbsp;&nbsp; __builtin_constant_p (imm2))</code> | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`<br>`0 <= imm2 <= 3` | `SM3TT2B Vd.4S, Vn.4S, Vm.4S[imm2]` | `Vd.4S -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3partw1q_u32" target="_blank">vsm3partw1q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code>                                                      | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`                     | `SM3PARTW1 Vd.4S, Vn.4S, Vm.4S`     | `Vd.4S -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3partw2q_u32" target="_blank">vsm3partw2q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code>                                                      | `a -> Vd.4S`<br>`b -> Vn.4S`<br>`c -> Vm.4S`                     | `SM3PARTW2 Vd.4S, Vn.4S, Vm.4S`     | `Vd.4S -> result` | `A64`                     |

#### SM4

| Intrinsic                                                                                                                                                                                                                                  | Argument preparation               | AArch64 Instruction           | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|-------------------------------|-------------------|---------------------------|
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm4eq_u32" target="_blank">vsm4eq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code>       | `a -> Vd.4S`<br>`b -> Vn.4S`       | `SM4E Vd.4S, Vn.4S`           | `Vd.4S -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm4ekeyq_u32" target="_blank">vsm4ekeyq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S`<br>`` | `SM4EKEY Vd.4S, Vn.4S, Vm.4S` | `Vd.4S -> result` | `A64`                     |

### Logical

#### Exclusive OR

| Intrinsic                                                                                                                                                                                                                                                                      | Argument preparation                            | AArch64 Instruction                   | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|---------------------------------------|--------------------|---------------------------|
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_u8" target="_blank">veor3q_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_u16" target="_blank">veor3q_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c)</code> | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_u32" target="_blank">veor3q_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code> | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_u64" target="_blank">veor3q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t c)</code> | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_s8" target="_blank">veor3q_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_s16" target="_blank">veor3q_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_s32" target="_blank">veor3q_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_s64" target="_blank">veor3q_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t c)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `EOR3 Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |

#### Rotate and exclusive OR

| Intrinsic                                                                                                                                                                                                                            | Argument preparation         | AArch64 Instruction        | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|----------------------------|-------------------|---------------------------|
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrax1q_u64" target="_blank">vrax1q_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `RAX1 Vd.2D, Vn.2D, Vm.2D` | `Vd.2D -> result` | `A64`                     |

#### Exclusive OR and rotate

| Intrinsic                                                                                                                                                                                                                                                                                   | Argument preparation                              | AArch64 Instruction             | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------|---------------------------------|-------------------|---------------------------|
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vxarq_u64" target="_blank">vxarq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; __builtin_constant_p (imm6))</code> | `a -> Vn.2D`<br>`b -> Vm.2D`<br>`0 <= imm6 <= 63` | `XAR Vd.2D, Vn.2D, Vm.2D, imm6` | `Vd.2D -> result` | `A64`                     |

#### Bit clear and exclusive OR

| Intrinsic                                                                                                                                                                                                                                                                      | Argument preparation                            | AArch64 Instruction                   | Result             | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------|---------------------------------------|--------------------|---------------------------|
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_u8" target="_blank">vbcaxq_u8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t c)</code>   | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_u16" target="_blank">vbcaxq_u16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint16x8_t c)</code> | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_u32" target="_blank">vbcaxq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t c)</code> | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_u64" target="_blank">vbcaxq_u64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint64x2_t c)</code> | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_s8" target="_blank">vbcaxq_s8</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t c)</code>       | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_s16" target="_blank">vbcaxq_s16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t c)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_s32" target="_blank">vbcaxq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t c)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_s64" target="_blank">vbcaxq_s64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t c)</code>     | `a -> Vn.16B`<br>`b -> Vm.16B`<br>`c -> Va.16B` | `BCAX Vd.16B, Vn.16B, Vm.16B, Va.16B` | `Vd.16B -> result` | `A64`                     |

## FP16 Armv8.4-a

### Vector arithmetic

#### Multiply

##### Fused multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                                                                                              | Argument preparation                                            | AArch64 Instruction               | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|-----------------------------------|-------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_low_f16" target="_blank">vfmlal_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>                                                             | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vd.2H`                    | `FMLAL Vd.2S, Vn.2H, Vm.2H`       | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_low_f16" target="_blank">vfmlsl_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>                                                             | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vd.2H`                    | `FMLSL Vd.2S, Vn.2H, Vm.2H`       | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_low_f16" target="_blank">vfmlalq_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                           | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vd.4H`                    | `FMLAL Vd.4S, Vn.4H, Vm.4H`       | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_low_f16" target="_blank">vfmlslq_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                           | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vd.4H`                    | `FMLSL Vd.4S, Vn.4H, Vm.4H`       | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_high_f16" target="_blank">vfmlal_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>                                                           | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vd.2H`                    | `FMLAL2 Vd.2S, Vn.2H, Vm.2H`      | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_high_f16" target="_blank">vfmlsl_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>                                                           | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vd.2H`                    | `FMLSL2 Vd.2S, Vn.2H, Vm.2H`      | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_high_f16" target="_blank">vfmlalq_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                         | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vd.4H`                    | `FMLAL2 Vd.4S, Vn.4H, Vm.4H`      | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_high_f16" target="_blank">vfmlslq_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>                                                         | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vd.4H`                    | `FMLSL2 Vd.4S, Vn.4H, Vm.4H`      | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_lane_low_f16" target="_blank">vfmlal_lane_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FMLAL Vd.2S, Vn.2H, Vm.H[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_laneq_low_f16" target="_blank">vfmlal_laneq_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vm.H`<br>`0 <= lane <= 7` | `FMLAL Vd.2S, Vn.2H, Vm.H[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_lane_low_f16" target="_blank">vfmlalq_lane_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FMLAL Vd.4S, Vn.4H, Vm.H[lane]`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_laneq_low_f16" target="_blank">vfmlalq_laneq_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 7` | `FMLAL Vd.4S, Vn.4H, Vm.H[lane]`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_lane_low_f16" target="_blank">vfmlsl_lane_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FMLSL Vd.2S, Vn.2H, Vm.H[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_laneq_low_f16" target="_blank">vfmlsl_laneq_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vm.H`<br>`0 <= lane <= 7` | `FMLSL Vd.2S, Vn.2H, Vm.H[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_lane_low_f16" target="_blank">vfmlslq_lane_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FMLSL Vd.4S, Vn.4H, Vm.H[lane]`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_laneq_low_f16" target="_blank">vfmlslq_laneq_low_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 7` | `FMLSL Vd.4S, Vn.4H, Vm.H[lane]`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_lane_high_f16" target="_blank">vfmlal_lane_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FMLAL2 Vd.2S, Vn.2H, Vm.H[lane]` | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_lane_high_f16" target="_blank">vfmlsl_lane_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FMLSL2 Vd.2S, Vn.2H, Vm.H[lane]` | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_lane_high_f16" target="_blank">vfmlalq_lane_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FMLAL2 Vd.4S, Vn.4H, Vm.H[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_lane_high_f16" target="_blank">vfmlslq_lane_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FMLSL2 Vd.4S, Vn.4H, Vm.H[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_laneq_high_f16" target="_blank">vfmlal_laneq_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vm.H`<br>`0 <= lane <= 7` | `FMLAL2 Vd.2S, Vn.2H, Vm.H[lane]` | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_laneq_high_f16" target="_blank">vfmlsl_laneq_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.2S`<br>`a -> Vd.2H`<br>`b -> Vm.H`<br>`0 <= lane <= 7` | `FMLSL2 Vd.2S, Vn.2H, Vm.H[lane]` | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_laneq_high_f16" target="_blank">vfmlalq_laneq_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 7` | `FMLAL2 Vd.4S, Vn.4H, Vm.H[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_laneq_high_f16" target="_blank">vfmlslq_laneq_high_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.4S`<br>`a -> Vd.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 7` | `FMLSL2 Vd.4S, Vn.4H, Vm.H[lane]` | `Vd.4S -> result` | `A32/A64`                 |

## Complex operations from Armv8.3-a

### Complex arithmetic

#### Complex addition

| Intrinsic                                                                                                                                                                                                                                             | Argument preparation         | AArch64 Instruction               | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcadd_rot90_f16" target="_blank">vcadd_rot90_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>     | `a -> Vn.4H`<br>`b -> Vm.4H` | `FCADD Vd.4H, Vn.4H, Vm.4H, #90`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcadd_rot90_f32" target="_blank">vcadd_rot90_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>     | `a -> Vn.2S`<br>`b -> Vm.2S` | `FCADD Vd.2S, Vn.2S, Vm.2S, #90`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot90_f16" target="_blank">vcaddq_rot90_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>   | `a -> Vn.8H`<br>`b -> Vm.8H` | `FCADD Vd.8H, Vn.8H, Vm.8H, #90`  | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot90_f32" target="_blank">vcaddq_rot90_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>   | `a -> Vn.4S`<br>`b -> Vm.4S` | `FCADD Vd.4S, Vn.4S, Vm.4S, #90`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot90_f64" target="_blank">vcaddq_rot90_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>   | `a -> Vn.2D`<br>`b -> Vm.2D` | `FCADD Vd.2D, Vn.2D, Vm.2D, #90`  | `Vd.2D -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcadd_rot270_f16" target="_blank">vcadd_rot270_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `a -> Vn.4H`<br>`b -> Vm.4H` | `FCADD Vd.4H, Vn.4H, Vm.4H, #270` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcadd_rot270_f32" target="_blank">vcadd_rot270_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `a -> Vn.2S`<br>`b -> Vm.2S` | `FCADD Vd.2S, Vn.2S, Vm.2S, #270` | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot270_f16" target="_blank">vcaddq_rot270_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `a -> Vn.8H`<br>`b -> Vm.8H` | `FCADD Vd.8H, Vn.8H, Vm.8H, #270` | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot270_f32" target="_blank">vcaddq_rot270_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `a -> Vn.4S`<br>`b -> Vm.4S` | `FCADD Vd.4S, Vn.4S, Vm.4S, #270` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot270_f64" target="_blank">vcaddq_rot270_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `a -> Vn.2D`<br>`b -> Vm.2D` | `FCADD Vd.2D, Vn.2D, Vm.2D, #270` | `Vd.2D -> result` | `A64`                     |

#### Complex multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                                        | Argument preparation                         | AArch64 Instruction               | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|-----------------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_f16" target="_blank">vcmla_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>                 | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.4H` | `FCMLA Vd.4H, Vn.4H, Vm.4H, #0`   | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_f32" target="_blank">vcmla_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>                 | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.2S` | `FCMLA Vd.2S, Vn.2S, Vm.2S, #0`   | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_f16" target="_blank">vcmlaq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>               | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `FCMLA Vd.8H, Vn.8H, Vm.8H, #0`   | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_f32" target="_blank">vcmlaq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>               | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `FCMLA Vd.4S, Vn.4S, Vm.4S, #0`   | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_f64" target="_blank">vcmlaq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>               | `r -> Vd.2D`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `FCMLA Vd.2D, Vn.2D, Vm.2D, #0`   | `Vd.2D -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_f16" target="_blank">vcmla_rot90_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>     | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.4H` | `FCMLA Vd.4H, Vn.4H, Vm.4H, #90`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_f32" target="_blank">vcmla_rot90_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>     | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.2S` | `FCMLA Vd.2S, Vn.2S, Vm.2S, #90`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_f16" target="_blank">vcmlaq_rot90_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code>   | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `FCMLA Vd.8H, Vn.8H, Vm.8H, #90`  | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_f32" target="_blank">vcmlaq_rot90_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code>   | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `FCMLA Vd.4S, Vn.4S, Vm.4S, #90`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_f64" target="_blank">vcmlaq_rot90_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code>   | `r -> Vd.2D`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `FCMLA Vd.2D, Vn.2D, Vm.2D, #90`  | `Vd.2D -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_f16" target="_blank">vcmla_rot180_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.4H` | `FCMLA Vd.4H, Vn.4H, Vm.4H, #180` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_f32" target="_blank">vcmla_rot180_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.2S` | `FCMLA Vd.2S, Vn.2S, Vm.2S, #180` | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_f16" target="_blank">vcmlaq_rot180_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `FCMLA Vd.8H, Vn.8H, Vm.8H, #180` | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_f32" target="_blank">vcmlaq_rot180_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `FCMLA Vd.4S, Vn.4S, Vm.4S, #180` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_f64" target="_blank">vcmlaq_rot180_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `r -> Vd.2D`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `FCMLA Vd.2D, Vn.2D, Vm.2D, #180` | `Vd.2D -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_f16" target="_blank">vcmla_rot270_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b)</code>   | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.4H` | `FCMLA Vd.4H, Vn.4H, Vm.4H, #270` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_f32" target="_blank">vcmla_rot270_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b)</code>   | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.2S` | `FCMLA Vd.2S, Vn.2S, Vm.2S, #270` | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_f16" target="_blank">vcmlaq_rot270_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b)</code> | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `FCMLA Vd.8H, Vn.8H, Vm.8H, #270` | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_f32" target="_blank">vcmlaq_rot270_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b)</code> | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.4S` | `FCMLA Vd.4S, Vn.4S, Vm.4S, #270` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_f64" target="_blank">vcmlaq_rot270_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t b)</code> | `r -> Vd.2D`<br>`a -> Vn.2D`<br>`b -> Vm.2D` | `FCMLA Vd.2D, Vn.2D, Vm.2D, #270` | `Vd.2D -> result` | `A64`                     |

#### Complex multiply-accumulate by scalar

| Intrinsic                                                                                                                                                                                                                                                                                                                                                | Argument preparation                                            | AArch64 Instruction                                             | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------|-----------------------------------------------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_lane_f16" target="_blank">vcmla_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                   | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.4H, Vn.4H, Vm.H[lane], #0`                            | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_lane_f32" target="_blank">vcmla_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                   | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.S`<br>`0 <= lane <= 0` | `FCMLA Vd.2S, Vn.2S, Vm.2S, #0`                                 | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_laneq_f16" target="_blank">vcmla_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.4H, Vn.4H, Vm.H[lane], #0`                            | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_laneq_f16" target="_blank">vcmla_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`2 <= lane <= 3` | `DUP Dm, Vm.D[1]`<br>`FCMLA Vd.4H, Vn.4H, Vm.H[lane % 2], #0`   | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_laneq_f32" target="_blank">vcmla_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.S`<br>`0 <= lane <= 1` | `DUP Dm, Vm.D[1]`<br>`FCMLA Vd.2S, Vn.2S, Vm.2S, #0`            | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_lane_f16" target="_blank">vcmlaq_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.8H, Vn.8H, Vm.H[lane], #0`                            | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_lane_f32" target="_blank">vcmlaq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>                 | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.S`<br>`0 <= lane <= 0` | `FCMLA Vd.4S, Vn.4S, Vm.S[lane], #0`                            | `Vd.4S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_laneq_f16" target="_blank">vcmlaq_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FCMLA Vd.8H, Vn.8H, Vm.H[lane], #0`                            | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_laneq_f32" target="_blank">vcmlaq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>               | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.S`<br>`0 <= lane <= 1` | `FCMLA Vd.4S, Vn.4S, Vm.S[lane], #0`                            | `Vd.4S -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_lane_f16" target="_blank">vcmla_rot90_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.4H, Vn.4H, Vm.H[lane], #90`                           | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_lane_f32" target="_blank">vcmla_rot90_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.S`<br>`0 <= lane <= 0` | `FCMLA Vd.2S, Vn.2S, Vm.2S, #90`                                | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_laneq_f16" target="_blank">vcmla_rot90_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.4H, Vn.4H, Vm.H[lane], #90`                           | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_laneq_f16" target="_blank">vcmla_rot90_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`2 <= lane <= 3` | `DUP Dm, Vm.D[1]`<br>`FCMLA Vd.4H, Vn.4H, Vm.H[lane % 2], #90`  | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_laneq_f32" target="_blank">vcmla_rot90_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.S`<br>`0 <= lane <= 1` | `DUP Dm, Vm.D[1]`<br>`FCMLA Vd.2S, Vn.2S, Vm.2S, #90`           | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_lane_f16" target="_blank">vcmlaq_rot90_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.8H, Vn.8H, Vm.H[lane], #90`                           | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_lane_f32" target="_blank">vcmlaq_rot90_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.S`<br>`0 <= lane <= 0` | `FCMLA Vd.4S, Vn.4S, Vm.S[lane], #90`                           | `Vd.4S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_laneq_f16" target="_blank">vcmlaq_rot90_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FCMLA Vd.8H, Vn.8H, Vm.H[lane], #90`                           | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_laneq_f32" target="_blank">vcmlaq_rot90_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.S`<br>`0 <= lane <= 1` | `FCMLA Vd.4S, Vn.4S, Vm.S[lane], #90`                           | `Vd.4S -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_lane_f16" target="_blank">vcmla_rot180_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.4H, Vn.4H, Vm.H[lane], #180`                          | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_lane_f32" target="_blank">vcmla_rot180_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.S`<br>`0 <= lane <= 0` | `FCMLA Vd.2S, Vn.2S, Vm.2S, #180`                               | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_laneq_f16" target="_blank">vcmla_rot180_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.4H, Vn.4H, Vm.H[lane], #180`                          | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_laneq_f16" target="_blank">vcmla_rot180_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`2 <= lane <= 3` | `DUP Dm, Vm.D[1]`<br>`FCMLA Vd.4H, Vn.4H, Vm.H[lane % 2], #180` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_laneq_f32" target="_blank">vcmla_rot180_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.S`<br>`0 <= lane <= 1` | `DUP Dm, Vm.D[1]`<br>`FCMLA Vd.2S, Vn.2S, Vm.2S, #180`          | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_lane_f16" target="_blank">vcmlaq_rot180_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.8H, Vn.8H, Vm.H[lane], #180`                          | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_lane_f32" target="_blank">vcmlaq_rot180_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.S`<br>`0 <= lane <= 0` | `FCMLA Vd.4S, Vn.4S, Vm.S[lane], #180`                          | `Vd.4S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_laneq_f16" target="_blank">vcmlaq_rot180_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FCMLA Vd.8H, Vn.8H, Vm.H[lane], #180`                          | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_laneq_f32" target="_blank">vcmlaq_rot180_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.S`<br>`0 <= lane <= 1` | `FCMLA Vd.4S, Vn.4S, Vm.S[lane], #180`                          | `Vd.4S -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_lane_f16" target="_blank">vcmla_rot270_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.4H, Vn.4H, Vm.H[lane], #270`                          | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_lane_f32" target="_blank">vcmla_rot270_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.S`<br>`0 <= lane <= 0` | `FCMLA Vd.2S, Vn.2S, Vm.2S, #270`                               | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_laneq_f16" target="_blank">vcmla_rot270_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.4H, Vn.4H, Vm.H[lane], #270`                          | `Vd.4H -> result` | `A32/A64`                 |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_laneq_f16" target="_blank">vcmla_rot270_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4H`<br>`a -> Vn.4H`<br>`b -> Vm.H`<br>`2 <= lane <= 3` | `DUP Dm, Vm.D[1]`<br>`FCMLA Vd.4H, Vn.4H, Vm.H[lane % 2], #270` | `Vd.4H -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_laneq_f32" target="_blank">vcmla_rot270_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.2S`<br>`a -> Vn.2S`<br>`b -> Vm.S`<br>`0 <= lane <= 1` | `DUP Dm, Vm.D[1]`<br>`FCMLA Vd.2S, Vn.2S, Vm.2S, #270`          | `Vd.2S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_lane_f16" target="_blank">vcmlaq_rot270_lane_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.H`<br>`0 <= lane <= 1` | `FCMLA Vd.8H, Vn.8H, Vm.H[lane], #270`                          | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_lane_f32" target="_blank">vcmlaq_rot270_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.S`<br>`0 <= lane <= 0` | `FCMLA Vd.4S, Vn.4S, Vm.S[lane], #270`                          | `Vd.4S -> result` | `A32/A64`                 |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_laneq_f16" target="_blank">vcmlaq_rot270_laneq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.8H`<br>`a -> Vn.8H`<br>`b -> Vm.H`<br>`0 <= lane <= 3` | `FCMLA Vd.8H, Vn.8H, Vm.H[lane], #270`                          | `Vd.8H -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_laneq_f32" target="_blank">vcmlaq_rot270_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.4S`<br>`a -> Vn.4S`<br>`b -> Vm.S`<br>`0 <= lane <= 1` | `FCMLA Vd.4S, Vn.4S, Vm.S[lane], #270`                          | `Vd.4S -> result` | `A32/A64`                 |

## Floating-point rounding intrinsics from Armv8.5-A

### Vector arithmetic

#### Rounding

| Intrinsic                                                                                                                                                           | Argument preparation   | AArch64 Instruction    | Result         | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|------------------------|----------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32z_f32" target="_blank">vrnd32z_f32</a>(float32x2_t a)</code>   | `a -> Vn`              | `FRINT32Z Vd.2S,Vn.2S` | `Vd -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32zq_f32" target="_blank">vrnd32zq_f32</a>(float32x4_t a)</code> | `a -> Vn`              | `FRINT32Z Vd.4S,Vn.4S` | `Vd -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32z_f64" target="_blank">vrnd32z_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FRINT32Z Dd,Dn`       | `Dd -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32zq_f64" target="_blank">vrnd32zq_f64</a>(float64x2_t a)</code> | `a -> Vn`              | `FRINT32Z Vd.2D,Vn.2D` | `Vd -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64z_f32" target="_blank">vrnd64z_f32</a>(float32x2_t a)</code>   | `a -> Vn`              | `FRINT64Z Vd.2S,Vn.2S` | `Vd -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64zq_f32" target="_blank">vrnd64zq_f32</a>(float32x4_t a)</code> | `a -> Vn`              | `FRINT64Z Vd.4S,Vn.4S` | `Vd -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64z_f64" target="_blank">vrnd64z_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FRINT64Z Dd,Dn`       | `Dd -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64zq_f64" target="_blank">vrnd64zq_f64</a>(float64x2_t a)</code> | `a -> Vn`              | `FRINT64Z Vd.2D,Vn.2D` | `Vd -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32x_f32" target="_blank">vrnd32x_f32</a>(float32x2_t a)</code>   | `a -> Vn`              | `FRINT32X Vd.2S,Vn.2S` | `Vd -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32xq_f32" target="_blank">vrnd32xq_f32</a>(float32x4_t a)</code> | `a -> Vn`              | `FRINT32X Vd.4S,Vn.4S` | `Vd -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32x_f64" target="_blank">vrnd32x_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FRINT32X Dd,Dn`       | `Dd -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32xq_f64" target="_blank">vrnd32xq_f64</a>(float64x2_t a)</code> | `a -> Vn`              | `FRINT32X Vd.2D,Vn.2D` | `Vd -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64x_f32" target="_blank">vrnd64x_f32</a>(float32x2_t a)</code>   | `a -> Vn`              | `FRINT64X Vd.2S,Vn.2S` | `Vd -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64xq_f32" target="_blank">vrnd64xq_f32</a>(float32x4_t a)</code> | `a -> Vn`              | `FRINT64X Vd.4S,Vn.4S` | `Vd -> result` | `A64`                     |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64x_f64" target="_blank">vrnd64x_f64</a>(float64x1_t a)</code>   | `a -> Dn`              | `FRINT64X Dd,Dn`       | `Dd -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64xq_f64" target="_blank">vrnd64xq_f64</a>(float64x2_t a)</code> | `a -> Vn`              | `FRINT64X Vd.2D,Vn.2D` | `Vd -> result` | `A64`                     |

## Matrix multiplication intrinsics from Armv8.6-A

### Vector arithmetic

#### Matrix multiply

| Intrinsic                                                                                                                                                                                                                                                                       | Argument preparation                           | AArch64 Instruction          | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------|------------------------------|-------------------|---------------------------|
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmmlaq_s32" target="_blank">vmmlaq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>      | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.16B` | `SMMLA Vd.4S,Vn.16B,Vm.16B`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmmlaq_u32" target="_blank">vmmlaq_u32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; uint32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b)</code>  | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.16B` | `UMMLA Vd.4S,Vn.16B,Vm.16B`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vusmmlaq_s32" target="_blank">vusmmlaq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code> | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.16B` | `USMMLA Vd.4S,Vn.16B,Vm.16B` | `Vd.4S -> result` | `A32/A64`                 |

#### Dot product

| Intrinsic                                                                                                                                                                                                                                                                                                                             | Argument preparation                                              | AArch64 Instruction              | Result            | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------|----------------------------------|-------------------|---------------------------|
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdot_s32" target="_blank">vusdot_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b)</code>                                                             | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.8B`                      | `USDOT Vd.2S,Vn.8B,Vm.8B`        | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdot_lane_s32" target="_blank">vusdot_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.4B`<br>`0 <= lane <= 1`  | `USDOT Vd.2S,Vn.8B,Vm.4B[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsudot_lane_s32" target="_blank">vsudot_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.4B`<br>`0 <= lane <= 1`  | `SUDOT Vd.2S,Vn.8B,Vm.4B[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdot_laneq_s32" target="_blank">vusdot_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.4B`<br>`0 <= lane <= 3`  | `USDOT Vd.2S,Vn.8B,Vm.4B[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsudot_laneq_s32" target="_blank">vsudot_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `r -> Vd.2S`<br>`a -> Vn.8B`<br>`b -> Vm.4B`<br>`0 <= lane <= 3`  | `SUDOT Vd.2S,Vn.8B,Vm.4B[lane]`  | `Vd.2S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdotq_s32" target="_blank">vusdotq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b)</code>                                                         | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.16B`                    | `USDOT Vd.4S,Vn.16B,Vm.16B`      | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdotq_lane_s32" target="_blank">vusdotq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.4B`<br>`0 <= lane <= 1` | `USDOT Vd.4S,Vn.16B,Vm.4B[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsudotq_lane_s32" target="_blank">vsudotq_lane_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>    | `r -> Vd.4S`<br>`a -> Vn.8B`<br>`b -> Vm.4B`<br>`0 <= lane <= 1`  | `SUDOT Vd.4S,Vn.16B,Vm.4B[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdotq_laneq_s32" target="_blank">vusdotq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.4S`<br>`a -> Vn.16B`<br>`b -> Vm.4B`<br>`0 <= lane <= 3` | `USDOT Vd.4S,Vn.16B,Vm.4B[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsudotq_laneq_s32" target="_blank">vsudotq_laneq_s32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; int8x16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; uint8x16_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.4S`<br>`a -> Vn.8B`<br>`b -> Vm.4B`<br>`0 <= lane <= 3`  | `SUDOT Vd.4S,Vn.16B,Vm.4B[lane]` | `Vd.4S -> result` | `A32/A64`                 |

## Bfloat16 intrinsics Requires the +bf16 architecture extension.

### Vector manipulation

#### Create vector

| Intrinsic                                                                                                                                                         | Argument preparation   | AArch64 Instruction   | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|-------------------|---------------------------|
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_bf16" target="_blank">vcreate_bf16</a>(uint64_t a)</code> | `a -> Xn`              | `INS Vd.D[0],Xn`      | `Vd.4H -> result` | `A32/A64`                 |

#### Set all lanes to the same value

| Intrinsic                                                                                                                                                                                                                                                | Argument preparation               | AArch64 Instruction    | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|------------------------|-------------------|---------------------------|
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_bf16" target="_blank">vdup_n_bf16</a>(bfloat16_t value)</code>                                                                                    | `value -> rn`                      | `DUP Vd.4H,rn`         | `Vd.4H -> result` | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_bf16" target="_blank">vdupq_n_bf16</a>(bfloat16_t value)</code>                                                                                  | `value -> rn`                      | `DUP Vd.8H,rn`         | `Vd.8H -> result` | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_bf16" target="_blank">vdup_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.4H`<br>`0 <= lane <= 3` | `DUP Vd.4H,Vn.H[lane]` | `Vd.4H -> result` | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_bf16" target="_blank">vdupq_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `vec -> Vn.4H`<br>`0 <= lane <= 3` | `DUP Vd.8H,Vn.H[lane]` | `Vd.8H -> result` | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_bf16" target="_blank">vdup_laneq_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `vec -> Vn.8H`<br>`0 <= lane <= 7` | `DUP Vd.4H,Vn.H[lane]` | `Vd.4H -> result` | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_bf16" target="_blank">vdupq_laneq_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `vec -> Vn.8H`<br>`0 <= lane <= 7` | `DUP Vd.8H,Vn.H[lane]` | `Vd.8H -> result` | `A32/A64`                 |
| <code>bfloat16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_lane_bf16" target="_blank">vduph_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `vec -> Vn.4H`<br>`0 <= lane <= 3` | `DUP Hd,Vn.H[lane]`    | `Hd -> result`    | `A32/A64`                 |
| <code>bfloat16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_laneq_bf16" target="_blank">vduph_laneq_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t vec,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `vec -> Vn.8H`<br>`0 <= lane <= 7` | `DUP Hd,Vn.H[lane]`    | `Hd -> result`    | `A32/A64`                 |

#### Combine vectors

| Intrinsic                                                                                                                                                                                                                                             | Argument preparation              | AArch64 Instruction                          | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|----------------------------------------------|-------------------|---------------------------|
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_bf16" target="_blank">vcombine_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t low,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t high)</code> | `low -> Vn.4H`<br>`high -> Vm.4H` | `DUP Vd.1D,Vn.D[0]`<br>`INS Vd.D[1],Vm.D[0]` | `Vd.8H -> result` | `A32/A64`                 |

#### Split vectors

| Intrinsic                                                                                                                                                                                                                                          | Argument preparation         | AArch64 Instruction   | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------|-----------------------|-------------------|---------------------------|
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_bf16" target="_blank">vget_high_bf16</a>(bfloat16x8_t a)</code>                                                                          | `a -> Vn.8H`                 | `DUP Vd.1D,Vn.D[1]`   | `Vd.4H -> result` | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_bf16" target="_blank">vget_low_bf16</a>(bfloat16x8_t a)</code>                                                                            | `a -> Vn.8H`                 | `DUP Vd.1D,Vn.D[0]`   | `Vd.4H -> result` | `A32/A64`                 |
| <code>bfloat16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_bf16" target="_blank">vget_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `0<=lane<=3`<br>`v -> Vn.4H` | `DUP Hd,Vn.H[lane]`   | `Hd -> result`    | `A32/A64`                 |
| <code>bfloat16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_bf16" target="_blank">vgetq_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `0<=lane<=7`<br>`v -> Vn.8H` | `DUP Hd,Vn.H[lane]`   | `Hd -> result`    | `A32/A64`                 |

#### Set vector lane

| Intrinsic                                                                                                                                                                                                                                                                                      | Argument preparation                       | AArch64 Instruction      | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------|--------------------------|-------------------|---------------------------|
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_bf16" target="_blank">vset_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `0<=lane<=3`<br>`a -> VnH`<br>`v -> Vd.4H` | `INS Vd.H[lane],Vn.H[0]` | `Vd.4H -> result` | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_bf16" target="_blank">vsetq_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t v,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `0<=lane<=7`<br>`a -> VnH`<br>`v -> Vd.8H` | `INS Vd.H[lane],Vn.H[0]` | `Vd.8H -> result` | `A32/A64`                 |

#### Copy vector lane

| Intrinsic                                                                                                                                                                                                                                                                                                                                          | Argument preparation                                                   | AArch64 Instruction           | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------|-------------------------------|-------------------|---------------------------|
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_bf16" target="_blank">vcopy_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>     | `a -> Vd.4H`<br>`0 <= lane1 <= 3`<br>`b -> Vn.4H`<br>`0 <= lane2 <= 3` | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.4H -> result` | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_bf16" target="_blank">vcopyq_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>   | `a -> Vd.8H`<br>`0 <= lane1 <= 7`<br>`b -> Vn.4H`<br>`0 <= lane2 <= 3` | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.8H -> result` | `A64`                     |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_bf16" target="_blank">vcopy_laneq_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code>   | `a -> Vd.4H`<br>`0 <= lane1 <= 3`<br>`b -> Vn.8H`<br>`0 <= lane2 <= 7` | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.4H -> result` | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_bf16" target="_blank">vcopyq_laneq_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane1,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane2)</code> | `a -> Vd.8H`<br>`0 <= lane1 <= 7`<br>`b -> Vn.8H`<br>`0 <= lane2 <= 7` | `INS Vd.H[lane1],Vn.H[lane2]` | `Vd.8H -> result` | `A64`                     |

### Load

#### Stride

| Intrinsic                                                                                                                                                                                                                                                                                                     | Argument preparation                                                                                                                   | AArch64 Instruction             | Result                                                                                                          | Supported architectures   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|-----------------------------------------------------------------------------------------------------------------|---------------------------|
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_bf16" target="_blank">vld1_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                                        | `ptr -> Xn`                                                                                                                            | `LD1 {Vt.4H},[Xn]`              | `Vt.4H -> result`                                                                                               | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_bf16" target="_blank">vld1q_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                                      | `ptr -> Xn`                                                                                                                            | `LD1 {Vt.8H},[Xn]`              | `Vt.8H -> result`                                                                                               | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_bf16" target="_blank">vld1_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>       | `ptr -> Xn`<br>`src -> Vt.4H`<br>`0 <= lane <= 3`                                                                                      | `LD1 {Vt.H}[lane],[Xn]`         | `Vt.4H -> result`                                                                                               | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_bf16" target="_blank">vld1q_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `ptr -> Xn`<br>`src -> Vt.8H`<br>`0 <= lane <= 7`                                                                                      | `LD1 {Vt.H}[lane],[Xn]`         | `Vt.8H -> result`                                                                                               | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_bf16" target="_blank">vld1_dup_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                                | `ptr -> Xn`                                                                                                                            | `LD1R {Vt.4H},[Xn]`             | `Vt.4H -> result`                                                                                               | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_bf16" target="_blank">vld1q_dup_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                            | `LD1R {Vt.8H},[Xn]`             | `Vt.8H -> result`                                                                                               | `A32/A64`                 |
| <code>bfloat16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_bf16" target="_blank">vld2_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                                      | `ptr -> Xn`                                                                                                                            | `LD2 {Vt.4H - Vt2.4H},[Xn]`     | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                           | `A32/A64`                 |
| <code>bfloat16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_bf16" target="_blank">vld2q_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                            | `LD2 {Vt.8H - Vt2.8H},[Xn]`     | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                           | `A32/A64`                 |
| <code>bfloat16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_bf16" target="_blank">vld3_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                                      | `ptr -> Xn`                                                                                                                            | `LD3 {Vt.4H - Vt3.4H},[Xn]`     | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                              | `A32/A64`                 |
| <code>bfloat16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_bf16" target="_blank">vld3q_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                            | `LD3 {Vt.8H - Vt3.8H},[Xn]`     | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                              | `A32/A64`                 |
| <code>bfloat16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_bf16" target="_blank">vld4_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                                      | `ptr -> Xn`                                                                                                                            | `LD4 {Vt.4H - Vt4.4H},[Xn]`     | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]` | `A32/A64`                 |
| <code>bfloat16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_bf16" target="_blank">vld4q_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                                    | `ptr -> Xn`                                                                                                                            | `LD4 {Vt.8H - Vt4.8H},[Xn]`     | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]` | `A32/A64`                 |
| <code>bfloat16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_bf16" target="_blank">vld2_dup_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                            | `LD2R {Vt.4H - Vt2.4H},[Xn]`    | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                           | `A32/A64`                 |
| <code>bfloat16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_bf16" target="_blank">vld2q_dup_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                            | `ptr -> Xn`                                                                                                                            | `LD2R {Vt.8H - Vt2.8H},[Xn]`    | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                           | `A32/A64`                 |
| <code>bfloat16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_bf16" target="_blank">vld3_dup_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                            | `LD3R {Vt.4H - Vt3.4H},[Xn]`    | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                              | `A32/A64`                 |
| <code>bfloat16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_bf16" target="_blank">vld3q_dup_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                            | `ptr -> Xn`                                                                                                                            | `LD3R {Vt.8H - Vt3.8H},[Xn]`    | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                              | `A32/A64`                 |
| <code>bfloat16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_bf16" target="_blank">vld4_dup_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                            | `LD4R {Vt.4H - Vt4.4H},[Xn]`    | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]` | `A32/A64`                 |
| <code>bfloat16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_bf16" target="_blank">vld4q_dup_bf16</a>(bfloat16_t const *ptr)</code>                                                                                                                            | `ptr -> Xn`                                                                                                                            | `LD4R {Vt.8H - Vt4.8H},[Xn]`    | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]` | `A32/A64`                 |
| <code>bfloat16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_bf16" target="_blank">vld2_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`                                                     | `LD2 {Vt.h - Vt2.h}[lane],[Xn]` | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                           | `A32/A64`                 |
| <code>bfloat16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_bf16" target="_blank">vld2q_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x2_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `ptr -> Xn`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`                                                     | `LD2 {Vt.h - Vt2.h}[lane],[Xn]` | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                           | `A32/A64`                 |
| <code>bfloat16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_bf16" target="_blank">vld3_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[2] -> Vt3.4H`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3`                           | `LD3 {Vt.h - Vt3.h}[lane],[Xn]` | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                              | `A32/A64`                 |
| <code>bfloat16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_bf16" target="_blank">vld3q_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x3_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `ptr -> Xn`<br>`src.val[2] -> Vt3.8H`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7`                           | `LD3 {Vt.h - Vt3.h}[lane],[Xn]` | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                              | `A32/A64`                 |
| <code>bfloat16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_bf16" target="_blank">vld4_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `ptr -> Xn`<br>`src.val[3] -> Vt4.4H`<br>`src.val[2] -> Vt3.4H`<br>`src.val[1] -> Vt2.4H`<br>`src.val[0] -> Vt.4H`<br>`0 <= lane <= 3` | `LD4 {Vt.h - Vt4.h}[lane],[Xn]` | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]` | `A32/A64`                 |
| <code>bfloat16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_bf16" target="_blank">vld4q_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t const *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x4_t src,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `ptr -> Xn`<br>`src.val[3] -> Vt4.8H`<br>`src.val[2] -> Vt3.8H`<br>`src.val[1] -> Vt2.8H`<br>`src.val[0] -> Vt.8H`<br>`0 <= lane <= 7` | `LD4 {Vt.h - Vt4.h}[lane],[Xn]` | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]` | `A32/A64`                 |
| <code>bfloat16x4x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_bf16_x2" target="_blank">vld1_bf16_x2</a>(bfloat16_t const *ptr)</code>                                                                                                                                | `ptr -> Xn`                                                                                                                            | `LD1 {Vt.4H - Vt2.4H},[Xn]`     | `Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                                                           | `A32/A64`                 |
| <code>bfloat16x8x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_bf16_x2" target="_blank">vld1q_bf16_x2</a>(bfloat16_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                            | `LD1 {Vt.8H - Vt2.8H},[Xn]`     | `Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                                                           | `A32/A64`                 |
| <code>bfloat16x4x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_bf16_x3" target="_blank">vld1_bf16_x3</a>(bfloat16_t const *ptr)</code>                                                                                                                                | `ptr -> Xn`                                                                                                                            | `LD1 {Vt.4H - Vt3.4H},[Xn]`     | `Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]`                              | `v7/A32/A64`              |
| <code>bfloat16x8x3_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_bf16_x3" target="_blank">vld1q_bf16_x3</a>(bfloat16_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                            | `LD1 {Vt.8H - Vt3.8H},[Xn]`     | `Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]`                              | `v7/A32/A64`              |
| <code>bfloat16x4x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_bf16_x4" target="_blank">vld1_bf16_x4</a>(bfloat16_t const *ptr)</code>                                                                                                                                | `ptr -> Xn`                                                                                                                            | `LD1 {Vt.4H - Vt4.4H},[Xn]`     | `Vt4.4H -> result.val[3]`<br>`Vt3.4H -> result.val[2]`<br>`Vt2.4H -> result.val[1]`<br>`Vt.4H -> result.val[0]` | `A32/A64`                 |
| <code>bfloat16x8x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_bf16_x4" target="_blank">vld1q_bf16_x4</a>(bfloat16_t const *ptr)</code>                                                                                                                              | `ptr -> Xn`                                                                                                                            | `LD1 {Vt.8H - Vt4.8H},[Xn]`     | `Vt4.8H -> result.val[3]`<br>`Vt3.8H -> result.val[2]`<br>`Vt2.8H -> result.val[1]`<br>`Vt.8H -> result.val[0]` | `A32/A64`                 |

### Store

#### Stride

| Intrinsic                                                                                                                                                                                                                                                                                     | Argument preparation                                                                                                                   | AArch64 Instruction             | Result   | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|----------|---------------------------|
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_bf16" target="_blank">vst1_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t val)</code>                                                           | `val -> Vt.4H`<br>`ptr -> Xn`                                                                                                          | `ST1 {Vt.4H},[Xn]`              |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_bf16" target="_blank">vst1q_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t val)</code>                                                         | `val -> Vt.8H`<br>`ptr -> Xn`                                                                                                          | `ST1 {Vt.8H},[Xn]`              |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_bf16" target="_blank">vst1_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `val -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                                                      | `ST1 {Vt.h}[lane],[Xn]`         |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_bf16" target="_blank">vst1q_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `val -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                                                      | `ST1 {Vt.h}[lane],[Xn]`         |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_bf16" target="_blank">vst2_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x2_t val)</code>                                                         | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                                         | `ST2 {Vt.4H - Vt2.4H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_bf16" target="_blank">vst2q_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x2_t val)</code>                                                       | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                                         | `ST2 {Vt.8H - Vt2.8H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_bf16" target="_blank">vst3_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x3_t val)</code>                                                         | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                               | `ST3 {Vt.4H - Vt3.4H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_bf16" target="_blank">vst3q_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x3_t val)</code>                                                       | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                               | `ST3 {Vt.8H - Vt3.8H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_bf16" target="_blank">vst4_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x4_t val)</code>                                                         | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                     | `ST4 {Vt.4H - Vt4.4H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_bf16" target="_blank">vst4q_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x4_t val)</code>                                                       | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                     | `ST4 {Vt.8H - Vt4.8H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_bf16" target="_blank">vst2_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                                                     | `ST2 {Vt.h - Vt2.h}[lane],[Xn]` |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_bf16" target="_blank">vst2q_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x2_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                                                     | `ST2 {Vt.h - Vt2.h}[lane],[Xn]` |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_bf16" target="_blank">vst3_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3`                           | `ST3 {Vt.h - Vt3.h}[lane],[Xn]` |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_bf16" target="_blank">vst3q_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x3_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7`                           | `ST3 {Vt.h - Vt3.h}[lane],[Xn]` |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_bf16" target="_blank">vst4_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`<br>`0 <= lane <= 3` | `ST4 {Vt.h - Vt4.h}[lane],[Xn]` |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_bf16" target="_blank">vst4q_lane_bf16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x4_t val,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`<br>`0 <= lane <= 7` | `ST4 {Vt.h - Vt4.h}[lane],[Xn]` |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_bf16_x2" target="_blank">vst1_bf16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x2_t val)</code>                                                   | `val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                                                         | `ST1 {Vt.4H - Vt2.4H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_bf16_x2" target="_blank">vst1q_bf16_x2</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x2_t val)</code>                                                 | `val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                                                         | `ST1 {Vt.8H - Vt2.8H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_bf16_x3" target="_blank">vst1_bf16_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x3_t val)</code>                                                   | `val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                                               | `ST1 {Vt.4H - Vt3.4H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_bf16_x3" target="_blank">vst1q_bf16_x3</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x3_t val)</code>                                                 | `val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                                               | `ST1 {Vt.8H - Vt3.8H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_bf16_x4" target="_blank">vst1_bf16_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4x4_t val)</code>                                                   | `val.val[3] -> Vt4.4H`<br>`val.val[2] -> Vt3.4H`<br>`val.val[1] -> Vt2.4H`<br>`val.val[0] -> Vt.4H`<br>`ptr -> Xn`                     | `ST1 {Vt.4H - Vt4.4H},[Xn]`     |          | `A32/A64`                 |
| <code>void <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_bf16_x4" target="_blank">vst1q_bf16_x4</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16_t *ptr,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8x4_t val)</code>                                                 | `val.val[3] -> Vt4.8H`<br>`val.val[2] -> Vt3.8H`<br>`val.val[1] -> Vt2.8H`<br>`val.val[0] -> Vt.8H`<br>`ptr -> Xn`                     | `ST1 {Vt.8H - Vt4.8H},[Xn]`     |          | `A32/A64`                 |

### Data type conversion

#### Reinterpret casts

| Intrinsic                                                                                                                                                                                 | Argument preparation   | AArch64 Instruction   | Result             | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|-----------------------|--------------------|---------------------------|
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_s8" target="_blank">vreinterpret_bf16_s8</a>(int8x8_t a)</code>         | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_s16" target="_blank">vreinterpret_bf16_s16</a>(int16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_s32" target="_blank">vreinterpret_bf16_s32</a>(int32x2_t a)</code>      | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_f32" target="_blank">vreinterpret_bf16_f32</a>(float32x2_t a)</code>    | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_u8" target="_blank">vreinterpret_bf16_u8</a>(uint8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_u16" target="_blank">vreinterpret_bf16_u16</a>(uint16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_u32" target="_blank">vreinterpret_bf16_u32</a>(uint32x2_t a)</code>     | `a -> Vd.2S`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_p8" target="_blank">vreinterpret_bf16_p8</a>(poly8x8_t a)</code>        | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_p16" target="_blank">vreinterpret_bf16_p16</a>(poly16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_mf8" target="_blank">vreinterpret_bf16_mf8</a>(mfloat8x8_t a)</code>    | `a -> Vd.8B`           | `NOP`                 | `Vd.4H -> result`  | `A64`                     |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_u64" target="_blank">vreinterpret_bf16_u64</a>(uint64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_s64" target="_blank">vreinterpret_bf16_s64</a>(int64x1_t a)</code>      | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_s8" target="_blank">vreinterpretq_bf16_s8</a>(int8x16_t a)</code>      | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_s16" target="_blank">vreinterpretq_bf16_s16</a>(int16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_s32" target="_blank">vreinterpretq_bf16_s32</a>(int32x4_t a)</code>    | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_f32" target="_blank">vreinterpretq_bf16_f32</a>(float32x4_t a)</code>  | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_u8" target="_blank">vreinterpretq_bf16_u8</a>(uint8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_u16" target="_blank">vreinterpretq_bf16_u16</a>(uint16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_u32" target="_blank">vreinterpretq_bf16_u32</a>(uint32x4_t a)</code>   | `a -> Vd.4S`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_p8" target="_blank">vreinterpretq_bf16_p8</a>(poly8x16_t a)</code>     | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_p16" target="_blank">vreinterpretq_bf16_p16</a>(poly16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_mf8" target="_blank">vreinterpretq_bf16_mf8</a>(mfloat8x16_t a)</code> | `a -> Vd.16B`          | `NOP`                 | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_u64" target="_blank">vreinterpretq_bf16_u64</a>(uint64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_s64" target="_blank">vreinterpretq_bf16_s64</a>(int64x2_t a)</code>    | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_f64" target="_blank">vreinterpret_bf16_f64</a>(float64x1_t a)</code>    | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_f64" target="_blank">vreinterpretq_bf16_f64</a>(float64x2_t a)</code>  | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_p64" target="_blank">vreinterpret_bf16_p64</a>(poly64x1_t a)</code>     | `a -> Vd.1D`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_p64" target="_blank">vreinterpretq_bf16_p64</a>(poly64x2_t a)</code>   | `a -> Vd.2D`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_p128" target="_blank">vreinterpretq_bf16_p128</a>(poly128_t a)</code>  | `a -> Vd.1Q`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>int8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_bf16" target="_blank">vreinterpret_s8_bf16</a>(bfloat16x4_t a)</code>         | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `A32/A64`                 |
| <code>int16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_bf16" target="_blank">vreinterpret_s16_bf16</a>(bfloat16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>int32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_bf16" target="_blank">vreinterpret_s32_bf16</a>(bfloat16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_bf16" target="_blank">vreinterpret_f32_bf16</a>(bfloat16x4_t a)</code>    | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `A32/A64`                 |
| <code>uint8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_bf16" target="_blank">vreinterpret_u8_bf16</a>(bfloat16x4_t a)</code>        | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `A32/A64`                 |
| <code>uint16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_bf16" target="_blank">vreinterpret_u16_bf16</a>(bfloat16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>uint32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_bf16" target="_blank">vreinterpret_u32_bf16</a>(bfloat16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.2S -> result`  | `A32/A64`                 |
| <code>poly8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_bf16" target="_blank">vreinterpret_p8_bf16</a>(bfloat16x4_t a)</code>        | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `A32/A64`                 |
| <code>poly16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_bf16" target="_blank">vreinterpret_p16_bf16</a>(bfloat16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.4H -> result`  | `A32/A64`                 |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_bf16" target="_blank">vreinterpret_mf8_bf16</a>(bfloat16x4_t a)</code>    | `a -> Vd.4H`           | `NOP`                 | `Vd.8B -> result`  | `A64`                     |
| <code>uint64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_bf16" target="_blank">vreinterpret_u64_bf16</a>(bfloat16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>int64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_bf16" target="_blank">vreinterpret_s64_bf16</a>(bfloat16x4_t a)</code>      | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>float64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_bf16" target="_blank">vreinterpret_f64_bf16</a>(bfloat16x4_t a)</code>    | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A64`                     |
| <code>poly64x1_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_bf16" target="_blank">vreinterpret_p64_bf16</a>(bfloat16x4_t a)</code>     | `a -> Vd.4H`           | `NOP`                 | `Vd.1D -> result`  | `A32/A64`                 |
| <code>int8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_bf16" target="_blank">vreinterpretq_s8_bf16</a>(bfloat16x8_t a)</code>      | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `A32/A64`                 |
| <code>int16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_bf16" target="_blank">vreinterpretq_s16_bf16</a>(bfloat16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>int32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_bf16" target="_blank">vreinterpretq_s32_bf16</a>(bfloat16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_bf16" target="_blank">vreinterpretq_f32_bf16</a>(bfloat16x8_t a)</code>  | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `A32/A64`                 |
| <code>uint8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_bf16" target="_blank">vreinterpretq_u8_bf16</a>(bfloat16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `A32/A64`                 |
| <code>uint16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_bf16" target="_blank">vreinterpretq_u16_bf16</a>(bfloat16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>uint32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_bf16" target="_blank">vreinterpretq_u32_bf16</a>(bfloat16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.4S -> result`  | `A32/A64`                 |
| <code>poly8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_bf16" target="_blank">vreinterpretq_p8_bf16</a>(bfloat16x8_t a)</code>     | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `A32/A64`                 |
| <code>poly16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_bf16" target="_blank">vreinterpretq_p16_bf16</a>(bfloat16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.8H -> result`  | `A32/A64`                 |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_bf16" target="_blank">vreinterpretq_mf8_bf16</a>(bfloat16x8_t a)</code> | `a -> Vd.8H`           | `NOP`                 | `Vd.16B -> result` | `A64`                     |
| <code>uint64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_bf16" target="_blank">vreinterpretq_u64_bf16</a>(bfloat16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>int64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_bf16" target="_blank">vreinterpretq_s64_bf16</a>(bfloat16x8_t a)</code>    | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_bf16" target="_blank">vreinterpretq_f64_bf16</a>(bfloat16x8_t a)</code>  | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A64`                     |
| <code>poly64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_bf16" target="_blank">vreinterpretq_p64_bf16</a>(bfloat16x8_t a)</code>   | `a -> Vd.8H`           | `NOP`                 | `Vd.2D -> result`  | `A32/A64`                 |
| <code>poly128_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_bf16" target="_blank">vreinterpretq_p128_bf16</a>(bfloat16x8_t a)</code>  | `a -> Vd.8H`           | `NOP`                 | `Vd.1Q -> result`  | `A32/A64`                 |

#### Conversions

| Intrinsic                                                                                                                                                                                                                                                          | Argument preparation                      | AArch64 Instruction      | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|--------------------------|-------------------|---------------------------|
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_bf16" target="_blank">vcvt_f32_bf16</a>(bfloat16x4_t a)</code>                                                                                             | `a -> Vn.8H`                              | `SHLL Vd.4S,Vn.8H, #16`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_low_f32_bf16" target="_blank">vcvtq_low_f32_bf16</a>(bfloat16x8_t a)</code>                                                                                   | `a -> Vn.8H`                              | `SHLL Vd.4S,Vn.8H, #16`  | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_high_f32_bf16" target="_blank">vcvtq_high_f32_bf16</a>(bfloat16x8_t a)</code>                                                                                 | `a -> Vn.8H`                              | `SHLL2 Vd.4S,Vn.8H, #16` | `Vd.4S -> result` | `A32/A64`                 |
| <code>bfloat16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_bf16_f32" target="_blank">vcvt_bf16_f32</a>(float32x4_t a)</code>                                                                                             | `a -> Vn.4S`                              | `BFCVTN Vd.4H,Vn.4S`     | `Vd.4H -> result` | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_low_bf16_f32" target="_blank">vcvtq_low_bf16_f32</a>(float32x4_t a)</code>                                                                                   | `a -> Vn.4S`                              | `BFCVTN Vd.4H,Vn.4S`     | `Vd.8H -> result` | `A32/A64`                 |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_high_bf16_f32" target="_blank">vcvtq_high_bf16_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t inactive,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t a)</code> | `inactive -> Vd.8H`<br>`a -> Vn.4S`<br>`` | `BFCVTN2 Vd.8H,Vn.4S`    | `Vd.8H -> result` | `A32/A64`                 |
| <code>bfloat16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_bf16_f32" target="_blank">vcvth_bf16_f32</a>(float32_t a)</code>                                                                                               | `a -> Sn`                                 | `BFCVT Hd,Sn`            | `Hd -> result`    | `A32/A64`                 |
| <code>float32_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_f32_bf16" target="_blank">vcvtah_f32_bf16</a>(bfloat16_t a)</code>                                                                                             | `a -> Hn`                                 | `SHL Dd,Dn, #16`         | `Sd -> result`    | `A32/A64`                 |

### Vector arithmetic

#### Dot product

| Intrinsic                                                                                                                                                                                                                                                                                                                                      | Argument preparation                                             | AArch64 Instruction             | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|---------------------------------|-------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdot_f32" target="_blank">vbfdot_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t b)</code>                                                           | `r -> Vd.2S`<br>`a -> Vn.4H`<br>`b -> Vm.4H`                     | `BFDOT Vd.2S,Vn.4H,Vm.4H`       | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdotq_f32" target="_blank">vbfdotq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t b)</code>                                                         | `r -> Vd.4S`<br>`a -> Vn.8H`<br>`b -> Vm.8H`                     | `BFDOT Vd.4S,Vn.8H,Vm.8H`       | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdot_lane_f32" target="_blank">vbfdot_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>     | `r -> Vd.2S`<br>`a -> Vn.4H`<br>`b -> Vm.4H`<br>`0 <= lane <= 1` | `BFDOT Vd.2S,Vn.4H,Vm.2H[lane]` | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdotq_laneq_f32" target="_blank">vbfdotq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.4S`<br>`a -> Vn.8H`<br>`b -> Vm.8H`<br>`0 <= lane <= 3` | `BFDOT Vd.4S,Vn.8H,Vm.2H[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdot_laneq_f32" target="_blank">vbfdot_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.2S`<br>`a -> Vn.4H`<br>`b -> Vm.8H`<br>`0 <= lane <= 3` | `BFDOT Vd.2S,Vn.4H,Vm.2H[lane]` | `Vd.2S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdotq_lane_f32" target="_blank">vbfdotq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4S`<br>`a -> Vn.8H`<br>`b -> Vm.4H`<br>`0 <= lane <= 1` | `BFDOT Vd.4S,Vn.8H,Vm.2H[lane]` | `Vd.4S -> result` | `A32/A64`                 |

#### Matrix multiply

| Intrinsic                                                                                                                                                                                                                                                                                | Argument preparation                         | AArch64 Instruction        | Result            | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|----------------------------|-------------------|---------------------------|
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmmlaq_f32" target="_blank">vbfmmlaq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t b)</code> | `r -> Vd.4S`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `BFMMLA Vd.4S,Vn.8H,Vm.8H` | `Vd.4S -> result` | `A32/A64`                 |

#### Multiply

##### Multiply-accumulate

| Intrinsic                                                                                                                                                                                                                                                                                  | Argument preparation                         | AArch64 Instruction         | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------|-----------------------------|-------------------|---------------------------|
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlalbq_f32" target="_blank">vbfmlalbq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t b)</code> | `r -> Vd.4S`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `BFMLALB Vd.4S,Vn.8H,Vm.8H` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlaltq_f32" target="_blank">vbfmlaltq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t b)</code> | `r -> Vd.4S`<br>`a -> Vn.8H`<br>`b -> Vm.8H` | `BFMLALT Vd.4S,Vn.8H,Vm.8H` | `Vd.4S -> result` | `A32/A64`                 |

### Scalar arithmetic

#### Vector multiply-accumulate by scalar

| Intrinsic                                                                                                                                                                                                                                                                                                                                          | Argument preparation                                             | AArch64 Instruction              | Result            | Supported architectures   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------|----------------------------------|-------------------|---------------------------|
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlalbq_lane_f32" target="_blank">vbfmlalbq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4S`<br>`a -> Vn.8H`<br>`b -> Vm.4H`<br>`0 <= lane <= 3` | `BFMLALB Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlalbq_laneq_f32" target="_blank">vbfmlalbq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.4S`<br>`a -> Vn.8H`<br>`b -> Vm.8H`<br>`0 <= lane <= 7` | `BFMLALB Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlaltq_lane_f32" target="_blank">vbfmlaltq_lane_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x4_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code>   | `r -> Vd.4S`<br>`a -> Vn.8H`<br>`b -> Vm.4H`<br>`0 <= lane <= 3` | `BFMLALT Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A32/A64`                 |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlaltq_laneq_f32" target="_blank">vbfmlaltq_laneq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t r,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t a,<br>&nbsp;&nbsp;&nbsp;&nbsp; bfloat16x8_t b,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane)</code> | `r -> Vd.4S`<br>`a -> Vn.8H`<br>`b -> Vm.8H`<br>`0 <= lane <= 7` | `BFMLALT Vd.4S,Vn.8H,Vm.H[lane]` | `Vd.4S -> result` | `A32/A64`                 |

## Modal 8-bit floating-point intrinsics

### Data type conversion

#### Conversions

| Intrinsic                                                                                                                                                                                                                                                                                                                                           | Argument preparation           | AArch64 Instruction           | Result             | Supported architectures   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|-------------------------------|--------------------|---------------------------|
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_bf16_mf8_fpm" target="_blank">vcvt1_bf16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                               | `vn -> Vn.8B`                  | `BF1CVTL Vd.8H,Vn.8B`         | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_low_bf16_mf8_fpm" target="_blank">vcvt1_low_bf16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                      | `vn -> Vn.8B`                  | `BF1CVTL Vd.8H,Vn.8B`         | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_bf16_mf8_fpm" target="_blank">vcvt2_bf16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                               | `vn -> Vn.8B`                  | `BF2CVTL Vd.8H,Vn.8B`         | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_low_bf16_mf8_fpm" target="_blank">vcvt2_low_bf16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                      | `vn -> Vn.8B`                  | `BF2CVTL Vd.8H,Vn.8B`         | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_high_bf16_mf8_fpm" target="_blank">vcvt1_high_bf16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                    | `vn -> Vn.16B`                 | `BF1CVTL2 Vd.8H,Vn.16B`       | `Vd.8H -> result`  | `A64`                     |
| <code>bfloat16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_high_bf16_mf8_fpm" target="_blank">vcvt2_high_bf16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                    | `vn -> Vn.16B`                 | `BF2CVTL2 Vd.8H,Vn.16B`       | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_f16_mf8_fpm" target="_blank">vcvt1_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                                  | `vn -> Vn.8B`                  | `F1CVTL Vd.8H,Vn.8B`          | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_low_f16_mf8_fpm" target="_blank">vcvt1_low_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                         | `vn -> Vn.8B`                  | `F1CVTL Vd.8H,Vn.8B`          | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_f16_mf8_fpm" target="_blank">vcvt2_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                                  | `vn -> Vn.8B`                  | `F2CVTL Vd.8H,Vn.8B`          | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_low_f16_mf8_fpm" target="_blank">vcvt2_low_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                         | `vn -> Vn.8B`                  | `F2CVTL Vd.8H,Vn.8B`          | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_high_f16_mf8_fpm" target="_blank">vcvt1_high_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                       | `vn -> Vn.16B`                 | `F1CVTL2 Vd.8H,Vn.16B`        | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_high_f16_mf8_fpm" target="_blank">vcvt2_high_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                                                       | `vn -> Vn.16B`                 | `F2CVTL2 Vd.8H,Vn.16B`        | `Vd.8H -> result`  | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_mf8_f32_fpm" target="_blank">vcvt_mf8_f32_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                        | `vn -> Vn.4S`<br>`vm -> Vm.4S` | `FCVTN Vd.8B, Vn.4S, Vm.4S`   | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_high_mf8_f32_fpm" target="_blank">vcvt_high_mf8_f32_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code> | `vn -> Vn.4S`<br>`vm -> Vm.4S` | `FCVTN2 Vd.16B, Vn.4S, Vm.4S` | `Vd.16B -> result` | `A64`                     |
| <code>mfloat8x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_mf8_f16_fpm" target="_blank">vcvt_mf8_f16_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                        | `vn -> Vn.4H`<br>`vm -> Vm.4H` | `FCVTN Vd.8B, Vn.4H, Vm.4H`   | `Vd.8B -> result`  | `A64`                     |
| <code>mfloat8x16_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_mf8_f16_fpm" target="_blank">vcvtq_mf8_f16_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                     | `vn -> Vn.8H`<br>`vm -> Vm.8H` | `FCVTN Vd.16B, Vn.8H, Vm.8H`  | `Vd.16B -> result` | `A64`                     |

### Vector arithmetic

#### Exponent

| Intrinsic                                                                                                                                                                                                                                 | Argument preparation           | AArch64 Instruction          | Result            | Supported architectures   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------|------------------------------|-------------------|---------------------------|
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vscale_f16" target="_blank">vscale_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x4_t vm)</code>   | `vn -> Vn.4H`<br>`vm -> Vm.4H` | `FSCALE Vd.4H, Vn.4H, Vm.4H` | `Vd.4H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vscaleq_f16" target="_blank">vscaleq_f16</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; int16x8_t vm)</code> | `vn -> Vn.8H`<br>`vm -> Vm.8H` | `FSCALE Vd.8H, Vn.8H, Vm.8H` | `Vd.8H -> result` | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vscale_f32" target="_blank">vscale_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x2_t vm)</code>   | `vn -> Vn.2S`<br>`vm -> Vm.2S` | `FSCALE Vd.2S, Vn.2S, Vm.2S` | `Vd.2S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vscaleq_f32" target="_blank">vscaleq_f32</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; int32x4_t vm)</code> | `vn -> Vn.4S`<br>`vm -> Vm.4S` | `FSCALE Vd.4S, Vn.4S, Vm.4S` | `Vd.4S -> result` | `A64`                     |
| <code>float64x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vscaleq_f64" target="_blank">vscaleq_f64</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float64x2_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; int64x2_t vm)</code> | `vn -> Vn.2D`<br>`vm -> Vm.2D` | `FSCALE Vd.2D, Vn.2D, Vm.2D` | `Vd.2D -> result` | `A64`                     |

#### Dot product

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                                            | Argument preparation                                                 | AArch64 Instruction               | Result             | Supported architectures   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------|-----------------------------------|--------------------|---------------------------|
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_f32_mf8_fpm" target="_blank">vdot_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                             | `vd -> Vd.2S`<br>`vn -> Vn.8B`<br>`vm -> Vm.8B`                      | `FDOT Vd.2S, Vn.8B, Vm.8B`        | `Vd.2S -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_f32_mf8_fpm" target="_blank">vdotq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                         | `vd -> Vd.4S`<br>`vn -> Vn.16B`<br>`vm -> Vm.16B`                    | `FDOT Vd.4S, Vn.16B, Vm.16B`      | `Vd.4S -> result`  | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_lane_f32_mf8_fpm" target="_blank">vdot_lane_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>       | `vd -> Vd.2S`<br>`vn -> Vn.8B`<br>`vm -> Vm.4B`<br>`0 <= lane <= 1`  | `FDOT Vd.2S, Vn.8B, Vm.4B[lane]`  | `Vd.2S -> result`  | `A64`                     |
| <code>float32x2_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_laneq_f32_mf8_fpm" target="_blank">vdot_laneq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x2_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>    | `vd -> Vd.2S`<br>`vn -> Vn.16B`<br>`vm -> Vm.4B`<br>`0 <= lane <= 3` | `FDOT Vd.2S, Vn.8B, Vm.4B[lane]`  | `Vd.2S -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_lane_f32_mf8_fpm" target="_blank">vdotq_lane_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>    | `vd -> Vd.4S`<br>`vn -> Vn.8B`<br>`vm -> Vm.4B`<br>`0 <= lane <= 1`  | `FDOT Vd.4S, Vn.8B, Vm.4B[lane]`  | `Vd.4S -> result`  | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_laneq_f32_mf8_fpm" target="_blank">vdotq_laneq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code> | `vd -> Vd.4S`<br>`vn -> Vn.16`<br>`vm -> Vm.4B`<br>`0 <= lane <= 3`  | `FDOT Vd.4S, Vn.8B, Vm.4B[lane]`  | `Vd.4SB -> result` | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_f16_mf8_fpm" target="_blank">vdot_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                             | `vd -> Vd.4H`<br>`vn -> Vn.8B`<br>`vm -> Vm.8B`                      | `FDOT Vd.4H, Vn.8B, Vm.8B`        | `Vd.4H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_f16_mf8_fpm" target="_blank">vdotq_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                         | `vd -> Vd.8H`<br>`vn -> Vn.16B`<br>`vm -> Vm.16B`                    | `FDOT Vd.8H, Vn.16B, Vm.16B`      | `Vd.8H -> result`  | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_lane_f16_mf8_fpm" target="_blank">vdot_lane_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>       | `vd -> Vd.4H`<br>`vn -> Vn.8B`<br>`vm -> Vm.2B`<br>`0 <= lane <= 3`  | `FDOT Vd.4H, Vn.8B, Vm.2B[lane]`  | `Vd.4H -> result`  | `A64`                     |
| <code>float16x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_laneq_f16_mf8_fpm" target="_blank">vdot_laneq_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>    | `vd -> Vd.4H`<br>`vn -> Vn.8B`<br>`vm -> Vm.2B`<br>`0 <= lane <= 7`  | `FDOT Vd.4H, Vn.8B, Vm.2B[lane]`  | `Vd.4H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_lane_f16_mf8_fpm" target="_blank">vdotq_lane_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>    | `vd -> Vd.8H`<br>`vn -> Vn.16B`<br>`vm -> Vm.2B`<br>`0 <= lane <= 3` | `FDOT Vd.8H, Vn.16B, Vm.2B[lane]` | `Vd.8H -> result`  | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_laneq_f16_mf8_fpm" target="_blank">vdotq_laneq_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code> | `vd -> Vd.8H`<br>`vn -> Vn.16B`<br>`vm -> Vm.2B`<br>`0 <= lane <= 7` | `FDOT Vd.8H, Vn.16B, Vm.2B[lane]` | `Vd.8H -> result`  | `A64`                     |

#### Multiply

##### Multiply-accumulate and widen

| Intrinsic                                                                                                                                                                                                                                                                                                                                                                                                    | Argument preparation                                                 | AArch64 Instruction                  | Result            | Supported architectures   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------|--------------------------------------|-------------------|---------------------------|
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalbq_f16_mf8_fpm" target="_blank">vmlalbq_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                             | `vd -> Vd.8H`<br>`vn -> Vn.16B`<br>`vm -> Vm.16B`                    | `FMLALB Vd.8H, Vn.16B, Vm.16B`       | `Vd.8H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaltq_f16_mf8_fpm" target="_blank">vmlaltq_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                             | `vd -> Vd.8H`<br>`vn -> Vn.16B`<br>`vm -> Vm.16B`                    | `FMLALT Vd.8H, Vn.16B, Vm.16B`       | `Vd.8H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalbq_lane_f16_mf8_fpm" target="_blank">vmlalbq_lane_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>        | `vd -> Vd.8H`<br>`vn -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 7`  | `FMLALB Vd.8H, Vn.16B, Vm.B[lane]`   | `Vd.8H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalbq_laneq_f16_mf8_fpm" target="_blank">vmlalbq_laneq_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>     | `vd -> Vd.8H`<br>`vn -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 15` | `FMLALB Vd.8H, Vn.16B, Vm.B[lane]`   | `Vd.8H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaltq_lane_f16_mf8_fpm" target="_blank">vmlaltq_lane_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>        | `vd -> Vd.8H`<br>`vn -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 7`  | `FMLALT Vd.8H, Vn.16B, Vm.B[lane]`   | `Vd.8H -> result` | `A64`                     |
| <code>float16x8_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaltq_laneq_f16_mf8_fpm" target="_blank">vmlaltq_laneq_f16_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float16x8_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>     | `vd -> Vd.8H`<br>`vn -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 15` | `FMLALT Vd.8H, Vn.16B, Vm.B[lane]`   | `Vd.8H -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbbq_f32_mf8_fpm" target="_blank">vmlallbbq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                         | `vd -> Vd.4S`<br>`vn -> Vn.16B`<br>`vm -> Vm.16B`                    | `FMLALLBB Vd.4S, Vn.16B, Vm.16B`     | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbtq_f32_mf8_fpm" target="_blank">vmlallbtq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                         | `vd -> Vd.4S`<br>`vn -> Vn.16B`<br>`vm -> Vm.16B`                    | `FMLALLBT Vd.4S, Vn.16B, Vm.16B`     | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalltbq_f32_mf8_fpm" target="_blank">vmlalltbq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                         | `vd -> Vd.4S`<br>`vn -> Vn.16B`<br>`vm -> Vm.16B`                    | `FMLALLTB Vd.4S, Vn.16B, Vm.16B`     | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallttq_f32_mf8_fpm" target="_blank">vmlallttq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>                                                         | `vd -> Vd.4S`<br>`vn -> Vn.16B`<br>`vm -> Vm.16B`                    | `FMLALLTT Vd.4S, Vn.16B, Vm.16B`     | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbbq_lane_f32_mf8_fpm" target="_blank">vmlallbbq_lane_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>    | `vd -> Vd.4S`<br>`vm -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 7`  | `FMLALLBB Vd.4S, Vn.16B, Vm.B[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbbq_laneq_f32_mf8_fpm" target="_blank">vmlallbbq_laneq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code> | `vd -> Vd.4S`<br>`vm -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 15` | `FMLALLBB Vd.4S, Vn.16B, Vm.B[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbtq_lane_f32_mf8_fpm" target="_blank">vmlallbtq_lane_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>    | `vd -> Vd.4S`<br>`vm -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 7`  | `FMLALLBB Vd.4S, Vn.16B, Vm.B[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbtq_laneq_f32_mf8_fpm" target="_blank">vmlallbtq_laneq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code> | `vd -> Vd.4S`<br>`vm -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 15` | `FMLALLBB Vd.4S, Vn.16B, Vm.B[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalltbq_lane_f32_mf8_fpm" target="_blank">vmlalltbq_lane_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>    | `vd -> Vd.4S`<br>`vm -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 7`  | `FMLALLBB Vd.4S, Vn.16B, Vm.B[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalltbq_laneq_f32_mf8_fpm" target="_blank">vmlalltbq_laneq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code> | `vd -> Vd.4S`<br>`vm -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 15` | `FMLALLBB Vd.4S, Vn.16B, Vm.B[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallttq_lane_f32_mf8_fpm" target="_blank">vmlallttq_lane_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x8_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code>    | `vd -> Vd.4S`<br>`vm -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 7`  | `FMLALLBB Vd.4S, Vn.16B, Vm.B[lane]` | `Vd.4S -> result` | `A64`                     |
| <code>float32x4_t <a href="https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallttq_laneq_f32_mf8_fpm" target="_blank">vmlallttq_laneq_f32_mf8_fpm</a>(<br>&nbsp;&nbsp;&nbsp;&nbsp; float32x4_t vd,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vn,<br>&nbsp;&nbsp;&nbsp;&nbsp; mfloat8x16_t vm,<br>&nbsp;&nbsp;&nbsp;&nbsp; const int lane,<br>&nbsp;&nbsp;&nbsp;&nbsp; fpm_t fpm)</code> | `vd -> Vd.4S`<br>`vm -> Vn.16B`<br>`vm -> Vm.B`<br>`0 <= lane <= 15` | `FMLALLBB Vd.4S, Vn.16B, Vm.B[lane]` | `Vd.4S -> result` | `A64`                     |
