{'Addra': {'CDeps': [[[], ['CurrentState'], []],
                     [[], ['CurrentState'], []],
                     [[], ['CurrentState'], []],
                     [[], ['CurrentState'], []]],
           'CLines': [[None, '221:C', None],
                      [None, '221:C', None],
                      [None, '221:C', None],
                      [None, '221:C', None]],
           'Clocked': False,
           'DDeps': [['CPU_rd_addr'], ['Reg_addr_1'], ['Reg_addr_0'], []],
           'DLines': ['224:D', '223:D', '222:D', '225:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3b6d110>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3b75f10>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3b75c50>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3b6d2d0>]},
 'CPU_rd_apply_dl1': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                      'CLines': [[None, '260:C'], [None, '260:C']],
                      'Clocked': True,
                      'DDeps': [[], ['CPU_rd_apply']],
                      'DLines': ['262:D', '267:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b701d0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b70590>]},
 'CPU_rd_apply_dl2': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                      'CLines': [[None, '260:C'], [None, '260:C']],
                      'Clocked': True,
                      'DDeps': [[], ['CPU_rd_apply_dl1']],
                      'DLines': ['263:D', '268:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b70350>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b70750>]},
 'CPU_rd_apply_reg': {'CDeps': [[[],
                                 ['Reset'],
                                 ['CPU_rd_apply_dl1', 'CPU_rd_apply_dl2'],
                                 ['CurrentState', 'StateCPU', 'Write']],
                                [[],
                                 ['Reset'],
                                 ['CPU_rd_apply_dl1', 'CPU_rd_apply_dl2']],
                                [[], ['Reset']]],
                      'CLines': [[None, '272:C', '274:C', '276:C'],
                                 [None, '272:C', '274:C'],
                                 [None, '272:C']],
                      'Clocked': True,
                      'DDeps': [[], [], []],
                      'DLines': ['277:D', '275:D', '273:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b992d0>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b70e90>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b70a90>]},
 'CPU_rd_dout': {'CDeps': [[[], ['Reset']],
                           [[],
                            ['Reset'],
                            ['Pipeline', 'CurrentState', 'StateCPU']]],
                 'CLines': [[None, '282:C'], [None, '282:C', '284:C']],
                 'Clocked': True,
                 'DDeps': [[], ['Douta']],
                 'DLines': ['283:D', '285:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b99690>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b99a50>]},
 'CPU_rd_grant': {'CDeps': [],
                  'CLines': [],
                  'Clocked': False,
                  'DDeps': [['CPU_rd_apply_reg']],
                  'DLines': ['279:D'],
                  'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7aa3b99290>]},
 'CurrentState': {'CDeps': [[[], ['Reset']], [[], ['Reset']]],
                  'CLines': [[None, '131:C'], [None, '131:C']],
                  'Clocked': True,
                  'DDeps': [['NextState'], []],
                  'DLines': ['134:D', '132:D'],
                  'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3bd3d10>,
                                  <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3bd3b50>]},
 'CurrentState_reg': {'CDeps': [[[], ['Reset']],
                                [[],
                                 ['Reset'],
                                 ['CurrentState', 'StateCPU']]],
                      'CLines': [[None, '137:C'], [None, '137:C', '139:C']],
                      'Clocked': True,
                      'DDeps': [[], ['CurrentState']],
                      'DLines': ['138:D', '140:D'],
                      'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3bcd090>,
                                      <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3bcd450>]},
 'Dina': {'CDeps': [[[], ['Reset'], ['CurrentState'], []],
                    [[], ['Reset'], ['CurrentState'], []],
                    [[], ['Reset'], ['CurrentState'], []],
                    [[], ['Reset'], ['CurrentState'], []],
                    [[], ['Reset']]],
          'CLines': [[None, '230:C', '233:C', None],
                     [None, '230:C', '233:C', None],
                     [None, '230:C', '233:C', None],
                     [None, '230:C', '233:C', None],
                     [None, '230:C']],
          'Clocked': True,
          'DDeps': [[],
                    ['Douta', 'Reg_data_0'],
                    ['Douta', 'Reg_data_1'],
                    [],
                    []],
          'DLines': ['237:D', '234:D', '235:D', '236:D', '231:D'],
          'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b6dfd0>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b6d990>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b6dc50>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b6de10>,
                          <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b6d5d0>]},
 'DoutaReg': {'CDeps': [[[], ['Reset']], [[], ['Reset'], ['Read']]],
              'CLines': [[None, '210:C'], [None, '210:C', '212:C']],
              'Clocked': True,
              'DDeps': [[], ['Douta']],
              'DLines': ['211:D', '213:D'],
              'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b75650>,
                              <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3b758d0>]},
 'NextState': {'CDeps': [[[],
                          ['CurrentState'],
                          [],
                          ['Reg_apply_0', 'CPU_rd_apply_reg']],
                         [[],
                          ['CurrentState'],
                          [],
                          ['Reg_apply_0', 'CPU_rd_apply_reg'],
                          ['Reg_apply_0']],
                         [[],
                          ['CurrentState'],
                          [],
                          ['Reg_apply_0', 'CPU_rd_apply_reg'],
                          ['Reg_apply_0']],
                         [[], ['CurrentState'], []],
                         [[], ['CurrentState'], [], ['StepCounter']],
                         [[],
                          ['CurrentState'],
                          [],
                          ['StepCounter'],
                          ['CurrentState_reg'],
                          []],
                         [[],
                          ['CurrentState'],
                          [],
                          ['StepCounter'],
                          ['CurrentState_reg'],
                          []],
                         [[],
                          ['CurrentState'],
                          [],
                          ['StepCounter'],
                          ['CurrentState_reg'],
                          []],
                         [[],
                          ['CurrentState'],
                          [],
                          ['Reg_apply_1', 'CPU_rd_apply_reg'],
                          ['Reg_apply_1']],
                         [[],
                          ['CurrentState'],
                          [],
                          ['Reg_apply_1', 'CPU_rd_apply_reg'],
                          ['Reg_apply_1']],
                         [[],
                          ['CurrentState'],
                          [],
                          ['Reg_apply_1', 'CPU_rd_apply_reg']]],
               'CLines': [[None, '146:C', None, '148:C'],
                          [None, '146:C', None, '148:C', '150:C'],
                          [None, '146:C', None, '148:C', '150:C'],
                          [None, '146:C', None],
                          [None, '146:C', None, '162:C'],
                          [None, '146:C', None, '162:C', '163:C', None],
                          [None, '146:C', None, '162:C', '163:C', None],
                          [None, '146:C', None, '162:C', '163:C', None],
                          [None, '146:C', None, '155:C', '157:C'],
                          [None, '146:C', None, '155:C', '157:C'],
                          [None, '146:C', None, '155:C']],
               'Clocked': False,
               'DDeps': [[],
                         [],
                         ['CurrentState'],
                         [],
                         ['CurrentState'],
                         [],
                         [],
                         [],
                         ['CurrentState'],
                         [],
                         []],
               'DLines': ['149:D',
                          '151:D',
                          '153:D',
                          '172:D',
                          '169:D',
                          '164:D',
                          '165:D',
                          '166:D',
                          '160:D',
                          '158:D',
                          '156:D'],
               'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3bcdc50>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3bcdf10>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fa5110>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3faa210>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3faa110>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fa5bd0>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fa5e10>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fa5fd0>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fa5810>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fa5650>,
                               <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fa5390>]},
 'Pipeline': {'CDeps': [[[],
                         ['StepCounter',
                          'StepCounter',
                          'StepCounter',
                          'StepCounter']],
                        [[],
                         ['StepCounter',
                          'StepCounter',
                          'StepCounter',
                          'StepCounter']]],
              'CLines': [[None, '196:C'], [None, '196:C']],
              'Clocked': False,
              'DDeps': [[], []],
              'DLines': ['198:D', '200:D'],
              'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fb0950>,
                              <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fb0ad0>]},
 'Read': {'CDeps': [[[],
                     ['StepCounter',
                      'StepCounter',
                      'StepCounter',
                      'StepCounter']],
                    [[],
                     ['StepCounter',
                      'StepCounter',
                      'StepCounter',
                      'StepCounter']]],
          'CLines': [[None, '189:C'], [None, '189:C']],
          'Clocked': False,
          'DDeps': [[], []],
          'DLines': ['191:D', '193:D'],
          'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fb00d0>,
                          <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3fb0250>]},
 'Reg_next_0': {'CDeps': [[[], ['CurrentState', 'StateMAC0']],
                          [[], ['CurrentState', 'StateMAC0']]],
                'CLines': [[None, '243:C'], [None, '243:C']],
                'Clocked': False,
                'DDeps': [[], ['Pipeline']],
                'DLines': ['246:D', '244:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3b79650>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3b794d0>]},
 'Reg_next_1': {'CDeps': [[[], ['CurrentState', 'StateMAC1']],
                          [[], ['CurrentState', 'StateMAC1']]],
                'CLines': [[None, '249:C'], [None, '249:C']],
                'Clocked': False,
                'DDeps': [[], ['Pipeline']],
                'DLines': ['252:D', '250:D'],
                'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3b79bd0>,
                                <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3b79a50>]},
 'StepCounter': {'CDeps': [[[],
                            ['Reset'],
                            ['NextState', 'CurrentState'],
                            ['StepCounter']],
                           [[], ['Reset'], ['NextState', 'CurrentState']],
                           [[], ['Reset']]],
                 'CLines': [[None, '178:C', '180:C', '182:C'],
                            [None, '178:C', '180:C'],
                            [None, '178:C']],
                 'Clocked': True,
                 'DDeps': [['StepCounter'], [], []],
                 'DLines': ['183:D', '181:D', '179:D'],
                 'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3faabd0>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3faa850>,
                                 <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7aa3faa510>]},
 'Wea': {'CDeps': [],
         'CLines': [],
         'Clocked': False,
         'DDeps': [['Write']],
         'DLines': ['240:D'],
         'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f7aa3b6df90>]},
 'Write': {'CDeps': [[[],
                      ['StepCounter',
                       'StepCounter',
                       'StepCounter',
                       'StepCounter']],
                     [[],
                      ['StepCounter',
                       'StepCounter',
                       'StepCounter',
                       'StepCounter']]],
           'CLines': [[None, '203:C'], [None, '203:C']],
           'Clocked': False,
           'DDeps': [[], []],
           'DLines': ['205:D', '207:D'],
           'Expressions': [<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3b751d0>,
                           <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f7aa3b75350>]}}
