
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/bzip2_281B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3227398 heartbeat IPC: 3.09847 cumulative IPC: 3.09847 (Simulation time: 0 hr 0 min 43 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3227398 (Simulation time: 0 hr 0 min 43 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 13726490 heartbeat IPC: 0.952463 cumulative IPC: 0.952463 (Simulation time: 0 hr 1 min 35 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25075015 heartbeat IPC: 0.881172 cumulative IPC: 0.915431 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 29621555 heartbeat IPC: 2.19948 cumulative IPC: 1.13662 (Simulation time: 0 hr 3 min 21 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 34549358 heartbeat IPC: 2.0293 cumulative IPC: 1.27706 (Simulation time: 0 hr 3 min 57 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 39722364 heartbeat IPC: 1.93311 cumulative IPC: 1.37005 (Simulation time: 0 hr 4 min 39 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 47249166 heartbeat IPC: 1.32859 cumulative IPC: 1.36296 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 54897060 heartbeat IPC: 1.30755 cumulative IPC: 1.35476 (Simulation time: 0 hr 6 min 40 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 61292383 heartbeat IPC: 1.56364 cumulative IPC: 1.37777 (Simulation time: 0 hr 7 min 20 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 67959629 heartbeat IPC: 1.49987 cumulative IPC: 1.39034 (Simulation time: 0 hr 8 min 3 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 74702049 heartbeat IPC: 1.48315 cumulative IPC: 1.3991 (Simulation time: 0 hr 8 min 46 sec) 
Finished CPU 0 instructions: 100000000 cycles: 71474653 cumulative IPC: 1.3991 (Simulation time: 0 hr 8 min 46 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.3991 instructions: 100000000 cycles: 71474653
cpu0_DTLB TOTAL     ACCESS:   19650008  HIT:   18891416  MISS:     758592
cpu0_DTLB LOAD      ACCESS:   13792770  HIT:   13147098  MISS:     645672
cpu0_DTLB RFO       ACCESS:    5857238  HIT:    5744318  MISS:     112920
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.33263 cycles
cpu0_ITLB TOTAL     ACCESS:    6413266  HIT:    6413252  MISS:         14
cpu0_ITLB LOAD      ACCESS:    6413266  HIT:    6413252  MISS:         14
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 222.429 cycles
cpu0_L1I TOTAL     ACCESS:    2685699  HIT:    2685345  MISS:        354
cpu0_L1I LOAD      ACCESS:    2685699  HIT:    2685345  MISS:        354
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 187 cycles
cpu0_STLB TOTAL     ACCESS:     758606  HIT:     757524  MISS:       1082
cpu0_STLB LOAD      ACCESS:     645686  HIT:     644779  MISS:        907
cpu0_STLB RFO       ACCESS:     112920  HIT:     112745  MISS:        175
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 204.258 cycles
cpu0_L1D TOTAL     ACCESS:   23574798  HIT:   21975785  MISS:    1599013
cpu0_L1D LOAD      ACCESS:   13811956  HIT:   12418966  MISS:    1392990
cpu0_L1D RFO       ACCESS:    9761774  HIT:    9556256  MISS:     205518
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1068  HIT:        563  MISS:        505
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 81.7955 cycles
cpu0_L2C TOTAL     ACCESS:    1813692  HIT:     911494  MISS:     902198
cpu0_L2C LOAD      ACCESS:    1393340  HIT:     648953  MISS:     744387
cpu0_L2C RFO       ACCESS:     205508  HIT:      47981  MISS:     157527
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     214339  HIT:     214085  MISS:        254
cpu0_L2C TRANSLATION ACCESS:        505  HIT:        475  MISS:         30
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 125.408 cycles
LLC TOTAL     ACCESS:    1060526  HIT:     822711  MISS:     237815
LLC LOAD      ACCESS:     744386  HIT:     617652  MISS:     126734
LLC RFO       ACCESS:     157511  HIT:      85268  MISS:      72243
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     158599  HIT:     119767  MISS:      38832
LLC TRANSLATION ACCESS:         30  HIT:         24  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 396.102 cycles
Insertion Distribution: 
	LOAD 28192 0 0 0 0 0 35655 84338 
	RFO 16146 0 0 0 0 0 35215 38581 
	PREF 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 40521 
	 0 0 0 0 0 0 17 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      62252  ROW_BUFFER_MISS:     136311
 DBUS AVG_CONGESTED_CYCLE:    3.98503
 WQ ROW_BUFFER_HIT:       5138  ROW_BUFFER_MISS:      78906  FULL:       1925


CPU 0 Branch Prediction Accuracy: 91.2056% MPKI: 12.1715 Average ROB Occupancy at Mispredict: 69.0804
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00059
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 12.1706
BRANCH_DIRECT_CALL: 0.00014
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.00019

