// Seed: 1315060753
module module_0 (
    input tri0 id_0,
    input tri1 id_1
);
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  wire id_3;
  module_0(
      id_0, id_0
  );
  tri0 id_4;
  always begin
    id_1 = id_4;
  end
  logic [7:0] id_5;
  assign id_1 = 1;
  supply1 id_6 = id_5[1] * 1;
  assign id_1 = 1;
  tri id_7 = 1;
  id_8(
      .id_0(id_6), .id_1(1), .id_2(1), .id_3(1), .id_4(1), .id_5(id_3), .id_6(1'b0), .id_7(1)
  );
  assign id_6 = 1;
endmodule
