v 20140308 2
L 600 0 600 2800 3 10 1 0 -1 -1
L 1200 0 1200 2800 3 10 1 0 -1 -1
L 1600 0 1600 2800 3 10 1 0 -1 -1
L 200 1240 200 2800 3 10 1 0 -1 -1
L 200 0 1600 0 3 10 1 0 -1 -1
L 200 2800 1600 2800 3 10 1 0 -1 -1
L 200 0 200 560 3 10 1 0 -1 -1
L 200 640 200 960 3 10 1 0 -1 -1
L 200 1040 200 1160 3 10 1 0 -1 -1
L 150 2150 250 2250 3 10 1 0 -1 -1
L 1350 2300 1450 2300 3 10 1 0 -1 -1
L 1350 2300 1400 2375 3 10 1 0 -1 -1
L 1350 2300 1400 2225 3 10 1 0 -1 -1
L 1400 2225 1450 2300 3 10 1 0 -1 -1
L 1400 2375 1450 2300 3 10 1 0 -1 -1
T 900 2600 9 8 1 0 0 4 1
RG
T 1400 2150 9 8 1 0 0 4 1
↔
T 900 2450 9 8 1 0 0 4 1
↔
P 0 2600 200 2600 1 0 0
{
T 200 2600 5 8 0 0 0 0 1
pintype=in
T 275 2600 9 8 1 1 0 1 1
pinlabel=DR
T 150 2645 5 8 1 1 0 6 1
pinnumber=11
T 200 2600 5 8 0 0 0 2 1
pinseq=1
}
P 0 2200 200 2200 1 0 0
{
T 200 2200 5 8 0 0 0 0 1
pintype=in
T 275 2200 9 8 1 1 0 1 1
pinlabel=C
T 150 2245 5 8 1 1 0 6 1
pinnumber=12
T 200 2200 5 8 0 0 0 2 1
pinseq=2
}
P 0 1800 200 1800 1 0 0
{
T 200 1800 5 8 0 0 0 0 1
pintype=in
T 275 1800 9 8 1 1 0 1 1
pinlabel=SR
T 150 1845 5 8 1 1 0 6 1
pinnumber=1
T 200 1800 5 8 0 0 0 2 1
pinseq=3
}
P 0 1600 200 1600 1 0 0
{
T 200 1600 5 8 0 0 0 0 1
pintype=in
T 275 1600 9 8 1 1 0 1 1
pinlabel=SL
T 150 1645 5 8 1 1 0 6 1
pinnumber=19
T 200 1600 5 8 0 0 0 2 1
pinseq=4
}
P 0 1200 150 1200 1 0 0
{
T 200 1200 5 8 0 0 0 0 1
pintype=in
T 275 1200 9 8 1 1 0 1 1
pinlabel=&
T 150 1245 5 8 1 1 0 6 1
pinnumber=2
T 200 1200 5 8 0 0 0 2 1
pinseq=5
}
V 200 1200 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1000 150 1000 1 0 0
{
T 200 1000 5 8 0 0 0 0 1
pintype=in
T 275 1000 9 8 1 1 0 1 1
pinlabel=E
T 150 1045 5 8 1 1 0 6 1
pinnumber=3
T 200 1000 5 8 0 0 0 2 1
pinseq=6
}
V 200 1000 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 600 150 600 1 0 0
{
T 200 600 5 8 0 0 0 0 1
pintype=in
T 275 600 9 8 1 1 0 1 1
pinlabel=R
T 150 645 5 8 1 1 0 6 1
pinnumber=9
T 200 600 5 8 0 0 0 2 1
pinseq=7
}
V 200 600 40 6 10 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 200 200 200 1 0 0
{
T 200 200 5 8 0 0 0 0 1
pintype=in
T 275 200 9 8 1 1 0 1 1
pinlabel=DL
T 150 245 5 8 1 1 0 6 1
pinnumber=18
T 200 200 5 8 0 0 0 2 1
pinseq=8
}
P 1800 2600 1600 2600 1 0 0
{
T 1600 2600 5 8 0 0 0 6 1
pintype=out
T 1525 2600 9 8 1 1 0 7 1
pinlabel=PL
T 1650 2645 5 8 1 1 0 0 1
pinnumber=8
T 1600 2600 5 8 0 0 0 8 1
pinseq=9
}
P 1800 2000 1600 2000 1 0 0
{
T 1600 2000 5 8 0 0 0 6 1
pintype=out
T 1525 2000 9 8 1 1 0 7 1
pinlabel=1
T 1650 2045 5 8 1 1 0 0 1
pinnumber=7
T 1600 2000 5 8 0 0 0 8 1
pinseq=10
}
P 1800 1800 1600 1800 1 0 0
{
T 1600 1800 5 8 0 0 0 6 1
pintype=out
T 1525 1800 9 8 1 1 0 7 1
pinlabel=2
T 1650 1845 5 8 1 1 0 0 1
pinnumber=13
T 1600 1800 5 8 0 0 0 8 1
pinseq=11
}
P 1800 1600 1600 1600 1 0 0
{
T 1600 1600 5 8 0 0 0 6 1
pintype=out
T 1525 1600 9 8 1 1 0 7 1
pinlabel=3
T 1650 1645 5 8 1 1 0 0 1
pinnumber=6
T 1600 1600 5 8 0 0 0 8 1
pinseq=12
}
P 1800 1400 1600 1400 1 0 0
{
T 1600 1400 5 8 0 0 0 6 1
pintype=out
T 1525 1400 9 8 1 1 0 7 1
pinlabel=4
T 1650 1445 5 8 1 1 0 0 1
pinnumber=14
T 1600 1400 5 8 0 0 0 8 1
pinseq=13
}
P 1800 1200 1600 1200 1 0 0
{
T 1600 1200 5 8 0 0 0 6 1
pintype=out
T 1525 1200 9 8 1 1 0 7 1
pinlabel=5
T 1650 1245 5 8 1 1 0 0 1
pinnumber=5
T 1600 1200 5 8 0 0 0 8 1
pinseq=14
}
P 1800 1000 1600 1000 1 0 0
{
T 1600 1000 5 8 0 0 0 6 1
pintype=out
T 1525 1000 9 8 1 1 0 7 1
pinlabel=6
T 1650 1045 5 8 1 1 0 0 1
pinnumber=15
T 1600 1000 5 8 0 0 0 8 1
pinseq=15
}
P 1800 800 1600 800 1 0 0
{
T 1600 800 5 8 0 0 0 6 1
pintype=out
T 1525 800 9 8 1 1 0 7 1
pinlabel=7
T 1650 845 5 8 1 1 0 0 1
pinnumber=4
T 1600 800 5 8 0 0 0 8 1
pinseq=16
}
P 1800 600 1600 600 1 0 0
{
T 1600 600 5 8 0 0 0 6 1
pintype=out
T 1525 600 9 8 1 1 0 7 1
pinlabel=8
T 1650 645 5 8 1 1 0 0 1
pinnumber=16
T 1600 600 5 8 0 0 0 8 1
pinseq=17
}
P 1800 200 1600 200 1 0 0
{
T 1600 200 5 8 0 0 0 6 1
pintype=out
T 1525 200 9 8 1 1 0 7 1
pinlabel=PR
T 1650 245 5 8 1 1 0 0 1
pinnumber=17
T 1600 200 5 8 0 0 0 8 1
pinseq=18
}
T 900 3100 8 8 1 1 0 4 1
refdes=DD?
T 900 2900 8 8 1 1 0 4 1
value=К555ИР24
T 0 4600 8 8 0 0 0 0 1
device=LOGIC_GATE
T 0 4400 8 8 0 0 0 0 1
description=8-разрядный реверсивный сдвигающий регистр
T 0 4200 8 8 0 0 0 0 1
author=Sergey Stepanov <no.such.process@gmail.com>
T 0 4000 8 8 0 0 0 0 1
dist-license=CC BY-NC-SA 4.0
T 0 3800 8 8 0 0 0 0 1
use-license=personal use only
T 0 3600 8 8 0 0 0 0 1
footprint=DIP20.fp
T 0 3400 8 8 0 0 0 0 1
net=GND:10
T 0 3200 8 8 0 0 0 0 1
net=VCC:20
