# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 946 \
    name p_wideStreamIn_0_0_0_0_0_018 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_018 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_018_dout { I 27 vector } p_wideStreamIn_0_0_0_0_0_018_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_018_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 947 \
    name p_wideStreamIn_0_0_0_0_0_019 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_019 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_019_dout { I 27 vector } p_wideStreamIn_0_0_0_0_0_019_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_019_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 948 \
    name p_wideStreamIn_0_0_0_0_0_0110 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_0110 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_0110_dout { I 27 vector } p_wideStreamIn_0_0_0_0_0_0110_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_0110_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 949 \
    name p_wideStreamIn_0_0_0_0_0_0111 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_0111 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_0111_dout { I 27 vector } p_wideStreamIn_0_0_0_0_0_0111_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_0111_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 950 \
    name p_wideStreamIn_0_0_0_0_0_0112 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_0112 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_0112_dout { I 27 vector } p_wideStreamIn_0_0_0_0_0_0112_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_0112_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 951 \
    name p_wideStreamIn_0_0_0_0_0_0113 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_0113 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_0113_dout { I 27 vector } p_wideStreamIn_0_0_0_0_0_0113_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_0113_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 952 \
    name p_wideStreamIn_0_0_0_0_0_0114 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_0114 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_0114_dout { I 27 vector } p_wideStreamIn_0_0_0_0_0_0114_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_0114_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 953 \
    name p_wideStreamIn_0_0_0_0_0_0115 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_0_0_0_0115 \
    op interface \
    ports { p_wideStreamIn_0_0_0_0_0_0115_dout { I 27 vector } p_wideStreamIn_0_0_0_0_0_0115_empty_n { I 1 bit } p_wideStreamIn_0_0_0_0_0_0115_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 954 \
    name p_wideStreamIn_0_0_1_0_0_02 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_02 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_02_dout { I 27 vector } p_wideStreamIn_0_0_1_0_0_02_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_02_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 955 \
    name p_wideStreamIn_0_0_1_0_0_0223 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_0223 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_0223_dout { I 27 vector } p_wideStreamIn_0_0_1_0_0_0223_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_0223_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 956 \
    name p_wideStreamIn_0_0_1_0_0_0224 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_0224 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_0224_dout { I 27 vector } p_wideStreamIn_0_0_1_0_0_0224_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_0224_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 957 \
    name p_wideStreamIn_0_0_1_0_0_0225 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_0225 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_0225_dout { I 27 vector } p_wideStreamIn_0_0_1_0_0_0225_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_0225_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 958 \
    name p_wideStreamIn_0_0_1_0_0_0226 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_0226 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_0226_dout { I 27 vector } p_wideStreamIn_0_0_1_0_0_0226_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_0226_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 959 \
    name p_wideStreamIn_0_0_1_0_0_0227 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_0227 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_0227_dout { I 27 vector } p_wideStreamIn_0_0_1_0_0_0227_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_0227_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 960 \
    name p_wideStreamIn_0_0_1_0_0_0228 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_0228 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_0228_dout { I 27 vector } p_wideStreamIn_0_0_1_0_0_0228_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_0228_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 961 \
    name p_wideStreamIn_0_0_1_0_0_0229 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_wideStreamIn_0_0_1_0_0_0229 \
    op interface \
    ports { p_wideStreamIn_0_0_1_0_0_0229_dout { I 27 vector } p_wideStreamIn_0_0_1_0_0_0229_empty_n { I 1 bit } p_wideStreamIn_0_0_1_0_0_0229_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 962 \
    name ssrWideStream4kernelIn \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_ssrWideStream4kernelIn \
    op interface \
    ports { ssrWideStream4kernelIn_din { O 256 vector } ssrWideStream4kernelIn_full_n { I 1 bit } ssrWideStream4kernelIn_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


