AuthorID,Author,Date,Content,Attachments,Reactions
"190171097910607873","embeddedken","2026-02-05T05:51:26.0540000+00:00","I'm working on an I/O pad library for 1.8V - 3.6V LVCMOS with adjustable slew and LVDS/CML options.
For LVCMOS 3.3V, seeing half-nanosecond edges with 15pF of load; good for >500Mhz using GF's 3.3V FETs.","",""
"190171097910607873","embeddedken","2026-02-05T05:52:27.0740000+00:00","Any padrings so far that supported 3.3V I/O?","",""
"1187141985530818611","ravenslofty","2026-02-05T06:36:53.7320000+00:00","as I understand it, the default padring works fine with 3.3V I/O as long as you're also doing 3.3V Vcore","",""
