0.6
2018.2
Jun 14 2018
20:41:02
F:/CompArch/FPGA_Lab/Lab10/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_c_addsub_0_0/sim/design_1_c_addsub_0_0.vhd,1633069608,vhdl,,,,design_1_c_addsub_0_0,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_mult_gen_0_0/sim/design_1_mult_gen_0_0.vhd,1633069608,vhdl,,,,design_1_mult_gen_0_0,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_mult_gen_0_1/sim/design_1_mult_gen_0_1.vhd,1633069608,vhdl,,,,design_1_mult_gen_0_1,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_2/project_2.ip_user_files/bd/design_1/sim/design_1.v,1633069607,verilog,,F:/CompArch/FPGA_Lab/Lab10/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_2/project_2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_2/project_2.srcs/sim_1/new/test.v,1633069689,verilog,,,,test,,,,,,,,
F:/CompArch/FPGA_Lab/Lab10/project_2/project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1633069608,verilog,,F:/CompArch/FPGA_Lab/Lab10/project_2/project_2.srcs/sim_1/new/test.v,,design_1_wrapper,,,,,,,,
