module jk_ff(input J, input K, input clk, input reset, output reg Q);
    always @(posedge clk or posedge reset)
    begin
        if (reset)
            Q <= 0;
        else
            case ({J, K})
                2'b00: Q <= Q;
                2'b01: Q <= 0;
                2'b10: Q <= 1;
                2'b11: Q <= ~Q;
            endcase
    end
endmodule