INFO:HDLCompiler:1845 - Analyzing Verilog file "X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/xor.v" into library work
ERROR:HDLCompiler:806 - "X:/Desktop/Logic labs/four_bit_binary_adder_subtractor/xor.v" Line 4: Syntax error near "'".
ERROR:ProjectMgmt - 1 error(s) found while parsing design hierarchy.
