Real time: Nov/22/2014 17:46:22

Profiler Stats
--------------
Elapsed_time_in_seconds: 980
Elapsed_time_in_minutes: 16.3333
Elapsed_time_in_hours: 0.272222
Elapsed_time_in_days: 0.0113426

Virtual_time_in_seconds: 977.65
Virtual_time_in_minutes: 16.2942
Virtual_time_in_hours:   0.271569
Virtual_time_in_days:    0.271569

Ruby_current_time: 53422615
Ruby_start_time: 1
Ruby_cycles: 53422614

mbytes_resident: 3219.7
mbytes_total: 3256.46
resident_ratio: 0.98871

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 5.34226e+07 [ 5.34226e+07 5.34226e+07 5.34226e+07 5.34226e+07 5.34226e+07 5.34226e+07 5.34226e+07 5.34226e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 12153
  L1D_cache_total_misses: 3535	(29.0875%)
  L1D_cache_total_demand_misses: 3535
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 3535
  L1D_cache_misses_per_instruction: 3535
  L1D_cache_instructions_per_misses: 0.000282885

  L1D_cache_request_type_LD:   7592	(62.4702)%
  L1D_cache_request_type_ST:   4561	(37.5298)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 12153 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 12153 ]

  L1D_cache_miss_type_LD:   1818	(51.4286)%
  L1D_cache_miss_type_ST:   1717	(48.5714)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 4652055
  L1T_cache_total_misses: 1265530	(27.2037%)
  L1T_cache_total_demand_misses: 1265530
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 1.26553e+06
  L1T_cache_misses_per_instruction: 1.26553e+06
  L1T_cache_instructions_per_misses: 7.90183e-07

  L1T_cache_request_type_LD:   2742392	(58.9501)%
  L1T_cache_request_type_ST:   1909663	(41.0499)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 4652055 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 4652055 ]

  L1T_cache_miss_type_LD:   139214	(11.0005)%
  L1T_cache_miss_type_ST:   1126316	(88.9995)%

L2_cache cache stats: 
  L2_cache_total_requests: 6436
  L2_cache_total_misses: 1244	(19.3288%)
  L2_cache_total_demand_misses: 1244
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1244
  L2_cache_misses_per_instruction: 1244
  L2_cache_instructions_per_misses: 0.000803859

  L2_cache_request_type_LD:   1818	(28.2474)%
  L2_cache_request_type_ST:   4618	(71.7526)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 6436 average:     8 | standard deviation: 0 | 0 0 0 0 6436 ]

  L2_cache_miss_type_LD:   503	(40.4341)%
  L2_cache_miss_type_ST:   741	(59.5659)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 2048877
  L2T_cache_total_misses: 2901	(0.14159%)
  L2T_cache_total_demand_misses: 2901
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 2901
  L2T_cache_misses_per_instruction: 2901
  L2T_cache_instructions_per_misses: 0.000344709

  L2T_cache_request_type_LD:   139214	(6.79465)%
  L2T_cache_request_type_ST:   1909663	(93.2054)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 2048877 average: 30.3693 | standard deviation: 6.0397 | 0 0 0 0 139214 0 1909663 ]

  L2T_cache_miss_type_LD:   2278	(78.5246)%
  L2T_cache_miss_type_ST:   623	(21.4754)%


TBE Queries: 2059198
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 1 max: 15 count: 2059198 average: 0.536286 | standard deviation: 1.12387 | 1500307 257482 167314 76842 34115 11685 5602 2955 960 351 165 103 64 130 423 700 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 1 max: 16 count: 4664208 average: 2.28356 | standard deviation: 1.72538 | 0 2447915 603456 536611 448103 339061 181033 82852 16114 4506 951 177 191 346 490 543 1859 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1078 count: 4664208 average: 15.2978 | standard deviation: 14.3731 | 2611796 0 0 1974011 71049 912 1 1 3 11 13 0 0 15 12 2324 659 692 529 348 144 61 45 37 33 18 21 36 31 18 15 30 30 6 6 2 151 50 374 88 79 79 61 70 4 273 14 3 2 2 2 2 1 1 1 1 1 0 0 0 0 1 1 0 1 1 0 1 1 1 0 1 0 0 1 0 1 0 1 0 1 1 1 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 15 1 0 0 0 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 992 count: 2749984 average: 5.51768 | standard deviation: 8.69823 | 2748091 1344 524 6 3 0 0 16 0 0 ]
miss_latency_ST: [binsize: 128 max: 1078 count: 1914224 average: 29.3479 | standard deviation: 7.737 | 1912057 1373 766 9 6 5 4 1 3 0 ]
miss_latency_L1Cache: [binsize: 8 max: 992 count: 7215 average: 50.8653 | standard deviation: 98.0536 | 5418 0 0 0 0 0 0 0 1 2 0 0 0 14 9 526 47 457 108 68 19 1 0 1 1 0 0 0 1 2 0 5 7 4 2 1 123 0 346 20 4 0 2 1 0 0 0 0 1 1 0 1 1 0 1 1 0 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 14 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 1078 count: 4656993 average: 15.2426 | standard deviation: 13.7859 | 2606378 0 0 1974011 71049 912 1 1 2 9 13 0 0 1 3 1798 612 235 421 280 125 60 45 36 32 18 21 36 30 16 15 25 23 2 4 1 28 50 28 68 75 79 59 69 4 273 14 3 1 1 2 1 0 1 0 0 1 0 0 0 0 1 1 0 0 1 0 1 0 0 0 1 0 0 1 0 1 0 1 0 1 1 1 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 2 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 2 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 1 max: 16 count: 4664208 average: 2.28356 | standard deviation: 1.72538 | 0 2447915 603456 536611 448103 339061 181033 82852 16114 4506 951 177 191 346 490 543 1859 ]
Sequencer_0: [binsize: 1 max: 7 count: 621 average: 2.23349 | standard deviation: 1.15004 | 0 178 243 119 49 23 8 1 ]
Sequencer_1: [binsize: 1 max: 16 count: 11532 average: 6.41294 | standard deviation: 6.11472 | 0 3772 2376 299 152 162 157 173 232 387 239 154 191 346 490 543 1859 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 11 count: 3263994 average: 1.5526 | standard deviation: 1.20214 | 0 2400877 438961 184781 97972 64818 37631 24280 10015 3925 711 23 ]
SequencerACC_1: [binsize: 1 max: 10 count: 1388061 average: 3.96812 | standard deviation: 1.43458 | 0 43088 161876 351412 349930 274058 143237 58398 5867 194 1 ]
SequencerACC_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 4 max: 136 count: 22861 average: 26.585 | standard deviation: 9.90845 | 0 0 97 1 7715 1419 3067 7538 500 336 829 543 295 144 97 63 41 33 22 18 15 15 8 9 10 7 8 4 8 7 6 3 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 4 max: 136 count: 9326 average: 29.8391 | standard deviation: 13.5077 | 0 0 29 1 2849 22 2961 848 438 141 797 457 262 144 97 63 41 33 22 18 15 15 8 9 10 7 8 4 8 7 6 3 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 1 max: 49 count: 13535 average: 24.3429 | standard deviation: 5.27178 | 0 0 0 0 0 0 0 0 0 47 3 18 0 0 0 0 1 0 0 4865 528 419 325 125 51 22 24 9 6313 150 115 112 26 14 10 12 4 56 44 91 32 0 0 0 1 25 30 30 29 4 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 27 count: 2553 average: 18.8993 | standard deviation: 1.06747 | 0 0 0 0 0 0 0 0 0 27 0 2 0 0 0 0 0 0 0 2512 1 10 0 0 0 0 0 1 ]
  virtual_network_3_delay_cycles: [binsize: 4 max: 136 count: 6773 average: 33.9626 | standard deviation: 13.7364 | 0 0 0 1 337 11 2960 848 438 141 797 457 262 144 97 63 41 33 22 18 15 15 8 9 10 7 8 4 8 7 6 3 2 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 967
system_time: 10
page_reclaims: 824422
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 760

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 6220
L2_TO_L2T_MSG = 2641
L2_DATA_GX = 1815
L2T_TO_L1T_DATA = 556856
L1_DATA_GX = 60
L2_TO_L2T_ACK = 2645
L2T_TO_L1T_MSG = 1909663
L2_DATA_S = 15720
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 10
L1_MSG = 0
L2_COHMSG_FWD = 2545
L1_DATA_F = 60
L1_DATA_PX = 9940
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 7638652
L2_MSG = 0
L2_COHMSG_INV = 8
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 4
L2_ATOMIC = 0
L2_TO_L2T_DATA = 14505
L1_DATA = 0
L1_COHMSG = 13535
L1_COHMSG_INVACK = 4
L1T_TO_L2T_MSG = 139214
----------------------
total_flits_messages = 10314097
----------------------

DMA = 36075
DATA_GX_OW = 6852
DATA_PX_C = 7952
DATA_PX_D = 1988
DATA_GX_C = 1713
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:621 full:0 size:[binsize: 1 max: 4 count: 621 average: 1.7343 | standard deviation: 0.803219 | 0 288 226 91 16 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:11532 full:0 size:[binsize: 1 max: 16 count: 11532 average: 2.85388 | standard deviation: 3.23766 | 0 6297 2063 412 419 486 435 364 256 111 102 100 98 96 96 99 98 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=6347833 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=1430033 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=194016 [L2TCache]=0 [L2Cache]=6642 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=22380 [L2TCache]=0 [L2Cache]=78 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=2250123 [L2TCache]=0 [L2Cache]=9635 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=4193 [L2Cache]=0 [L1Cache]=10659 [Directory]=1130 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=52 [L2Cache]=0 [L1Cache]=192 [Directory]=7 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=5 [Directory]=1 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=2937 [L2Cache]=0 [L1Cache]=9236 [Directory]=106 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=27 [L2Cache]=109 [L1Cache]=21 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=12582 [L2Cache]=7021 [L1Cache]=103 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1560 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1550 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1560 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1550 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00589022 flits/cycle
total_flits_on_link = 20768284
-------------
Total VC Load [0] = 7152 flits
Total VC Load [1] = 7076 flits
Total VC Load [2] = 7059 flits
Total VC Load [3] = 7037 flits
Total VC Load [4] = 5187 flits
Total VC Load [5] = 5182 flits
Total VC Load [6] = 5179 flits
Total VC Load [7] = 5170 flits
Total VC Load [8] = 1079 flits
Total VC Load [9] = 1099 flits
Total VC Load [10] = 1088 flits
Total VC Load [11] = 1084 flits
Total VC Load [12] = 50737 flits
Total VC Load [13] = 50275 flits
Total VC Load [14] = 49999 flits
Total VC Load [15] = 49439 flits
Total VC Load [16] = 6418 flits
Total VC Load [17] = 6467 flits
Total VC Load [18] = 6401 flits
Total VC Load [19] = 6386 flits
Total VC Load [20] = 3889792 flits
Total VC Load [21] = 3887461 flits
Total VC Load [22] = 3888104 flits
Total VC Load [23] = 3890375 flits
Total VC Load [24] = 1233139 flits
Total VC Load [25] = 1233523 flits
Total VC Load [26] = 1233782 flits
Total VC Load [27] = 1232594 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.000133876 flits/cycle 
Average VC Load [1] = 0.000132453 flits/cycle 
Average VC Load [2] = 0.000132135 flits/cycle 
Average VC Load [3] = 0.000131723 flits/cycle 
Average VC Load [4] = 9.70937e-05 flits/cycle 
Average VC Load [5] = 9.70001e-05 flits/cycle 
Average VC Load [6] = 9.6944e-05 flits/cycle 
Average VC Load [7] = 9.67755e-05 flits/cycle 
Average VC Load [8] = 2.01974e-05 flits/cycle 
Average VC Load [9] = 2.05718e-05 flits/cycle 
Average VC Load [10] = 2.03659e-05 flits/cycle 
Average VC Load [11] = 2.0291e-05 flits/cycle 
Average VC Load [12] = 0.000949729 flits/cycle 
Average VC Load [13] = 0.000941081 flits/cycle 
Average VC Load [14] = 0.000935915 flits/cycle 
Average VC Load [15] = 0.000925432 flits/cycle 
Average VC Load [16] = 0.000120136 flits/cycle 
Average VC Load [17] = 0.000121054 flits/cycle 
Average VC Load [18] = 0.000119818 flits/cycle 
Average VC Load [19] = 0.000119537 flits/cycle 
Average VC Load [20] = 0.0728117 flits/cycle 
Average VC Load [21] = 0.0727681 flits/cycle 
Average VC Load [22] = 0.0727801 flits/cycle 
Average VC Load [23] = 0.0728226 flits/cycle 
Average VC Load [24] = 0.0230827 flits/cycle 
Average VC Load [25] = 0.0230899 flits/cycle 
Average VC Load [26] = 0.0230948 flits/cycle 
Average VC Load [27] = 0.0230725 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.44974
-------------
Dynamic_Link_Power = 0.0430774
Static_Link_Power = 0.733365
Total_Link_Power = 0.776443
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00181436, Crossbar: 0.00346515, VC allocator: 0.000379255, SW allocator: 0.00103951, Clock: 0.153216, Total: 0.159914
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69882
Dynamic_Router_Power = 0.159914
Static_Router_Power = 1.53891
Total_Router_Power = 1.69882
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.202992
Total_Static_Power = 2.27227
Total_Power = 2.47526
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2742392
L1_WThru  1909663
L1_Atomic  0
L1_Replacement  258
Data  0
Data_Done  139214
Ack  0
Ack_Done  1909663
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  139214
I  L1_WThru  1126316
I  L1_Atomic  0 <-- 
I  L1_Replacement  238

S  Load  2603178
S  L1_WThru  783347
S  L1_Atomic  0 <-- 
S  L1_Replacement  20

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  139214

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1136648
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  773015

 --- L2TCache ---
 - Event Counts -
L1_GETS  139214
L1_Write  1126316
L1_Upgrade_T  777976
L1_Upgrade_NT  5371
L2_Atomic  0
L2_Expire  85
L2_Replacement  0
L2_Replacement_clean  0
Data  2
Data_all_Acks  2899
Ack  2
Ack_all  2
WB_Ack  2641
Fwd_GETX  1338
Fwd_GETS  1303
Inv  0

 - Transitions -
NP  L1_GETS  2278
NP  L1_Write  623
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  136934
E  L1_Write  1125693
E  L1_Upgrade_NT  5371
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  1307
E  Fwd_GETS  1249
E  Inv  0 <-- 

S  L1_GETS  2
S  L1_Upgrade_T  777976
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  31
S  Fwd_GETS  54
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  2276
IS  Ack  2
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  623
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  85
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  2641
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  1818
L1_GETX  4614
L1_UPGRADE  4
L1_PUTX  0
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1244
WB_Data  10
WB_Data_clean  2
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  12
Unblock_Cancel  0
Exclusive_Unblock  6424
PUTX_ACC  663
DATA_ACC  1978

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  503
NP  L1_GETX  741
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  4
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  0 <-- 
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  1315
MT  L1_GETX  3871
MT  L1_PUTX  0 <-- 
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  503

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  741

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  6

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  6418
MT_MB  PUTX_ACC  39
MT_MB  DATA_ACC  1299

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  10
MT_IIB  WB_Data_clean  2
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  624
MT_IIB  DATA_ACC  679

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  12

 --- L1Cache ---
 - Event Counts -
Load  7592
Ifetch  0
Store  4561
Inv  8
L1_Replacement  0
Fwd_GETX  2533
Fwd_GETS  12
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  3144
DataS_fromL1  12
Data_all_Acks  375
Ack  4
Ack_all  4
WB_Ack  0

 - Transitions -
NP  Load  515
NP  Ifetch  0 <-- 
NP  Store  746
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  1303
I  Ifetch  0 <-- 
I  Store  967
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 

S  Load  26
S  Ifetch  0 <-- 
S  Store  4
S  Inv  8
S  L1_Replacement  0 <-- 

E  Load  1019
E  Ifetch  0 <-- 
E  Store  309
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  1248
E  Fwd_GETS  2
E  Fwd_GET_INSTR  0 <-- 

M  Load  4729
M  Ifetch  0 <-- 
M  Store  2535
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Fwd_GETX  1285
M  Fwd_GETS  10
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  1806
IS  DataS_fromL1  12
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  1338
IM  Data_all_Acks  375
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  4
SM  Ack_all  4

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  0 <-- 

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  1244
Data  0

 - Transitions -
I  Fetch  1244
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1662901 full:0 size:[binsize: 1 max: 7 count: 1662901 average: 1.02284 | standard deviation: 0.16318 | 0 1628208 31601 2972 70 26 23 1 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:385976 full:0 size:[binsize: 1 max: 5 count: 385976 average: 1.12327 | standard deviation: 0.361976 | 0 342383 40039 3130 415 9 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1662901 full:0 size:[binsize: 1 max: 2 count: 1662901 average: 1.00263 | standard deviation: 0.0512106 | 0 1658529 4372 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:385976 full:0 size:[binsize: 1 max: 2 count: 385976 average: 1.01126 | standard deviation: 0.105549 | 0 381628 4348 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:74853 full:0 size:[binsize: 1 max: 3 count: 74853 average: 1.08209 | standard deviation: 0.285495 | 0 68938 5685 230 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:5595 full:0 size:[binsize: 1 max: 1 count: 5595 average:     1 | standard deviation: 0 | 0 5595 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:1968429 full:0 size:[binsize: 1 max: 4 count: 1968429 average: 1.04365 | standard deviation: 0.206662 | 0 1883454 84052 908 15 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:74853 full:0 size:[binsize: 1 max: 2 count: 74853 average: 1.013 | standard deviation: 0.113308 | 0 73880 973 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:5595 full:0 size:[binsize: 1 max: 1 count: 5595 average:     1 | standard deviation: 0 | 0 5595 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:1968429 full:0 size:[binsize: 1 max: 2 count: 1968429 average: 1.00724 | standard deviation: 0.0847609 | 0 1954184 14245 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:1917 full:0 size:[binsize: 1 max: 3 count: 1917 average: 1.10276 | standard deviation: 0.361942 | 0 1757 123 37 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:52 full:0 size:[binsize: 1 max: 1 count: 52 average:     1 | standard deviation: 0 | 0 52 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:1595 full:0 size:[binsize: 1 max: 3 count: 1595 average: 1.03699 | standard deviation: 0.19239 | 0 1537 57 1 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:662 full:0 size:[binsize: 1 max: 8 count: 662 average: 2.03474 | standard deviation: 1.19568 | 0 284 186 109 69 5 3 3 3 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:1316 full:0 size:[binsize: 1 max: 4 count: 1316 average: 1.269 | standard deviation: 0.56582 | 0 1032 225 48 11 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1415 full:0 size:[binsize: 1 max: 2 count: 1415 average: 1.01131 | standard deviation: 0.106374 | 0 1399 16 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:26 full:0 size:[binsize: 1 max: 1 count: 26 average:     1 | standard deviation: 0 | 0 26 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:1460 full:0 size:[binsize: 1 max: 2 count: 1460 average: 1.00959 | standard deviation: 0.0979572 | 0 1446 14 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1164 full:0 size:[binsize: 1 max: 2 count: 1164 average: 1.18643 | standard deviation: 0.390119 | 0 947 217 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:26 full:0 size:[binsize: 1 max: 1 count: 26 average:     1 | standard deviation: 0 | 0 26 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:1451 full:0 size:[binsize: 1 max: 2 count: 1451 average: 1.07512 | standard deviation: 0.263923 | 0 1342 109 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:2581 full:0 size:[binsize: 1 max: 2 count: 2581 average: 1.02945 | standard deviation: 0.169358 | 0 2505 76 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:52 full:0 size:[binsize: 1 max: 1 count: 52 average:     1 | standard deviation: 0 | 0 52 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:2913 full:0 size:[binsize: 1 max: 2 count: 2913 average: 1.01854 | standard deviation: 0.134909 | 0 2859 54 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:1130 full:0 size:[binsize: 1 max: 3 count: 1130 average: 1.20531 | standard deviation: 0.489934 | 0 941 146 43 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:7 full:0 size:[binsize: 1 max: 1 count: 7 average:     1 | standard deviation: 0 | 0 7 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:106 full:0 size:[binsize: 1 max: 2 count: 106 average: 1.01887 | standard deviation: 0.138013 | 0 104 2 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:2211 full:0 size:[binsize: 1 max: 4 count: 2211 average: 1.33152 | standard deviation: 0.63174 | 0 1671 350 187 3 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:53 full:0 size:[binsize: 1 max: 1 count: 53 average:     1 | standard deviation: 0 | 0 53 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:2928 full:0 size:[binsize: 1 max: 3 count: 2928 average: 1.10622 | standard deviation: 0.342821 | 0 2650 245 33 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:3460 full:0 size:[binsize: 1 max: 6 count: 3460 average: 1.81676 | standard deviation: 1.01335 | 0 1690 1074 421 206 53 16 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:59 full:0 size:[binsize: 1 max: 2 count: 59 average: 1.44068 | standard deviation: 0.508548 | 0 33 26 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:3012 full:0 size:[binsize: 1 max: 11 count: 3012 average: 1.9927 | standard deviation: 1.07259 | 0 1071 1276 430 158 43 14 9 7 2 1 1 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:3341 full:0 size:[binsize: 1 max: 2 count: 3341 average: 1.01556 | standard deviation: 0.124775 | 0 3289 52 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:60 full:0 size:[binsize: 1 max: 1 count: 60 average:     1 | standard deviation: 0 | 0 60 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:3034 full:0 size:[binsize: 1 max: 2 count: 3034 average: 1.02044 | standard deviation: 0.141817 | 0 2972 62 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:3843 full:0 size:[binsize: 1 max: 2 count: 3843 average: 1.05803 | standard deviation: 0.234349 | 0 3620 223 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:86 full:0 size:[binsize: 1 max: 1 count: 86 average:     1 | standard deviation: 0 | 0 86 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:3169 full:0 size:[binsize: 1 max: 2 count: 3169 average: 1.04386 | standard deviation: 0.204896 | 0 3030 139 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:1794 full:0 size:[binsize: 1 max: 2 count: 1794 average: 1.02899 | standard deviation: 0.168653 | 0 1742 52 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:8 full:0 size:[binsize: 1 max: 1 count: 8 average:     1 | standard deviation: 0 | 0 8 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:1 full:0 size:[binsize: 1 max: 1 count: 1 average:     1 | standard deviation: 0 | 0 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:1431 full:0 size:[binsize: 1 max: 2 count: 1431 average: 1.02725 | standard deviation: 0.163014 | 0 1392 39 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:47 full:0 size:[binsize: 1 max: 2 count: 47 average: 1.06383 | standard deviation: 0.255377 | 0 44 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:3488 full:0 size:[binsize: 1 max: 16 count: 3488 average: 2.61755 | standard deviation: 3.32504 | 0 2383 329 100 78 77 78 76 76 55 45 40 35 30 29 29 28 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:15 full:0 size:[binsize: 1 max: 2 count: 15 average:   1.2 | standard deviation: 0.46291 | 0 12 3 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:2550 full:0 size:[binsize: 1 max: 3 count: 2550 average: 1.10235 | standard deviation: 0.347044 | 0 2325 189 36 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:47 full:0 size:[binsize: 1 max: 2 count: 47 average: 1.02128 | standard deviation: 0.147442 | 0 46 1 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:3488 full:0 size:[binsize: 1 max: 3 count: 3488 average: 1.11841 | standard deviation: 0.350754 | 0 3107 349 32 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:2541 full:0 size:[binsize: 1 max: 2 count: 2541 average: 1.04998 | standard deviation: 0.218261 | 0 2414 127 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:50 full:0 size:[binsize: 1 max: 1 count: 50 average:     1 | standard deviation: 0 | 0 50 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:3489 full:0 size:[binsize: 1 max: 2 count: 3489 average: 1.04041 | standard deviation: 0.197461 | 0 3348 141 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:312 full:0 size:[binsize: 1 max: 1 count: 312 average:     1 | standard deviation: 0 | 0 312 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:310 full:0 size:[binsize: 1 max: 1 count: 310 average:     1 | standard deviation: 0 | 0 310 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:312 full:0 size:[binsize: 1 max: 1 count: 312 average:     1 | standard deviation: 0 | 0 312 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:310 full:0 size:[binsize: 1 max: 1 count: 310 average:     1 | standard deviation: 0 | 0 310 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:312 full:0 size:[binsize: 1 max: 4 count: 312 average: 1.24679 | standard deviation: 0.680458 | 0 269 18 16 9 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:310 full:0 size:[binsize: 1 max: 4 count: 310 average: 1.25484 | standard deviation: 0.680282 | 0 265 19 18 8 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:312 full:0 size:[binsize: 1 max: 4 count: 312 average: 1.26603 | standard deviation: 0.69217 | 0 264 22 17 9 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:310 full:0 size:[binsize: 1 max: 4 count: 310 average: 1.26129 | standard deviation: 0.682656 | 0 261 27 12 10 ]
