INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'CMC' on host 'desktop-qvhj8po' (Windows NT_amd64 version 6.2) on Wed Jun 09 17:10:32 +0700 2021
INFO: [HLS 200-10] In directory 'F:/NVChuyen/CNN/VitisHLS/cnn4'
Sourcing Tcl script 'F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project cnn 
INFO: [HLS 200-10] Opening project 'F:/NVChuyen/CNN/VitisHLS/cnn4/cnn'.
INFO: [HLS 200-1510] Running: set_top cnn 
INFO: [HLS 200-1510] Running: add_files headers/activations.h 
INFO: [HLS 200-10] Adding design file 'headers/activations.h' to the project
INFO: [HLS 200-1510] Running: add_files headers/buffer.h 
INFO: [HLS 200-10] Adding design file 'headers/buffer.h' to the project
INFO: [HLS 200-1510] Running: add_files cnn.cpp 
INFO: [HLS 200-10] Adding design file 'cnn.cpp' to the project
INFO: [HLS 200-1510] Running: add_files headers/defines.h 
INFO: [HLS 200-10] Adding design file 'headers/defines.h' to the project
INFO: [HLS 200-1510] Running: add_files headers/input.h 
INFO: [HLS 200-10] Adding design file 'headers/input.h' to the project
INFO: [HLS 200-1510] Running: add_files headers/output.h 
INFO: [HLS 200-10] Adding design file 'headers/output.h' to the project
INFO: [HLS 200-1510] Running: add_files headers/weights.h 
INFO: [HLS 200-10] Adding design file 'headers/weights.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb cnn_test.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'cnn_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'F:/NVChuyen/CNN/VitisHLS/cnn4/cnn/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 30ns.
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -output=F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 30 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output F:/NVChuyen/CNN/Vivado/IpcoreTest/cnn_conv/cnn.zip -rtl vhdl 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn cnn 
INFO: [HLS 200-1510] Running: csim_design -setup -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../cnn.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vitis_HLS/2020.2/include/floating_point_v7_0_bitacc_cmodel.h:144:0,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_fpo.h:189,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/etc/ap_private.h:91,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_common.h:646,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_fixed.h:55,
                 from ../../../../headers/weights.h:2,
                 from ../../../../cnn.cpp:3:
C:/Xilinx/Vitis_HLS/2020.2/include/gmp.h:63:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vitis_HLS/2020.2/include/hls_fpo.h:189:0,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half_fpo.h:64,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/hls_half.h:71,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/etc/ap_private.h:91,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_common.h:646,
                 from C:/Xilinx/Vitis_HLS/2020.2/include/ap_fixed.h:55,
                 from ../../../../headers/weights.h:2,
                 from ../../../../cnn.cpp:3:
C:/Xilinx/Vitis_HLS/2020.2/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src\hls/hls_axi_io.h:40:0,
                 from C:\Xilinx\Vivado\2020.2\data\ip\xilinx\v_axi4s_remap_v1_0\src\hls_video.h:48,
                 from ../../../../cnn.cpp:6:
C:/Xilinx/Vitis_HLS/2020.2/include/utils/x_hls_utils.h:243:40: warning: 'hls_preserve' attribute directive ignored [-Wattributes]
 __attribute__((hls_preserve)) T reg(T d)
                                        ^
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 17.776 seconds; current allocated memory: 191.717 MB.
