{
    "Citedpaper": [
        {
            "ArticleName": "Zhen Lin , Michael Mantor , Huiyang Zhou, GPU Performance vs. Thread-Level Parallelism: Scalability Analysis and a Novel Way to Improve TLP, ACM Transactions on Architecture and Code Optimization (TACO), v.15 n.1, p.1-21, April 2018", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3177964"
        }, 
        {
            "ArticleName": "Mohammad Sadrosadati , Amirhossein Mirhosseini , Seyed Borna Ehsani , Hamid Sarbazi-Azad , Mario Drumond , Babak Falsafi , Rachata Ausavarungnirun , Onur Mutlu, LTRF: Enabling High-Capacity Register Files for GPUs via Hardware/Software Cooperative Register Prefetching, Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, March 24-28, 2018, Williamsburg, VA, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3173211"
        }, 
        {
            "ArticleName": "Rachata Ausavarungnirun , Vance Miller , Joshua Landgraf , Saugata Ghose , Jayneel Gandhi , Adwait Jog , Christopher J. Rossbach , Onur Mutlu, MASK: Redesigning the GPU Memory Hierarchy to Support Multi-Application Concurrency, Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, March 24-28, 2018, Williamsburg, VA, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3173169"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 16, 
        "Downloads_6Weeks": 6, 
        "Downloads_cumulative": 16, 
        "CitationCount": 3
    }, 
    "Title": "Zorua: a holistic approach to resource virtualization in GPUs", 
    "Abstract": "This paper introduces a new resource virtualization framework, Zorua, that decouples the programmer-specified resource usage of a GPU application from the actual allocation in the on-chip hardware resources. Zorua enables this decoupling by virtualizing each resource transparently to the programmer. The virtualization provided by Zorua builds on two key concepts---dynamic allocation of the on-chip resources and their oversubscription using a swap space in memory. Zorua provides a holistic GPU resource virtualization strategy, designed to (i) adaptively control the extent of oversubscription, and (ii) coordinate the dynamic management of multiple on-chip resources (i.e., registers, scratchpad memory, and thread slots), to maximize the effectiveness of virtualization. Zorua employs a hardware-software code-sign, comprising the compiler, a runtime system and hardware-based virtualization support. The runtime system leverages information from the compiler regarding resource requirements of each program phase to (i) dynamically allocate/deallocate the different resources in the physically available on-chip resources or their swap space, and (ii) manage the tradeoff between higher thread-level parallelism due to virtualization versus the latency and capacity overheads of swap space usage. We demonstrate that by providing the illusion of more resources than physically available via controlled and coordinated virtualization, Zorua offers several important benefits: (i) Programming Ease. Zorua eases the burden on the programmer to provide code that is tuned to efficiently utilize the physically available on-chip resources. (ii) Portability. Zorua alleviates the necessity of re-tuning an application's resource usage when porting the application across GPU generations. (iii) Performance. By dynamically allocating resources and carefully oversubscribing them when necessary, Zorua improves or retains the performance of applications that are already highly tuned to best utilize the hardware resources. The holistic virtualization provided by Zorua can also enable other uses, including fine-grained resource sharing among multiple kernels and low-latency preemption of GPU programs.", 
    "Published": 2016, 
    "References": [
        {
            "ArticleName": "Mohammad Abdel-Majeed , Murali Annavaram, Warped register file: A power efficient register file for GPGPUs, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.412-423, February 23-27, 2013", 
            "DOIhref": "https://dx.doi.org/10.1109/HPCA.2013.6522337", 
            "DOIname": "10.1109/HPCA.2013.6522337", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2495519"
        }, 
        {
            "ArticleName": "G. M. Amdahl , G. A. Blaauw , F. P. Brooks, Architecture of the IBM system/360, IBM Journal of Research and Development, v.8 n.2, p.87-101, April 1964", 
            "DOIhref": "https://dx.doi.org/10.1147/rd.82.0087", 
            "DOIname": "10.1147/rd.82.0087", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1662397"
        }, 
        {
            "ArticleName": "Rachata Ausavarungnirun , Saugata Ghose , Onur Kayiran , Gabriel H. Loh , Chita R. Das , Mahmut T. Kandemir , Onur Mutlu, Exploiting Inter-Warp Heterogeneity to Improve GPGPU Performance, Proceedings of the 2015 International Conference on Parallel Architecture and Compilation (PACT), p.25-38, October 18-21, 2015", 
            "DOIhref": "https://dx.doi.org/10.1109/PACT.2015.38", 
            "DOIname": "10.1109/PACT.2015.38", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2923776"
        }, 
        {
            "ArticleName": "Rachata Ausavarungnirun , Kevin Kai-Wei Chang , Lavanya Subramanian , Gabriel H. Loh , Onur Mutlu, Staged memory scheduling: achieving high performance and scalability in heterogeneous systems, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2337207"
        }, 
        {
            "ArticleName": "A. Bakhoda et al. Analyzing CUDA Workloads Using a Detailed GPU Simulator. In ISPASS, 2009."
        }, 
        {
            "ArticleName": "C. G. Bell , A. Kotok , T. N. Hastings , R. Hill, The evolution of the DECsystem 10, Communications of the ACM, v.21 n.1, p.44-63, Jan. 1978", 
            "DOIhref": "http://doi.acm.org/10.1145/359327.359335", 
            "DOIname": "10.1145/359327.359335", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=359335"
        }, 
        {
            "ArticleName": "Edward Brekelbaum , Jeff Rupley , Chris Wilkerson , Bryan Black, Hierarchical Scheduling Windows, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=774865"
        }, 
        {
            "ArticleName": "Martin Burtscher , Rupesh Nasre , Keshav Pingali, A quantitative study of irregular programs on GPUs, Proceedings of the 2012 IEEE International Symposium on Workload Characterization (IISWC), p.141-151, November 04-06, 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/IISWC.2012.6402918", 
            "DOIname": "10.1109/IISWC.2012.6402918", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2474126"
        }, 
        {
            "ArticleName": "Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009", 
            "DOIhref": "https://dx.doi.org/10.1109/IISWC.2009.5306797", 
            "DOIname": "10.1109/IISWC.2009.5306797", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1680782"
        }, 
        {
            "ArticleName": "Guoyang Chen , Bo Wu , Dong Li , Xipeng Shen, PORPLE: An Extensible Optimizer for Portable Data Placement on GPU, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.20", 
            "DOIname": "10.1109/MICRO.2014.20", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742165"
        }, 
        {
            "ArticleName": "P Chen. N-Queens solver. http://forums.nvidia.com/index.php?showtopic=76893, 2008."
        }, 
        {
            "ArticleName": "H. Cook et al. Virtual local stores: Enabling software-managed memory hierarchies in mainstream computing environments. Tech. Rep. UCB/EECS-2009--131, 2009."
        }, 
        {
            "ArticleName": "R. J. Creasy, The origin of the VM/370 time-sharing system, IBM Journal of Research and Development, v.25 n.5, p.483-490, September 1981", 
            "DOIhref": "https://dx.doi.org/10.1147/rd.255.0483", 
            "DOIname": "10.1147/rd.255.0483", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1664863"
        }, 
        {
            "ArticleName": "Andrew Davidson , John Owens, Toward techniques for auto-tuning GPU algorithms, Proceedings of the 10th international conference on Applied Parallel and Scientific Computing, June 06-09, 2010, Reykjav\u00edk, Iceland", 
            "DOIhref": "https://dx.doi.org/10.1007/978-3-642-28145-7_11", 
            "DOIname": "10.1007/978-3-642-28145-7_11", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2187013"
        }, 
        {
            "ArticleName": "Peter J. Denning, Virtual Memory, ACM Computing Surveys (CSUR), v.2 n.3, p.153-189, Sept. 1970", 
            "DOIhref": "http://doi.acm.org/10.1145/356571.356573", 
            "DOIname": "10.1145/356571.356573", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=356573"
        }, 
        {
            "ArticleName": "R. Dolbeau et al. HMPP: A hybrid multi-core parallel programming environment. In GPGPU, 2007."
        }, 
        {
            "ArticleName": "Yuri Dotsenko , Sara S. Baghsorkhi , Brandon Lloyd , Naga K. Govindaraju, Auto-tuning of fast fourier transform on graphics processors, Proceedings of the 16th ACM symposium on Principles and practice of parallel programming, February 12-16, 2011, San Antonio, TX, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1941553.1941589", 
            "DOIname": "10.1145/1941553.1941589", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1941589"
        }, 
        {
            "ArticleName": "M. Erez et al. Spills, fills, and kills - an architecture for reducing register-memory traffic. Technical report, Stanford University, July 2000."
        }, 
        {
            "ArticleName": "Mark Gebhart , Stephen W. Keckler , William J. Dally, A compile-time managed multi-level register file hierarchy, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil", 
            "DOIhref": "http://doi.acm.org/10.1145/2155620.2155675", 
            "DOIname": "10.1145/2155620.2155675", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2155675"
        }, 
        {
            "ArticleName": "Mark Gebhart , Daniel R. Johnson , David Tarjan , Stephen W. Keckler , William J. Dally , Erik Lindholm , Kevin Skadron, Energy-efficient mechanisms for managing thread context in throughput processors, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2000064.2000093", 
            "DOIname": "10.1145/2000064.2000093", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2000093"
        }, 
        {
            "ArticleName": "Mark Gebhart , Daniel R. Johnson , David Tarjan , Stephen W. Keckler , William J. Dally , Erik Lindholm , Kevin Skadron, A Hierarchical Thread Scheduler and Register File for Energy-Efficient Throughput Processors, ACM Transactions on Computer Systems (TOCS), v.30 n.2, p.1-38, April 2012", 
            "DOIhref": "http://doi.acm.org/10.1145/2166879.2166882", 
            "DOIname": "10.1145/2166879.2166882", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2166882"
        }, 
        {
            "ArticleName": "Mark Gebhart , Stephen W. Keckler , Brucek Khailany , Ronny Krashinsky , William J. Dally, Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.96-106, December 01-05, 2012, Vancouver, B.C., CANADA", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2012.18", 
            "DOIname": "10.1109/MICRO.2012.18", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2457489"
        }, 
        {
            "ArticleName": "A. Gonz\u00e1lez , J. Gonz\u00e1lez , M. Valero, Virtual-Physical Registers, Proceedings of the 4th International Symposium on High-Performance Computer Architecture, p.175, January 31-February 04, 1998", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822728"
        }, 
        {
            "ArticleName": "Chris Gregg , Jonathan Dorn , Kim Hazelwood , Kevin Skadron, Fine-grained resource sharing for concurrent GPGPU kernels, Proceedings of the 4th USENIX conference on Hot Topics in Parallelism, p.10-10, June 07-08, 2012, Berkeley, CA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2342798"
        }, 
        {
            "ArticleName": "P. H. Gum, System/370 extended architecture: facilities for virtual machines, IBM Journal of Research and Development, v.27 n.6, p.530-544, November 1983", 
            "DOIhref": "https://dx.doi.org/10.1147/rd.276.0530", 
            "DOIname": "10.1147/rd.276.0530", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1665036"
        }, 
        {
            "ArticleName": "Tianyi David Han , Tarek S. Abdelrahman, hiCUDA: High-Level GPGPU Programming, IEEE Transactions on Parallel and Distributed Systems, v.22 n.1, p.78-90, January 2011", 
            "DOIhref": "https://dx.doi.org/10.1109/TPDS.2010.62", 
            "DOIname": "10.1109/TPDS.2010.62", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1920187"
        }, 
        {
            "ArticleName": "Ari B. Hayes , Eddy Z. Zhang, Unified on-chip memory allocation for SIMT architecture, Proceedings of the 28th ACM international conference on Supercomputing, June 10-13, 2014, Munich, Germany", 
            "DOIhref": "http://doi.acm.org/10.1145/2597652.2597685", 
            "DOIname": "10.1145/2597652.2597685", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2597685"
        }, 
        {
            "ArticleName": "Amir H. Hormati , Mehrzad Samadi , Mark Woh , Trevor Mudge , Scott Mahlke, Sponge: portable stream programming on graphics engines, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1950365.1950409", 
            "DOIname": "10.1145/1950365.1950409", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1950409"
        }, 
        {
            "ArticleName": "Bruce Jacob , Trevor Mudge, Virtual Memory in Contemporary Microprocessors, IEEE Micro, v.18 n.4, p.60-75, July 1998", 
            "DOIhref": "https://dx.doi.org/10.1109/40.710872", 
            "DOIname": "10.1109/40.710872", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=624201"
        }, 
        {
            "ArticleName": "Hyeran Jeon , Gokul Subramanian Ravi , Nam Sung Kim , Murali Annavaram, GPU register file virtualization, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii", 
            "DOIhref": "http://doi.acm.org/10.1145/2830772.2830784", 
            "DOIname": "10.1145/2830772.2830784", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2830784"
        }, 
        {
            "ArticleName": "Adwait Jog , Onur Kayiran , Asit K. Mishra , Mahmut T. Kandemir , Onur Mutlu , Ravishankar Iyer , Chita R. Das, Orchestrated scheduling and prefetching for GPGPUs, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel", 
            "DOIhref": "http://doi.acm.org/10.1145/2485922.2485951", 
            "DOIname": "10.1145/2485922.2485951", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485951"
        }, 
        {
            "ArticleName": "Adwait Jog , Onur Kayiran , Nachiappan Chidambaram Nachiappan , Asit K. Mishra , Mahmut T. Kandemir , Onur Mutlu , Ravishankar Iyer , Chita R. Das, OWL: cooperative thread array aware scheduling techniques for improving GPGPU performance, Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems, March 16-20, 2013, Houston, Texas, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2451116.2451158", 
            "DOIname": "10.1145/2451116.2451158", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2451158"
        }, 
        {
            "ArticleName": "Adwait Jog , Evgeny Bolotin , Zvika Guz , Mike Parker , Stephen W. Keckler , Mahmut T. Kandemir , Chita R. Das, Application-aware Memory System for Fair and Efficient Execution of Concurrent GPGPU Applications, Proceedings of Workshop on General Purpose Processing Using GPUs, p.1-8, March 01-01, 2014, Salt Lake City, UT, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2576779.2576780", 
            "DOIname": "10.1145/2576779.2576780", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2576780"
        }, 
        {
            "ArticleName": "J. C. Juega , J. I. Gomez , C. Tenllado , F. Catthoor, Adaptive Mapping and Parameter Selection Scheme to Improve Automatic Code Generation for GPUs, Proceedings of Annual IEEE/ACM International Symposium on Code Generation and Optimization, February 15-19, 2014, Orlando, FL, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2544137.2544145", 
            "DOIname": "10.1145/2544137.2544145", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2544145"
        }, 
        {
            "ArticleName": "Onur Kay\u0131ran , Adwait Jog , Mahmut Taylan Kandemir , Chita Ranjan Das, Neither more nor less: optimizing thread-level parallelism for GPGPUs, Proceedings of the 22nd international conference on Parallel architectures and compilation techniques, October 07-07, 2013, Edinburgh, Scotland, UK", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2523745"
        }, 
        {
            "ArticleName": "Onur Kayiran , Nachiappan Chidambaram Nachiappan , Adwait Jog , Rachata Ausavarungnirun , Mahmut T. Kandemir , Gabriel H. Loh , Onur Mutlu , Chita R. Das, Managing GPU Concurrency in Heterogeneous Architectures, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2014.62", 
            "DOIname": "10.1109/MICRO.2014.62", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2742167"
        }, 
        {
            "ArticleName": "Onur Kayiran , Adwait Jog , Ashutosh Pattnaik , Rachata Ausavarungnirun , Xulong Tang , Mahmut T. Kandemir , Gabriel H. Loh , Onur Mutlu , Chita R. Das, \u03bcC-States: Fine-grained GPU Datapath Power Management, Proceedings of the 2016 International Conference on Parallel Architectures and Compilation, September 11-15, 2016, Haifa, Israel", 
            "DOIhref": "http://doi.acm.org/10.1145/2967938.2967941", 
            "DOIname": "10.1145/2967938.2967941", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2967941"
        }, 
        {
            "ArticleName": "Malik Khan , Protonu Basu , Gabe Rudy , Mary Hall , Chun Chen , Jacqueline Chame, A script-based autotuning compiler system to generate high-performance CUDA code, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.4, p.1-25, January 2013", 
            "DOIhref": "http://doi.acm.org/10.1145/2400682.2400690", 
            "DOIname": "10.1145/2400682.2400690", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2400690"
        }, 
        {
            "ArticleName": "Rakesh Komuravelli , Matthew D. Sinclair , Johnathan Alsop , Muhammad Huzaifa , Maria Kotsifakou , Prakalp Srivastava , Sarita V. Adve , Vikram S. Adve, Stash: have your scratchpad and cache it too, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon", 
            "DOIhref": "http://doi.acm.org/10.1145/2749469.2750374", 
            "DOIname": "10.1145/2749469.2750374", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2750374"
        }, 
        {
            "ArticleName": "N. B. Lakshminarayana et al. Spare register aware prefetching for graph algorithms on GPUs. In HPCA, 2014."
        }, 
        {
            "ArticleName": "M. Lee et al. Improving GPGPU resource utilization through alternative thread block scheduling. In HPCA, 2014."
        }, 
        {
            "ArticleName": "Jingwen Leng , Tayler Hetherington , Ahmed ElTantawy , Syed Gilani , Nam Sung Kim , Tor M. Aamodt , Vijay Janapa Reddi, GPUWattch: enabling energy optimizations in GPGPUs, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel", 
            "DOIhref": "http://doi.acm.org/10.1145/2485922.2485964", 
            "DOIname": "10.1145/2485922.2485964", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485964"
        }, 
        {
            "ArticleName": "Chao Li , Yi Yang , Zhen Lin , Huiyang Zhou, Automatic data placement into GPU on-chip memory resources, Proceedings of the 13th Annual IEEE/ACM International Symposium on Code Generation and Optimization, February 07-11, 2015, San Francisco, California", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2738604"
        }, 
        {
            "ArticleName": "Chao Li , Shuaiwen Leon Song , Hongwen Dai , Albert Sidelnik , Siva Kumar Sastry Hari , Huiyang Zhou, Locality-Driven Dynamic GPU Cache Bypassing, Proceedings of the 29th ACM on International Conference on Supercomputing, June 08-11, 2015, Newport Beach, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2751205.2751237", 
            "DOIname": "10.1145/2751205.2751237", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2751237"
        }, 
        {
            "ArticleName": "D. Li et al. Priority-based cache allocation in throughput processors. In HPCA, 2015."
        }, 
        {
            "ArticleName": "Yixun Liu , Eddy Z. Zhang , Xipeng Shen, A cross-input adaptive framework for GPU program optimizations, Proceedings of the 2009 IEEE International Symposium on Parallel&Distributed Processing, p.1-10, May 23-29, 2009", 
            "DOIhref": "https://dx.doi.org/10.1109/IPDPS.2009.5160988", 
            "DOIname": "10.1109/IPDPS.2009.5160988", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1587597"
        }, 
        {
            "ArticleName": "Ji$#345;\u00ed Matela , Martin \u0160rom , Petr Holub, Low GPU occupancy approach to fast arithmetic coding in JPEG2000, Proceedings of the 7th international conference on Mathematical and Engineering Methods in Computer Science, p.136-145, October 14-16, 2011, Lednice, Czech Republic", 
            "DOIhref": "https://dx.doi.org/10.1007/978-3-642-25929-6_13", 
            "DOIname": "10.1007/978-3-642-25929-6_13", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2186889"
        }, 
        {
            "ArticleName": "R. McGill et al. Variations of box plots. The American Statistician, 1978."
        }, 
        {
            "ArticleName": "Jaikrishnan Menon , Marc De Kruijf , Karthikeyan Sankaralingam, iGPU: exception support and speculative execution on GPUs, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2337168"
        }, 
        {
            "ArticleName": "Veynu Narasiman , Michael Shebanow , Chang Joo Lee , Rustam Miftakhutdinov , Onur Mutlu , Yale N. Patt, Improving GPU performance via large warps and two-level warp scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil", 
            "DOIhref": "http://doi.acm.org/10.1145/2155620.2155656", 
            "DOIname": "10.1145/2155620.2155656", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2155656"
        }, 
        {
            "ArticleName": "Nintendo/Creatures Inc./GAME FREAK inc. Pok\u00e9mon. http://www.pokemon.com/us/."
        }, 
        {
            "ArticleName": "NVIDIA. CUDA C/C + + SDK Code Samples, 2011."
        }, 
        {
            "ArticleName": "NVIDIA. CUDA Dynamic Parallelism Programming Guide. 2014."
        }, 
        {
            "ArticleName": "David W. Oehmke , Nathan L. Binkert , Trevor Mudge , Steven K. Reinhardt, How to Fake 1000 Registers, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.7-18, November 12-16, 2005, Barcelona, Spain", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2005.21", 
            "DOIname": "10.1109/MICRO.2005.21", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1100536"
        }, 
        {
            "ArticleName": "Sreepathi Pai , Matthew J. Thazhuthaveetil , R. Govindarajan, Improving GPGPU concurrency with elastic kernels, Proceedings of the eighteenth international conference on Architectural support for programming languages and operating systems, March 16-20, 2013, Houston, Texas, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2451116.2451160", 
            "DOIname": "10.1145/2451116.2451160", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2451160"
        }, 
        {
            "ArticleName": "Jason Jong Kyu Park , Yongjun Park , Scott Mahlke, Chimera: Collaborative Preemption for Multitasking on a Shared GPU, Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems, March 14-18, 2015, Istanbul, Turkey", 
            "DOIhref": "http://doi.acm.org/10.1145/2694344.2694346", 
            "DOIname": "10.1145/2694344.2694346", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2694346"
        }, 
        {
            "ArticleName": "Jonathan Ragan-Kelley , Connelly Barnes , Andrew Adams , Sylvain Paris , Fr\u00e9do Durand , Saman Amarasinghe, Halide: a language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines, Proceedings of the 34th ACM SIGPLAN Conference on Programming Language Design and Implementation, June 16-19, 2013, Seattle, Washington, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2491956.2462176", 
            "DOIname": "10.1145/2491956.2462176", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2462176"
        }, 
        {
            "ArticleName": "Timothy G. Rogers , Mike O'Connor , Tor M. Aamodt, Cache-Conscious Wavefront Scheduling, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.72-83, December 01-05, 2012, Vancouver, B.C., CANADA", 
            "DOIhref": "https://dx.doi.org/10.1109/MICRO.2012.16", 
            "DOIname": "10.1109/MICRO.2012.16", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2457487"
        }, 
        {
            "ArticleName": "Shane Ryoo , Christopher I. Rodrigues , Sara S. Baghsorkhi , Sam S. Stone , David B. Kirk , Wen-mei W. Hwu, Optimization principles and application performance evaluation of a multithreaded GPU using CUDA, Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming, February 20-23, 2008, Salt Lake City, UT, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1345206.1345220", 
            "DOIname": "10.1145/1345206.1345220", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1345220"
        }, 
        {
            "ArticleName": "Shane Ryoo , Christopher I. Rodrigues , Sam S. Stone , John A. Stratton , Sain-Zee Ueng , Sara S. Baghsorkhi , Wen-mei W. Hwu, Program optimization carving for GPU computing, Journal of Parallel and Distributed Computing, v.68 n.10, p.1389-1401, October, 2008", 
            "DOIhref": "https://dx.doi.org/10.1016/j.jpdc.2008.05.011", 
            "DOIname": "10.1016/j.jpdc.2008.05.011", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1412829"
        }, 
        {
            "ArticleName": "Shane Ryoo , Christopher I. Rodrigues , Sam S. Stone , Sara S. Baghsorkhi , Sain-Zee Ueng , John A. Stratton , Wen-mei W. Hwu, Program optimization space pruning for a multithreaded gpu, Proceedings of the 6th annual IEEE/ACM international symposium on Code generation and optimization, April 05-09, 2008, Boston, MA, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1356058.1356084", 
            "DOIname": "10.1145/1356058.1356084", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1356084"
        }, 
        {
            "ArticleName": "K. Sato et al. Automatic Tuning of CUDA Execution Parameters for Stencil Processing. 2010."
        }, 
        {
            "ArticleName": "Christoph A. Schaefer , Victor Pankratius , Walter F. Tichy, Atune-IL: An Instrumentation Language for Auto-tuning Parallel Applications, Proceedings of the 15th International Euro-Par Conference on Parallel Processing, August 25-28, 2009, Delft, The Netherlands", 
            "DOIhref": "https://dx.doi.org/10.1007/978-3-642-03869-3_5", 
            "DOIname": "10.1007/978-3-642-03869-3_5", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1616779"
        }, 
        {
            "ArticleName": "Kyle Spafford , Jeremy Meredith , Jeffrey Vetter, Maestro: data orchestration and tuning for OpenCL devices, Proceedings of the 16th international Euro-Par conference on Parallel processing: Part II, August 31-September 03, 2010, Ischia, Italy", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1885305"
        }, 
        {
            "ArticleName": "John A. Stratton , Christopher Rodrigues , I-Jui Sung , Li-Wen Chang , Nasser Anssari , Geng Liu , Wen-mei W. Hwu , Nady Obeid, Algorithm and Data Optimization Techniques for Scaling to Massively Threaded Systems, Computer, v.45 n.8, p.26-32, August 2012", 
            "DOIhref": "https://dx.doi.org/10.1109/MC.2012.194", 
            "DOIname": "10.1109/MC.2012.194", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2780206"
        }, 
        {
            "ArticleName": "J. A. Stratton et al. Parboil: A Revised Benchmark Suite for Scientific and Commercial Throughput Computing. UIUC Technical Report IMPACT-12-01, 2012."
        }, 
        {
            "ArticleName": "Ivan Tanasic , Isaac Gelado , Javier Cabezas , Alex Ramirez , Nacho Navarro , Mateo Valero, Enabling preemptive multiprogramming on GPUs, Proceeding of the 41st annual international symposium on Computer architecuture, June 14-18, 2014, Minneapolis, Minnesota, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2665702"
        }, 
        {
            "ArticleName": "D. Tarjan et al. On demand register allocation and deallocation for a multithreaded processor, 2011. US Patent 20110161616."
        }, 
        {
            "ArticleName": "Sain-Zee Ueng et al. CUDA-Lite: Reducing GPU Programming Complexity. LCPC, 2008."
        }, 
        {
            "ArticleName": "Nandita Vijaykumar , Gennady Pekhimenko , Adwait Jog , Abhishek Bhowmick , Rachata Ausavarungnirun , Chita Das , Mahmut Kandemir , Todd C. Mowry , Onur Mutlu, A case for core-assisted bottleneck acceleration in GPUs: enabling flexible data compression with assist warps, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon", 
            "DOIhref": "http://doi.acm.org/10.1145/2749469.2750399", 
            "DOIname": "10.1145/2749469.2750399", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2750399"
        }, 
        {
            "ArticleName": "N. Vijaykumar et al. A New Framework for GPU Resource Virtualization. CMU SAFARI Technical Report No. 2016--005, 2016."
        }, 
        {
            "ArticleName": "Oreste Villa , Daniel R. Johnson , Mike O'Connor , Evgeny Bolotin , David Nellans , Justin Luitjens , Nikolai Sakharnykh , Peng Wang , Paulius Micikevicius , Anthony Scudiero , Stephen W. Keckler , William J. Dally, Scaling the power wall: a path to exascale, Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, November 16-21, 2014, New Orleans, Louisana", 
            "DOIhref": "https://dx.doi.org/10.1109/SC.2014.73", 
            "DOIname": "10.1109/SC.2014.73", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2683684"
        }, 
        {
            "ArticleName": "Carl A. Waldspurger, Memory resource management in VMware ESX server, Proceedings of the 5th symposium on Operating systems design and implementationCopyright restrictions prevent ACM from being able to make the PDFs for this conference available for downloading, December 09-11, 2002, Boston, Massachusetts", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1060307"
        }, 
        {
            "ArticleName": "Jin Wang , Norm Rubin , Albert Sidelnik , Sudhakar Yalamanchili, Dynamic thread block launch: a lightweight execution mechanism to support irregular applications on GPUs, Proceedings of the 42nd Annual International Symposium on Computer Architecture, June 13-17, 2015, Portland, Oregon", 
            "DOIhref": "http://doi.acm.org/10.1145/2749469.2750393", 
            "DOIname": "10.1145/2749469.2750393", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2750393"
        }, 
        {
            "ArticleName": "Z. Wang et al. Simultaneous Multikernel GPU: Multi-tasking Throughput Processors via Fine-Grained Sharing. In HPCA, 2016."
        }, 
        {
            "ArticleName": "S. Wilton et al. CACTI: An enhanced cache access and cycle time model. JSSC, 1996."
        }, 
        {
            "ArticleName": "P. Xiang et al. Warp-level divergence in GPUs: Characterization, impact, and mitigation. In HPCA, 2014."
        }, 
        {
            "ArticleName": "X. Xie et al. Coordinated static and dynamic cache bypassing for GPUs. In HPCA, 2015."
        }, 
        {
            "ArticleName": "Xiaolong Xie , Yun Liang , Xiuhong Li , Yudong Wu , Guangyu Sun , Tao Wang , Dongrui Fan, Enabling coordinated register allocation and thread-level parallelism optimization for GPUs, Proceedings of the 48th International Symposium on Microarchitecture, December 05-09, 2015, Waikiki, Hawaii", 
            "DOIhref": "http://doi.acm.org/10.1145/2830772.2830813", 
            "DOIname": "10.1145/2830772.2830813", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2830813"
        }, 
        {
            "ArticleName": "Jun Yan , Wei Zhang, Virtual registers: reducing register pressure without enlarging the register file, Proceedings of the 2nd international conference on High performance embedded architectures and compilers, January 28-30, 2007, Ghent, Belgium", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1762154"
        }, 
        {
            "ArticleName": "Jun Yan , Wei Zhang, Exploiting virtual registers to reduce pressure on real registers, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-18, January 2008", 
            "DOIhref": "http://doi.acm.org/10.1145/1328195.1328198", 
            "DOIname": "10.1145/1328195.1328198", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1328198"
        }, 
        {
            "ArticleName": "Yi Yang , Ping Xiang , Jingfei Kong , Huiyang Zhou, A GPGPU compiler for memory optimization and parallelism management, Proceedings of the 31st ACM SIGPLAN Conference on Programming Language Design and Implementation, June 05-10, 2010, Toronto, Ontario, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/1806596.1806606", 
            "DOIname": "10.1145/1806596.1806606", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1806606"
        }, 
        {
            "ArticleName": "Yi Yang , Ping Xiang , Jingfei Kong , Mike Mantor , Huiyang Zhou, A unified optimizing compiler framework for different GPGPU architectures, ACM Transactions on Architecture and Code Optimization (TACO), v.9 n.2, p.1-33, June 2012", 
            "DOIhref": "http://doi.acm.org/10.1145/2207222.2207225", 
            "DOIname": "10.1145/2207222.2207225", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2207225"
        }, 
        {
            "ArticleName": "Yi Yang , Ping Xiang , Mike Mantor , Norm Rubin , Huiyang Zhou, Shared memory multiplexing: a novel way to improve GPGPU throughput, Proceedings of the 21st international conference on Parallel architectures and compilation techniques, September 19-23, 2012, Minneapolis, Minnesota, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/2370816.2370858", 
            "DOIname": "10.1145/2370816.2370858", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2370858"
        }, 
        {
            "ArticleName": "Myung Kuk Yoon , Keunsoo Kim , Sangpil Lee , Won Woo Ro , Murali Annavaram, Virtual thread: maximizing thread-level parallelism beyond GPU scheduling limit, Proceedings of the 43rd International Symposium on Computer Architecture, June 18-22, 2016, Seoul, Republic of Korea", 
            "DOIhref": "https://dx.doi.org/10.1109/ISCA.2016.59", 
            "DOIname": "10.1109/ISCA.2016.59", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3001201"
        }, 
        {
            "ArticleName": "Javier Zalamea , Josep Llosa , Eduard Ayguad\u00e9 , Mateo Valero, Two-level hierarchical register file organization for VLIW processors, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.137-146, December 2000, Monterey, California, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/360128.360143", 
            "DOIname": "10.1145/360128.360143", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=360143"
        }, 
        {
            "ArticleName": "Jianlong Zhong , Bingsheng He, Kernelet: High-Throughput GPU Kernel Executions with Dynamic Slicing and Scheduling, IEEE Transactions on Parallel and Distributed Systems, v.25 n.6, p.1522-1532, June 2014", 
            "DOIhref": "https://dx.doi.org/10.1109/TPDS.2013.257", 
            "DOIname": "10.1109/TPDS.2013.257", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2707642"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Carnegie Mellon University", 
            "Name": "Nandita Vijaykumar"
        }, 
        {
            "Affiliation": "Carnegie Mellon University", 
            "Name": "Kevin Hsieh"
        }, 
        {
            "Affiliation": "Microsoft Research and Carnegie Mellon University", 
            "Name": "Gennady Pekhimenko"
        }, 
        {
            "Affiliation": "University of Virginia", 
            "Name": "Samira Khan"
        }, 
        {
            "Affiliation": "Carnegie Mellon University", 
            "Name": "Ashish Shrestha"
        }, 
        {
            "Affiliation": "Carnegie Mellon University", 
            "Name": "Saugata Ghose"
        }, 
        {
            "Affiliation": "College of William and Mary", 
            "Name": "Adwait Jog"
        }, 
        {
            "Affiliation": "Carnegie Mellon University", 
            "Name": "Phillip B. Gibbons"
        }, 
        {
            "Affiliation": "ETH Z\u00fcrich and Carnegie Mellon University", 
            "Name": "Onur Mutlu"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=3195656&preflayout=flat"
}