$date
  Fri Apr  8 01:09:24 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module nandgate_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$scope module nand_g $end
$var reg 1 $ nand_in1 $end
$var reg 1 % nand_in2 $end
$var reg 1 & nand_result $end
$var reg 1 ' and_gate_out $end
$scope module logical_and $end
$var reg 1 ( input1 $end
$var reg 1 ) input2 $end
$var reg 1 * and_result $end
$var reg 1 + and_gate $end
$upscope $end
$scope module negate $end
$var reg 1 , input $end
$var reg 1 - not_result $end
$var reg 1 . not_gate $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
0$
0%
1&
0'
0(
0)
0*
0+
0,
1-
1.
#10000000
1"
1%
1)
#20000000
1!
0"
1$
0%
1(
0)
#30000000
1"
0#
1%
0&
1'
1)
1*
1+
1,
0-
0.
#40000000
X!
W"
X#
X$
W%
X&
X'
X(
W)
X*
X+
X,
X-
X.
#50000000
