<?xml version='1.0' encoding='utf-8'?>
<device xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xsi:noNamespaceSchemaLocation="svd_schema.xsd">
 <vendor>Maxim-Integrated</vendor>
 <vendorID>Maxim</vendorID>
 <name>max32657</name>
 <series>ARMCM33</series>
 <version>1.0</version>
 <description>TBD</description>
 <cpu>
  <name>CM4</name>
  <revision>r2p1</revision>
  <endian>little</endian>
  <mpuPresent>true</mpuPresent>
  <fpuPresent>true</fpuPresent>
  <nvicPrioBits>3</nvicPrioBits>
  <vendorSystickConfig>false</vendorSystickConfig>
 </cpu>
 <addressUnitBits>8</addressUnitBits>
 <width>32</width>
 <size>0x20</size>
 <access>read-write</access>
 <resetValue>0x00000000</resetValue>
 <resetMask>0xFFFFFFFF</resetMask>
 <peripherals>
  <peripheral>
   <name>AESKEYS</name>
   <description>AES Key Registers.</description>
   <baseAddress>0x40007800</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>KEY0</name>
     <description>AES Key 0.</description>
     <addressOffset>0x00</addressOffset>
     <size>32</size>
    </register>
    <register>
     <name>KEY1</name>
     <description>AES Key 1.</description>
     <addressOffset>0x04</addressOffset>
     <size>32</size>
    </register>
    <register>
     <name>KEY2</name>
     <description>AES Key 2.</description>
     <addressOffset>0x08</addressOffset>
     <size>32</size>
    </register>
    <register>
     <name>KEY3</name>
     <description>AES Key 3.</description>
     <addressOffset>0x0C</addressOffset>
     <size>32</size>
    </register>
    <register>
     <name>KEY4</name>
     <description>AES Key 4.</description>
     <addressOffset>0x10</addressOffset>
     <size>32</size>
    </register>
    <register>
     <name>KEY5</name>
     <description>AES Key 5.</description>
     <addressOffset>0x14</addressOffset>
     <size>32</size>
    </register>
    <register>
     <name>KEY6</name>
     <description>AES Key 6.</description>
     <addressOffset>0x18</addressOffset>
     <size>32</size>
    </register>
    <register>
     <name>KEY7</name>
     <description>AES Key 7.</description>
     <addressOffset>0x1C</addressOffset>
     <size>32</size>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>AES</name>
   <description>AES Keys.</description>
   <baseAddress>0x40007400</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>CTRL</name>
     <description>AES Control Register</description>
     <addressOffset>0x0000</addressOffset>
     <size>32</size>
     <fields>
      <field>
       <name>EN</name>
       <description>AES Enable</description>
       <bitRange>[0:0]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>DMA_RX_EN</name>
       <description>DMA Request To Read Data Output FIFO</description>
       <bitRange>[1:1]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>DMA_TX_EN</name>
       <description>DMA Request To Write Data Input FIFO</description>
       <bitRange>[2:2]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>START</name>
       <description>Start AES Calculation</description>
       <bitRange>[3:3]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>INPUT_FLUSH</name>
       <description>Flush the data input FIFO</description>
       <bitRange>[4:4]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>OUTPUT_FLUSH</name>
       <description>Flush the data output FIFO</description>
       <bitRange>[5:5]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>KEY_SIZE</name>
       <description>Encryption Key Size</description>
       <bitRange>[7:6]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>AES128</name>
         <description>128 Bits.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>AES192</name>
         <description>192 Bits.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>AES256</name>
         <description>256 Bits.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TYPE</name>
       <description>Encryption Type Selection</description>
       <bitRange>[9:8]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>STATUS</name>
     <description>AES Status Register</description>
     <addressOffset>0x0004</addressOffset>
     <fields>
      <field>
       <name>BUSY</name>
       <description>AES Busy Status</description>
       <bitRange>[0:0]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>INPUT_EM</name>
       <description>Data input FIFO empty status</description>
       <bitRange>[1:1]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>INPUT_FULL</name>
       <description>Data input FIFO full status</description>
       <bitRange>[2:2]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>OUTPUT_EM</name>
       <description>Data output FIFO empty status</description>
       <bitRange>[3:3]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>OUTPUT_FULL</name>
       <description>Data output FIFO full status</description>
       <bitRange>[4:4]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>INTFL</name>
     <description>AES Interrupt Flag Register</description>
     <addressOffset>0x0008</addressOffset>
     <fields>
      <field>
       <name>DONE</name>
       <description>AES Done Interrupt</description>
       <bitRange>[0:0]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>KEY_CHANGE</name>
       <description>External AES Key Changed Interrupt</description>
       <bitRange>[1:1]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>KEY_ZERO</name>
       <description>External AES Key Zero Interrupt</description>
       <bitRange>[2:2]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>OV</name>
       <description>Data Output FIFO Overrun Interrupt</description>
       <bitRange>[3:3]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>KEY_ONE</name>
       <description>KEY_ONE</description>
       <bitRange>[4:4]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>INTEN</name>
     <description>AES Interrupt Enable Register</description>
     <addressOffset>0x000C</addressOffset>
     <fields>
      <field>
       <name>DONE</name>
       <description>AES Done Interrupt Enable</description>
       <bitRange>[0:0]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>KEY_CHANGE</name>
       <description>External AES Key Changed Interrupt Enable</description>
       <bitRange>[1:1]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>KEY_ZERO</name>
       <description>External AES Key Zero Interrupt Enable</description>
       <bitRange>[2:2]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>OV</name>
       <description>Data Output FIFO Overrun Interrupt Enable</description>
       <bitRange>[3:3]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>KEY_ONE</name>
       <description>KEY_ONE</description>
       <bitRange>[4:4]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>FIFO</name>
     <description>AES Data Register</description>
     <addressOffset>0x0010</addressOffset>
     <fields>
      <field>
       <name>DATA</name>
       <description>AES FIFO</description>
       <bitRange>[0:0]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>CRC</name>
   <description>CRC Registers.</description>
   <baseAddress>0x4000F000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>CTRL</name>
     <description>CRC Control</description>
     <addressOffset>0x0000</addressOffset>
     <size>32</size>
     <fields>
      <field>
       <name>EN</name>
       <description>CRC Enable</description>
       <bitRange>[0:0]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>DMA_EN</name>
       <description>DMA Request Enable</description>
       <bitRange>[1:1]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>MSB</name>
       <description>MSB Select</description>
       <bitRange>[2:2]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>BYTE_SWAP_IN</name>
       <description>Byte Swap CRC Data Input</description>
       <bitRange>[3:3]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>BYTE_SWAP_OUT</name>
       <description>Byte Swap CRC Value Output</description>
       <bitRange>[4:4]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>BUSY</name>
       <description>CRC Busy</description>
       <bitRange>[16:16]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>DATAIN32</name>
     <description>CRC Data Input</description>
     <addressOffset>0x0004</addressOffset>
     <fields>
      <field>
       <name>DATA</name>
       <description>CRC Data</description>
       <bitRange>[31:0]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>DATAIN16</name>
     <description>CRC Data Input</description>
     <addressOffset>0x0004</addressOffset>
     <size>16</size>
     <access>read-write</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>CRC Data</description>
       <bitOffset>0</bitOffset>
       <bitWidth>16</bitWidth>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>DATAIN8</name>
     <description>CRC Data Input</description>
     <addressOffset>0x0004</addressOffset>
     <size>8</size>
     <access>read-write</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>CRC Data</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>POLY</name>
     <description>CRC Polynomial</description>
     <addressOffset>0x0008</addressOffset>
     <fields>
      <field>
       <name>POLY</name>
       <description>CRC Polynomial</description>
       <bitRange>[31:0]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>VAL</name>
     <description>Current CRC Value</description>
     <addressOffset>0x000C</addressOffset>
     <fields>
      <field>
       <name>VALUE</name>
       <description>Current CRC Value</description>
       <bitRange>[31:0]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>DMA</name>
   <description>DMA Controller Fully programmable, chaining capable DMA channels.</description>
   <baseAddress>0x40028000</baseAddress>
   <size>32</size>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <interrupt>
    <name>DMA0</name>
    <value>28</value>
   </interrupt>
   <interrupt>
    <name>DMA1</name>
    <value>29</value>
   </interrupt>
   <interrupt>
    <name>DMA2</name>
    <value>30</value>
   </interrupt>
   <interrupt>
    <name>DMA3</name>
    <value>31</value>
   </interrupt>
   <registers>
    <register>
     <name>INTEN</name>
     <description>DMA Control Register.</description>
     <addressOffset>0x000</addressOffset>
     <fields>
      <field>
       <name>CH0</name>
       <description>Channel 0 Interrupt Enable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field derivedFrom="CH0">
       <name>CH1</name>
       <description>Channel 1 Interrupt Enable.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="CH0">
       <name>CH2</name>
       <description>Channel 2 Interrupt Enable.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="CH0">
       <name>CH3</name>
       <description>Channel 3 Interrupt Enable.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>INTFL</name>
     <description>DMA Interrupt Register.</description>
     <addressOffset>0x004</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>CH0</name>
       <description>Channel Interrupt. To clear an interrupt, all active interrupt bits of the DMA_ST must be cleared. The interrupt bits are set only if their corresponding interrupt enable bits are set in DMA_CN.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>inactive</name>
         <description>No interrupt is pending.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pending</name>
         <description>An interrupt is pending.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field derivedFrom="CH0">
       <name>CH1</name>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="CH0">
       <name>CH2</name>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="CH0">
       <name>CH3</name>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <cluster>
     <dim>4</dim>
     <dimIncrement>0x20</dimIncrement>
     <name>CH[%s]</name>
     <description>DMA Channel registers.</description>
     <headerStructName>dma_ch</headerStructName>
     <addressOffset>0x100</addressOffset>
     <access>read-write</access>
     <register>
      <name>CTRL</name>
      <description>DMA Channel Control Register.</description>
      <addressOffset>0x000</addressOffset>
      <fields>
       <field>
        <name>EN</name>
        <description>Channel Enable.  This bit is automatically cleared when DMA_ST.CH_ST changes from 1 to 0.</description>
        <bitOffset>0</bitOffset>
        <bitWidth>1</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>dis</name>
          <description>Disable.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>en</name>
          <description>Enable.</description>
          <value>1</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>RLDEN</name>
        <description>Reload Enable. Setting this bit to 1 enables DMA_SRC, DMA_DST and DMA_CNT to be reloaded with their corresponding reload registers upon count-to-zero. This bit is also writeable in the Count Reload Register. Refer to the description on Buffer Chaining for use of this bit. If buffer chaining is not used this bit must be written with a 0. This bit should be set after the reload registers have been programmed.</description>
        <bitOffset>1</bitOffset>
        <bitWidth>1</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>dis</name>
          <description>Disable.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>en</name>
          <description>Enable.</description>
          <value>1</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>PRI</name>
        <description>DMA Priority.</description>
        <bitOffset>2</bitOffset>
        <bitWidth>2</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>high</name>
          <description>Highest Priority.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>medHigh</name>
          <description>Medium High Priority.</description>
          <value>1</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>medLow</name>
          <description>Medium Low Priority.</description>
          <value>2</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>low</name>
          <description>Lowest Priority.</description>
          <value>3</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>REQUEST</name>
        <description>Request Select. Select DMA request line for this channel. If memory-to-memory is selected, the channel operates as if the request is always active.</description>
        <bitOffset>4</bitOffset>
        <bitWidth>6</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>MEMTOMEM</name>
          <description>Memory To Memory</description>
          <value>0x00</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>UARTRX</name>
          <description>UART RX</description>
          <value>0x04</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>I3CRX</name>
          <description>I3C RX</description>
          <value>0x07</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>SPIRX</name>
          <description>SPI RX</description>
          <value>0x0F</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>AESRX</name>
          <description>AES RX</description>
          <value>0x10</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>UARTTX</name>
          <description>UART TX</description>
          <value>0x24</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>I3CTX</name>
          <description>I3C TX</description>
          <value>0x27</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>CRCTX</name>
          <description>CRC TX</description>
          <value>0x2C</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>SPITX</name>
          <description>SPI TX</description>
          <value>0x2F</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>AESTX</name>
          <description>AES TX</description>
          <value>0x30</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>TO_WAIT</name>
        <description>Request Wait Enable.  When enabled, delay timer start until DMA request transitions from active to inactive.</description>
        <bitOffset>10</bitOffset>
        <bitWidth>1</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>dis</name>
          <description>Disable.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>en</name>
          <description>Enable.</description>
          <value>1</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>TO_PER</name>
        <description>Timeout Period Select.</description>
        <bitOffset>11</bitOffset>
        <bitWidth>3</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>to4</name>
          <description>Timeout of 3 to 4 prescale clocks.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>to8</name>
          <description>Timeout of 7 to 8 prescale clocks.</description>
          <value>1</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>to16</name>
          <description>Timeout of 15 to 16 prescale clocks.</description>
          <value>2</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>to32</name>
          <description>Timeout of 31 to 32 prescale clocks.</description>
          <value>3</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>to64</name>
          <description>Timeout of 63 to 64 prescale clocks.</description>
          <value>4</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>to128</name>
          <description>Timeout of 127 to 128 prescale clocks.</description>
          <value>5</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>to256</name>
          <description>Timeout of 255 to 256 prescale clocks.</description>
          <value>6</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>to512</name>
          <description>Timeout of 511 to 512 prescale clocks.</description>
          <value>7</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>TO_CLKDIV</name>
        <description>Pre-Scale Select. Selects the Pre-Scale divider for timer clock input.</description>
        <bitOffset>14</bitOffset>
        <bitWidth>2</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>dis</name>
          <description>Disable timer.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>div256</name>
          <description>hclk / 256.</description>
          <value>1</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>div64k</name>
          <description>hclk / 64k.</description>
          <value>2</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>div16M</name>
          <description>hclk / 16M.</description>
          <value>3</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>SRCWD</name>
        <description>Source Width. In most cases, this will be the data width of each AHB transactions. However, the width will be reduced in the cases where DMA_CNT indicates a smaller value.</description>
        <bitOffset>16</bitOffset>
        <bitWidth>2</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>byte</name>
          <description>Byte.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>halfWord</name>
          <description>Halfword.</description>
          <value>1</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>word</name>
          <description>Word.</description>
          <value>2</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>SRCINC</name>
        <description>Source Increment Enable. This bit enables DMA_SRC increment upon every AHB transaction. This bit is forced to 0 for DMA receive from peripherals.</description>
        <bitOffset>18</bitOffset>
        <bitWidth>1</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>dis</name>
          <description>Disable.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>en</name>
          <description>Enable.</description>
          <value>1</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>DSTWD</name>
        <description>Destination Width. Indicates the width of the each AHB transactions to the destination peripheral or memory. (The actual width may be less than this if there are insufficient bytes in the DMA FIFO for the full width).</description>
        <bitOffset>20</bitOffset>
        <bitWidth>2</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>byte</name>
          <description>Byte.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>halfWord</name>
          <description>Halfword.</description>
          <value>1</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>word</name>
          <description>Word.</description>
          <value>2</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>DSTINC</name>
        <description>Destination Increment Enable. This bit enables DMA_DST increment upon every AHB transaction. This bit is forced to 0 for DMA transmit to peripherals.</description>
        <bitOffset>22</bitOffset>
        <bitWidth>1</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>dis</name>
          <description>Disable.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>en</name>
          <description>Enable.</description>
          <value>1</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>BURST_SIZE</name>
        <description>Burst Size. The number of bytes to be transferred into and out of the DMA FIFO in a single burst.  Burst size equals 1 + value stored in this field.</description>
        <bitOffset>24</bitOffset>
        <bitWidth>5</bitWidth>
       </field>
       <field>
        <name>DIS_IE</name>
        <description>Channel Disable Interrupt Enable. When enabled, the IPEND will be set to 1 whenever CH_ST changes from 1 to 0.</description>
        <bitOffset>30</bitOffset>
        <bitWidth>1</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>dis</name>
          <description>Disable.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>en</name>
          <description>Enable.</description>
          <value>1</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>CTZ_IE</name>
        <description>Count-to-zero Interrupts Enable. When enabled, the IPEND will be set to 1 whenever a count-to-zero event occurs.</description>
        <bitOffset>31</bitOffset>
        <bitWidth>1</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>dis</name>
          <description>Disable.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>en</name>
          <description>Enable.</description>
          <value>1</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
      </fields>
     </register>
     <register>
      <name>STATUS</name>
      <description>DMA Channel Status Register.</description>
      <addressOffset>0x004</addressOffset>
      <fields>
       <field>
        <name>STATUS</name>
        <description>Channel Status. This bit is used to indicate to the programmer when it is safe to change the configuration, address, and count registers for the channel. Whenever this bit is cleared by hardware,  the DMA_CFG.CHEN bit is also cleared (if not cleared already).</description>
        <bitOffset>0</bitOffset>
        <bitWidth>1</bitWidth>
        <access>read-only</access>
        <enumeratedValues>
         <enumeratedValue>
          <name>dis</name>
          <description>Disable.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>en</name>
          <description>Enable.</description>
          <value>1</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>IPEND</name>
        <description>Channel Interrupt.</description>
        <bitOffset>1</bitOffset>
        <bitWidth>1</bitWidth>
        <access>read-only</access>
        <enumeratedValues>
         <enumeratedValue>
          <name>inactive</name>
          <description>No interrupt is pending.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>pending</name>
          <description>An interrupt is pending.</description>
          <value>1</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
       <field>
        <name>CTZ_IF</name>
        <description>Count-to-Zero (CTZ) Interrupt Flag</description>
        <bitOffset>2</bitOffset>
        <bitWidth>1</bitWidth>
        <modifiedWriteValues>oneToClear</modifiedWriteValues>
       </field>
       <field>
        <name>RLD_IF</name>
        <description>Reload Event Interrupt Flag.</description>
        <bitOffset>3</bitOffset>
        <bitWidth>1</bitWidth>
        <modifiedWriteValues>oneToClear</modifiedWriteValues>
       </field>
       <field>
        <name>BUS_ERR</name>
        <description>Bus Error. Indicates that an AHB abort was received and the channel has been disabled.</description>
        <bitOffset>4</bitOffset>
        <bitWidth>1</bitWidth>
        <modifiedWriteValues>oneToClear</modifiedWriteValues>
       </field>
       <field>
        <name>TO_IF</name>
        <description>Time-Out Event Interrupt Flag.</description>
        <bitOffset>6</bitOffset>
        <bitWidth>1</bitWidth>
        <modifiedWriteValues>oneToClear</modifiedWriteValues>
       </field>
      </fields>
     </register>
     <register>
      <name>SRC</name>
      <description>Source Device Address. If SRCINC=1, the counter bits are incremented by 1,2, or 4, depending on the data width of each AHB cycle. For peripheral transfers, some or all of the actual address bits are fixed. If SRCINC=0, this register remains constant. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with the contents of DMA_SRC_RLD.</description>
      <addressOffset>0x008</addressOffset>
      <fields>
       <field>
        <name>ADDR</name>
        <bitOffset>0</bitOffset>
        <bitWidth>32</bitWidth>
       </field>
      </fields>
     </register>
     <register>
      <name>DST</name>
      <description>Destination Device Address. For peripheral transfers, some or all of the actual address bits are fixed. If DSTINC=1, this register is incremented on every AHB write out of the DMA FIFO. They are incremented by 1, 2, or 4, depending on the data width of each AHB cycle. In the case where a count-to-zero condition occurs while RLDEN=1, the register is reloaded with DMA_DST_RLD.</description>
      <addressOffset>0x00C</addressOffset>
      <fields>
       <field>
        <name>ADDR</name>
        <bitOffset>0</bitOffset>
        <bitWidth>32</bitWidth>
       </field>
      </fields>
     </register>
     <register>
      <name>CNT</name>
      <description>DMA Counter. The user loads this register with the number of bytes to transfer. This counter decreases on every AHB cycle into the DMA FIFO. The decrement will be 1, 2, or 4 depending on the data width of each AHB cycle. When the counter reaches 0, a count-to-zero condition is triggered.</description>
      <addressOffset>0x010</addressOffset>
      <fields>
       <field>
        <name>CNT</name>
        <description>DMA Counter.</description>
        <bitOffset>0</bitOffset>
        <bitWidth>24</bitWidth>
       </field>
      </fields>
     </register>
     <register>
      <name>SRCRLD</name>
      <description>Source Address Reload Value. The value of this register is loaded into DMA0_SRC upon a count-to-zero condition.</description>
      <addressOffset>0x014</addressOffset>
      <fields>
       <field>
        <name>ADDR</name>
        <description>Source Address Reload Value.</description>
        <bitOffset>0</bitOffset>
        <bitWidth>31</bitWidth>
       </field>
      </fields>
     </register>
     <register>
      <name>DSTRLD</name>
      <description>Destination Address Reload Value. The value of this register is loaded into DMA0_DST upon a count-to-zero condition.</description>
      <addressOffset>0x018</addressOffset>
      <fields>
       <field>
        <name>ADDR</name>
        <description>Destination Address Reload Value.</description>
        <bitOffset>0</bitOffset>
        <bitWidth>31</bitWidth>
       </field>
      </fields>
     </register>
     <register>
      <name>CNTRLD</name>
      <description>DMA Channel Count Reload Register.</description>
      <addressOffset>0x01C</addressOffset>
      <fields>
       <field>
        <name>CNT</name>
        <description>Count Reload Value. The value of this register is loaded into DMA0_CNT upon a count-to-zero condition.</description>
        <bitOffset>0</bitOffset>
        <bitWidth>24</bitWidth>
       </field>
       <field>
        <name>EN</name>
        <description>Reload Enable. This bit should be set after the address reload registers have been programmed. This bit is automatically cleared to 0 when reload occurs.</description>
        <bitOffset>31</bitOffset>
        <bitWidth>1</bitWidth>
        <enumeratedValues>
         <enumeratedValue>
          <name>dis</name>
          <description>Disable.</description>
          <value>0</value>
         </enumeratedValue>
         <enumeratedValue>
          <name>en</name>
          <description>Enable.</description>
          <value>1</value>
         </enumeratedValue>
        </enumeratedValues>
       </field>
      </fields>
     </register>
    </cluster>
   </registers>
  </peripheral>

  <peripheral>
   <name>FCR</name>
   <description>Function Control Register.</description>
   <baseAddress>0x40000800</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>FCTRL0</name>
     <description>Register 0.</description>
     <addressOffset>0x00</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>BTLELDO_TX</name>
       <description>BTLE LDO TX Trim.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>5</bitWidth>
      </field>
      <field>
       <name>BTLELDO_RX</name>
       <description>BTLE LDO RX Trim.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>5</bitWidth>
      </field>
      <field>
       <name>I3CDGEN0</name>
       <description>I3C SDA Glitch Filter Enable.</description>
       <bitOffset>20</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Filter disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Filter enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>I3CDGEN1</name>
       <description>I3C SCL Glitch Filter Enable.</description>
       <bitOffset>21</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Filter disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Filter enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>FCTRL1</name>
     <description>Register 1.</description>
     <addressOffset>0x04</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>AC_EN</name>
       <description>Auto-calibration Enable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>AC_RUN</name>
       <description>Autocalibration Run.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>not</name>
         <description>Not Running.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>run</name>
         <description>Running.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>LOAD_TRIM</name>
       <description>Load Trim.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>GAIN_INV</name>
       <description>Invert Gain.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>not</name>
         <description>Not Running.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>run</name>
         <description>Running.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>ATOMIC</name>
       <description>Atomic mode.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>not</name>
         <description>Not Running.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>run</name>
         <description>Running.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>MU</name>
       <description>MU value.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>12</bitWidth>
      </field>
      <field>
       <name>AC_TRIM_OUT</name>
       <description>IPO Auto Calibration Trim</description>
       <bitOffset>23</bitOffset>
       <bitWidth>9</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>FCTRL2</name>
     <description>Register 2.</description>
     <addressOffset>0x08</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>AC_INIT_TRIM</name>
       <description>IPO Trim Automatic Calibration Initial Trim.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>9</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>FCTRL3</name>
     <description>Register 3.</description>
     <addressOffset>0x0C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>AC_RUNTIME</name>
       <description>IPO Trim Autocal Run Time</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
      <field>
       <name>AC_DIV</name>
       <description>IPO Trim Automatic Calibration Divide Factor.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>13</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ERFOKS</name>
     <description>ERFO Kick Start Register.</description>
     <addressOffset>0x18</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>CNT</name>
       <description>Kick Start ERFO Counter.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>7</bitWidth>
      </field>
      <field>
       <name>EN</name>
       <description>Kick Start ERFO Enable.</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>DRVSTR</name>
       <description>Kick Start ERFO Drive Strength.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>3</bitWidth>
      </field>
      <field>
       <name>X2_PLEN</name>
       <description>ERFO Kick Start Enable Double Pulse Length.</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CLKSEL</name>
       <description>Kick Start Clock Select for ERFO</description>
       <bitOffset>12</bitOffset>
       <bitWidth>2</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>NO_CLK</name>
         <description>No kick start clock.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>IPO</name>
         <description>IPO.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>FLC</name>
   <description>Flash Memory Control.</description>
   <prependToName>FLSH_</prependToName>
   <baseAddress>0x40029000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <interrupt>
    <name>Flash_Controller</name>
    <description>Flash Controller interrupt.</description>
    <value>23</value>
   </interrupt>
   <registers>
    <register>
     <name>ADDR</name>
     <description>Flash Write Address.</description>
     <addressOffset>0x00</addressOffset>
     <fields>
      <field>
       <name>ADDR</name>
       <description>Address for next operation.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CLKDIV</name>
     <description>Flash Clock Divide. The clock (PLL0) is divided by this value to generate a 1 MHz clock for Flash controller.</description>
     <addressOffset>0x04</addressOffset>
     <resetValue>0x00000064</resetValue>
     <fields>
      <field>
       <name>CLKDIV</name>
       <description>Flash Clock Divide. The clock is divided by this value to generate a 1MHz clock for flash controller.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL</name>
     <description>Flash Control Register.</description>
     <addressOffset>0x08</addressOffset>
     <fields>
      <field>
       <name>WR</name>
       <description>Write.  This bit is automatically cleared after the operation.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>complete</name>
         <description>No operation/complete.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>start</name>
         <description>Start operation.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field derivedFrom="WR">
       <name>ME</name>
       <description>Mass Erase.  This bit is automatically cleared after the operation.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="WR">
       <name>PGE</name>
       <description>Page Erase.  This bit is automatically cleared after the operation.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ERASE_CODE</name>
       <description>Erase Code.  The ERASE_CODE must be set up property before erase operation can be initiated. These bits are automatically cleared after the operation is complete.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>8</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>nop</name>
         <description>No operation.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>erasePage</name>
         <description>Enable Page Erase.</description>
         <value>0x55</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>eraseAll</name>
         <description>Enable Mass Erase. The debug port must be enabled.</description>
         <value>0xAA</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>PEND</name>
       <description>Flash Pending.  When Flash operation is in progress (busy), Flash reads and writes will fail. When PEND is set, write to all Flash registers, with exception of the Flash interrupt register, are ignored.</description>
       <bitOffset>24</bitOffset>
       <bitWidth>1</bitWidth>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>idle</name>
         <description>Idle.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>busy</name>
         <description>Busy.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>LVE</name>
       <description>Low Voltage enable.</description>
       <bitOffset>25</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>UNLOCK</name>
       <description>Flash Unlock.  The correct unlock code must be written to these four bits before any Flash write or erase operation is allowed.</description>
       <bitOffset>28</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>unlocked</name>
         <description>Flash Unlocked.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>locked</name>
         <description>Flash Locked.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>INTR</name>
     <description>Flash Interrupt Register.</description>
     <addressOffset>0x024</addressOffset>
     <fields>
      <field>
       <name>DONE_IF</name>
       <description>Flash Done Interrupt.  This bit is set to 1 upon Flash write or erase completion.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>inactive</name>
         <description>No interrupt is pending.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pending</name>
         <description>An interrupt is pending.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>AF_IF</name>
       <description>Flash Access Fail.  This bit is set when an attempt is made to write the flash while the flash is busy or the flash is locked. This bit can only be set to 1 by hardware.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>noError</name>
         <description>No Failure.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>error</name>
         <description>Failure occurs.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>DONE_IE</name>
       <description>Flash Done Interrupt Enable.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>disable</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>enable</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field derivedFrom="DONE_IE">
       <name>AF_IE</name>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ECCDATA</name>
     <description>ECC Data Register.</description>
     <addressOffset>0x2C</addressOffset>
     <fields>
      <field>
       <name>EVEN</name>
       <description>Error Correction Code Odd Data.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>9</bitWidth>
      </field>
      <field>
       <name>ODD</name>
       <description>Error Correction Code Even Data.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>9</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <dim>4</dim>
     <dimIncrement>4</dimIncrement>
     <name>DATA[%s]</name>
     <description>Flash Write Data.</description>
     <addressOffset>0x30</addressOffset>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data next operation.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ACTRL</name>
     <description>Access Control Register. Writing the ACTRL register with the following values in the order shown, allows read and write access to the system and user Information block:
    pflc-actrl = 0x3a7f5ca3;
    pflc-actrl = 0xa1e34f20;
    pflc-actrl = 0x9608b2c1. When unlocked, a write of any word will disable access to system and user information block. Readback of this register is always zero.</description>
     <addressOffset>0x40</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>ACTRL</name>
       <description>Access control.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>WELR0</name>
     <description>WELR0</description>
     <addressOffset>0x80</addressOffset>
     <fields>
      <field>
       <name>WELR0</name>
       <description>Access control.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>WELR1</name>
     <description>WELR1</description>
     <addressOffset>0x88</addressOffset>
     <fields>
      <field>
       <name>WELR1</name>
       <description>Access control.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>RLR0</name>
     <description>RLR0</description>
     <addressOffset>0x90</addressOffset>
     <fields>
      <field>
       <name>RLR0</name>
       <description>Access control.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>RLR1</name>
     <description>RLR1</description>
     <addressOffset>0x98</addressOffset>
     <fields>
      <field>
       <name>RLR1</name>
       <description>Access control.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>GCR</name>
   <description>Global Control Registers.</description>
   <baseAddress>0x40000000</baseAddress>
   <addressBlock>
    <offset>0</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>SYSCTRL</name>
     <description>System Control.</description>
     <addressOffset>0x00</addressOffset>
     <resetMask>0xFFFFFFFE</resetMask>
     <fields>
      <field>
       <name>ICC_FLUSH</name>
       <description>Code Cache Flush. This bit is used to flush the code caches and the instruction buffer of the Cortex-M4. </description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>normal</name>
         <description>Normal Code Cache Operation</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>flush</name>
         <description>Code Caches and CPU instruction buffer are flushed </description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CCHK</name>
       <description>Compute ROM Checksum. This bit is self-cleared when calculation is completed. Once set, software clearing this bit is ignored and the bit will remain set until the operation is completed.</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>complete</name>
         <description>No operation/complete.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>start</name>
         <description>Start operation.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CHKRES</name>
       <description>ROM Checksum Result. This bit is only valid when the checksum is done and CCHK0 bit is cleared..</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>pass</name>
         <description>ROM Checksum Correct.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>fail</name>
         <description>ROM Checksum Fail.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>OVR</name>
       <description>Operating Voltage Range.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>RST0</name>
     <description>Reset.</description>
     <addressOffset>0x04</addressOffset>
     <fields>
      <field>
       <name>DMA0</name>
       <description>DMA Reset.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>WDT</name>
       <description>Watchdog Timer Reset.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>GPIO0</name>
       <description>GPIO0 Reset. Setting this bit to 1 resets GPIO0 pins to their default states.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>TMR0</name>
       <description>Timer0 Reset.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>TMR1</name>
       <description>Timer1 Reset.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>TMR2</name>
       <description>Timer2 Reset.</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>TMR3</name>
       <description>Timer3 Reset.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>TMR4</name>
       <description>Timer4 Reset.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>TMR5</name>
       <description>Timer5 Reset.</description>
       <bitOffset>10</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>UART</name>
       <description>UART Reset.</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>SPI</name>
       <description>SPI Reset.</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>I3C</name>
       <description>I3C Reset.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>RTC</name>
       <description>Real Time Clock Reset.</description>
       <bitOffset>17</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>BTLE</name>
       <description>BTLE Reset.</description>
       <bitOffset>18</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>TRNG</name>
       <description>TRNG Reset.</description>
       <bitOffset>24</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>DMA1</name>
       <description>DMA1 Reset.</description>
       <bitOffset>27</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>SOFT</name>
       <description>Soft Reset. Setting this bit to 1 resets everything except the CPU and the watchdog timer.</description>
       <bitOffset>29</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>PERIPH</name>
       <description>Peripheral Reset. Setting this bit to 1 resets all peripherals. The CPU core, the watchdog timer, and all GPIO pins are unaffected by this reset.</description>
       <bitOffset>30</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="DMA0">
       <name>SYS</name>
       <description>System Reset. Setting this bit to 1 resets the CPU core and all peripherals, including the watchdog timer.</description>
       <bitOffset>31</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CLKCTRL</name>
     <description>Clock Control.</description>
     <addressOffset>0x08</addressOffset>
     <resetValue>0x00000008</resetValue>
     <fields>
      <field>
       <name>SYSCLK_DIV</name>
       <description>Prescaler Select. This 3 bit field sets the system operating frequency by controlling the prescaler that divides the output of the PLL0.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>3</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>div1</name>
         <description>Divide by 1.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div2</name>
         <description>Divide by 2.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div4</name>
         <description>Divide by 4.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div8</name>
         <description>Divide by 8.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div16</name>
         <description>Divide by 16.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div32</name>
         <description>Divide by 32.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div64</name>
         <description>Divide by 64.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div128</name>
         <description>Divide by 128.</description>
         <value>7</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>SYSCLK_SEL</name>
       <description>Clock Source Select. This 3 bit field selects the source for the system clock.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>3</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>IPO</name>
         <description>The internal Primary oscillator is used for the system clock.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ERFO</name>
         <description>27MHz Crystal is used for the system clock.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>INRO</name>
         <description>8kHz Internal Nano Ring Oscillator is used for the system clock.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>IBRO</name>
         <description>The internal Baud Rate oscillator is used for the system clock.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ERTCO</name>
         <description> 32kHz is used for the system clock.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>EXTCLK</name>
         <description>External Clock.</description>
         <value>7</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>SYSCLK_RDY</name>
       <description>Clock Ready. This read only bit reflects whether the currently selected system clock source is running.</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>busy</name>
         <description>Switchover to the new clock source (as selected by CLKSEL) has not yet occurred.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ready</name>
         <description>System clock running from CLKSEL clock source.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>ERFO_EN</name>
       <description>27MHz Crystal Oscillator Enable.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Is Disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Is Enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>ERTCO_EN</name>
       <description>32kHz Crystal Oscillator Enable.</description>
       <bitOffset>17</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="ERTCO_EN">
       <name>IPO_EN</name>
       <description>50MHz High Frequency Internal Reference Clock Enable.</description>
       <bitOffset>18</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="ERTCO_EN">
       <name>IBRO_EN</name>
       <description>8MHz High Frequency Internal Reference Clock Enable.</description>
       <bitOffset>20</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>IBRO_VS</name>
       <description>7.3728MHz Internal Oscillator Voltage Source Select</description>
       <bitOffset>21</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ERFO_RDY</name>
       <description>27MHz Crystal Oscillator Ready</description>
       <bitOffset>24</bitOffset>
       <bitWidth>1</bitWidth>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>not</name>
         <description>Is not Ready.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ready</name>
         <description>Is Ready.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field derivedFrom="ERFO_RDY">
       <name>ERTCO_RDY</name>
       <description>32kHz Crystal Oscillator Ready</description>
       <bitOffset>25</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="ERFO_RDY">
       <name>IPO_RDY</name>
       <description>Internal Primary Oscillator Ready.</description>
       <bitOffset>26</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="ERFO_RDY">
       <name>IBRO_RDY</name>
       <description>Internal Baud Rate Oscillator Ready.</description>
       <bitOffset>28</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="ERFO_RDY">
       <name>INRO_RDY</name>
       <description>Internal Nano Ring Oscillator Low Frequency Reference Clock Ready.</description>
       <bitOffset>29</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PM</name>
     <description>Power Management.</description>
     <addressOffset>0x0C</addressOffset>
     <fields>
      <field>
       <name>MODE</name>
       <description>Operating Mode. This two bit field selects the current operating mode for the device. Note that code execution only occurs during ACTIVE mode.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>active</name>
         <description>Active Mode.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>backup</name>
         <description>Backup Mode.</description>
         <value>9</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>PDM</name>
         <description>DeepSleep Mode.</description>
         <value>10</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>GPIO_WE</name>
       <description>GPIO Wake Up Enable. This bit enables all GPIO pins as potential wakeup sources. Any GPIO configured for wakeup is capable of causing an exit from IDLE or STANDBY modes when this bit is set.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO_WE">
       <name>RTC_WE</name>
       <description>RTC Alarm Wake Up Enable. This bit enables RTC alarm as wakeup source. If enabled, the desired RTC alarm must be configured via the RTC control registers.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO_WE">
       <name>WUT_WE</name>
       <description>Enable Wakeup Timer as wakeup source.</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ERFO_BP</name>
       <description>XTAL Bypass </description>
       <bitOffset>20</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>normal</name>
         <description>Normal</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>bypass</name>
         <description>Bypass</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>PCLKDIV</name>
     <description>Peripheral Clock Divider.</description>
     <addressOffset>0x18</addressOffset>
     <fields>
      <field>
       <name>CLKDIV</name>
       <description>Clock Divide Value.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PCLKDIS0</name>
     <description>Peripheral Clock Disable.</description>
     <addressOffset>0x24</addressOffset>
     <fields>
      <field>
       <name>GPIO0</name>
       <description>GPIO0 Clock Disable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>en</name>
         <description>enable it.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>dis</name>
         <description>disable it.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field derivedFrom="GPIO0">
       <name>DMA0</name>
       <description>DMA0 Disable.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO0">
       <name>SPI</name>
       <description>SPI Disable.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO0">
       <name>UART</name>
       <description>UART Disable.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO0">
       <name>I3C</name>
       <description>I3C Disable.</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO0">
       <name>TMR0</name>
       <description>Timer 0 Disable.</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO0">
       <name>TMR1</name>
       <description>Timer 1 Disable.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO0">
       <name>TMR2</name>
       <description>Timer 2 Disable.</description>
       <bitOffset>17</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO0">
       <name>TMR3</name>
       <description>Timer 3 Disable.</description>
       <bitOffset>18</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO0">
       <name>TMR4</name>
       <description>Timer 4 Disable.</description>
       <bitOffset>19</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="GPIO0">
       <name>TMR5</name>
       <description>Timer 5 Disable.</description>
       <bitOffset>20</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>MEMCTRL</name>
     <description>Memory Clock Control Register.</description>
     <addressOffset>0x28</addressOffset>
     <fields>
      <field>
       <name>FWS</name>
       <description>Flash Wait State. These bits define the number of wait-state cycles per Flash data read access. Minimum wait state is 2.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>3</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>MEMZ</name>
     <description>Memory Zeroize Control.</description>
     <addressOffset>0x2C</addressOffset>
     <fields>
      <field>
       <name>SRAM0</name>
       <description>System RAM Block 0.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>nop</name>
         <description>No operation/complete.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>start</name>
         <description>Start operation.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field derivedFrom="SRAM0">
       <name>SRAM1</name>
       <description>System RAM Block 1.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="SRAM0">
       <name>SRAM2</name>
       <description>System RAM Block 2.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="SRAM0">
       <name>SRAM3</name>
       <description>System RAM Block 3.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="SRAM0">
       <name>SRAM4</name>
       <description>System RAM Block 4.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="SRAM0">
       <name>ICC</name>
       <description>Internal Cache.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>SYSST</name>
     <description>System Status Register.</description>
     <addressOffset>0x40</addressOffset>
     <fields>
      <field>
       <name>ICELOCK</name>
       <description>ARM ICE Lock Status.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>unlocked</name>
         <description>ICE is unlocked.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>locked</name>
         <description>ICE is locked.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>RST1</name>
     <description>Reset 1.</description>
     <addressOffset>0x44</addressOffset>
     <fields>
      <field>
       <name>CRC</name>
       <description>CRC Reset.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="CRC">
       <name>AES</name>
       <description>AES Reset.</description>
       <bitOffset>10</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PCLKDIS1</name>
     <description>Peripheral Clock Disable.</description>
     <addressOffset>0x48</addressOffset>
     <fields>
      <field>
       <name>TRNG</name>
       <description>TRNG Clock Disable.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field derivedFrom="TRNG">
       <name>CRC</name>
       <description>CRC Disable.</description>
       <bitOffset>14</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="TRNG">
       <name>AES</name>
       <description>AES Clock Disable</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="TRNG">
       <name>SPI</name>
       <description>SPI Clock Disable</description>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="TRNG">
       <name>DMA1</name>
       <description>DMA1 Clock Disable</description>
       <bitOffset>21</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="TRNG">
       <name>WDT</name>
       <description>WDT Clock Disable</description>
       <bitOffset>27</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>EVENTEN</name>
     <description>Event Enable Register.</description>
     <addressOffset>0x4C</addressOffset>
     <fields>
      <field>
       <name>DMA0</name>
       <description>Enable DMA0 event. When this bit is set, a DMA0 event will cause an RXEV event to wake the CPU from WFE sleep mode.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>DMA1</name>
       <description>Enable DMA1 event. When this bit is set, a DMA1 event will cause an RXEV event to wake the CPU from WFE sleep mode.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX</name>
       <description>Enable TXEV pin event. When this bit is set, TXEV event from the CPU is output to GPIO[25].</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>REVISION</name>
     <description>Revision Register.</description>
     <addressOffset>0x50</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>REVISION</name>
       <description>Manufacturer Chip Revision. </description>
       <bitOffset>0</bitOffset>
       <bitWidth>16</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>SYSINTEN</name>
     <description>System Status Interrupt Enable Register.</description>
     <addressOffset>0x54</addressOffset>
     <fields>
      <field>
       <name>ICEUNLOCK</name>
       <description>ARM ICE Unlock Interrupt Enable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>ECCERR</name>
     <description>ECC Error Register</description>
     <addressOffset>0x64</addressOffset>
     <fields>
      <field>
       <name>FLASH</name>
       <description>ECC Flash Error Flag. Write 1 to clear.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ECCINTEN</name>
     <description>ECC Interrupt Enable Register</description>
     <addressOffset>0x6C</addressOffset>
     <fields>
      <field>
       <name>FLASH</name>
       <description>ECC Flash0 Interrupt Enable.</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ECCADDR</name>
     <description>ECC Error Address Register</description>
     <addressOffset>0x70</addressOffset>
     <fields>
      <field>
       <name>DADDR</name>
       <description>Address of Error in Data RAM.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>14</bitWidth>
      </field>
      <field>
       <name>DB</name>
       <description>Data Bank,</description>
       <bitOffset>14</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>DE</name>
       <description>Data Error Flag.</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TADDR</name>
       <description>Address of Error in Tag RAM.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>14</bitWidth>
      </field>
      <field>
       <name>TB</name>
       <description>Tag Bank.</description>
       <bitOffset>30</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TE</name>
       <description>Tag Error Flag.</description>
       <bitOffset>31</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>BTLELDOCTRL</name>
     <description>BTLE LDO Control Register</description>
     <addressOffset>0x74</addressOffset>
     <fields>
      <field>
       <name>TX_EN</name>
       <description>LDOTX enable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_PD_EN</name>
       <description>LDOTX Pull Down.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_VSEL</name>
       <description>Voltage Selection for NFC LDO</description>
       <bitOffset>2</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
      <field>
       <name>RX_EN</name>
       <description>LDORX enable.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_PD_EN</name>
       <description>LDORX Pull DOwn.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_VSEL</name>
       <description>LDORX Voltage Setting.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
      <field>
       <name>RX_BP_EN</name>
       <description>LDORX Bypass Enable.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_DISCH</name>
       <description>LDORX Discharge.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_BP_EN</name>
       <description>LDOTX Bypass Enable.</description>
       <bitOffset>10</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_DISCH</name>
       <description>LDOTX Discharge.</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_EN_DLY</name>
       <description>LDOTX Enable Delay.</description>
       <bitOffset>12</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_EN_DLY</name>
       <description>LDORX Enable Delay.</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_BP_EN_DLY</name>
       <description>LDORX Bypass Enable Delay.</description>
       <bitOffset>14</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_BP_EN_DLY</name>
       <description>LDOTX Bypass Enable Delay.</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>BTLELDODLY</name>
     <description>BTLE LDO Delay Register</description>
     <addressOffset>0x78</addressOffset>
     <fields>
      <field>
       <name>BP_CNT</name>
       <description>Bypass delay count.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
      <field>
       <name>RX_CNT</name>
       <description>RX delay count.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>9</bitWidth>
      </field>
      <field>
       <name>TX_CNT</name>
       <description>TX delay count.</description>
       <bitOffset>20</bitOffset>
       <bitWidth>9</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>GPIO0</name>
   <description>Individual I/O for each GPIO</description>
   <groupName>GPIO</groupName>
   <baseAddress>0x40008000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <interrupt>
    <name>GPIO0</name>
    <description>GPIO0 interrupt.</description>
    <value>24</value>
   </interrupt>
   <registers>
    <register>
     <name>EN0</name>
     <description>GPIO Function Enable Register. Each bit controls the GPIO_EN setting for one GPIO pin on the associated port.</description>
     <addressOffset>0x00</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>ALTERNATE</name>
         <description>Alternate function enabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>GPIO</name>
         <description>GPIO function is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>EN0_SET</name>
     <description>GPIO Set Function Enable Register. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN to 1, without affecting other bits in that register.</description>
     <addressOffset>0x04</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>EN0_CLR</name>
     <description>GPIO Clear Function Enable Register. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN to 0, without affecting other bits in that register.</description>
     <addressOffset>0x08</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>OUTEN</name>
     <description>GPIO Output Enable Register. Each bit controls the GPIO_OUT_EN setting for one GPIO pin in the associated port.</description>
     <addressOffset>0x0C</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>GPIO Output Disable</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>GPIO Output Enable</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>OUTEN_SET</name>
     <description>GPIO Output Enable Set Function Enable Register. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_OUT_EN to 1, without affecting other bits in that register.</description>
     <addressOffset>0x10</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>OUTEN_CLR</name>
     <description>GPIO Output Enable Clear Function Enable Register. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_OUT_EN to 0, without affecting other bits in that register.</description>
     <addressOffset>0x14</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>OUT</name>
     <description>GPIO Output Register. Each bit controls the GPIO_OUT setting for one pin in the associated port.  This register can be written either directly, or by using the GPIO_OUT_SET and GPIO_OUT_CLR registers.</description>
     <addressOffset>0x18</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>low</name>
         <description>Drive Logic 0 (low) on GPIO output.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>high</name>
         <description>Drive logic 1 (high) on GPIO output.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>OUT_SET</name>
     <description>GPIO Output Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_OUT to 1, without affecting other bits in that register.</description>
     <addressOffset>0x1C</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>no</name>
         <description>No Effect.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>set</name>
         <description>Set GPIO_OUT bit in this position to '1'</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>OUT_CLR</name>
     <description>GPIO Output Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_OUT to 0, without affecting other bits in that register.</description>
     <addressOffset>0x20</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>IN</name>
     <description>GPIO Input Register. Read-only register to read from the logic states of the GPIO pins on this port.</description>
     <addressOffset>0x24</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>INTMODE</name>
     <description>GPIO Interrupt Mode Register. Each bit in this register controls the interrupt mode setting for the associated GPIO pin on this port.</description>
     <addressOffset>0x28</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>level</name>
         <description>Interrupts for this pin are level triggered.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>edge</name>
         <description>Interrupts for this pin are edge triggered.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>INTPOL</name>
     <description>GPIO Interrupt Polarity Register. Each bit in this register controls the interrupt polarity setting for one GPIO pin in the associated port.</description>
     <addressOffset>0x2C</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>falling</name>
         <description>Interrupts are latched on a falling edge or low level condition for this pin.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>rising</name>
         <description>Interrupts are latched on a rising edge or high condition for this pin.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>INEN</name>
     <description>GPIO Input Enable</description>
     <addressOffset>0x30</addressOffset>
    </register>
    <register>
     <name>INTEN</name>
     <description>GPIO Interrupt Enable Register. Each bit in this register controls the GPIO interrupt enable for the associated pin on the GPIO port.</description>
     <addressOffset>0x34</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupts are disabled for this GPIO pin.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupts are enabled for this GPIO pin.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>INTEN_SET</name>
     <description>GPIO Interrupt Enable Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_INT_EN to 1, without affecting other bits in that register.</description>
     <addressOffset>0x38</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>no</name>
         <description>No effect.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>set</name>
         <description>Set GPIO_INT_EN bit in this position to '1'</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>INTEN_CLR</name>
     <description>GPIO Interrupt Enable Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_INT_EN to 0, without affecting other bits in that register.</description>
     <addressOffset>0x3C</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>no</name>
         <description>No Effect.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>clear</name>
         <description>Clear GPIO_INT_EN bit in this position to '0'</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>INTFL</name>
     <description>GPIO Interrupt Status Register. Each bit in this register contains the pending interrupt status for the associated GPIO pin in this port.</description>
     <addressOffset>0x40</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>no</name>
         <description>No Interrupt is pending on this GPIO pin.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pending</name>
         <description>An Interrupt is pending on this GPIO pin.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>INTFL_CLR</name>
     <description>GPIO Status Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_INT_STAT to 0, without affecting other bits in that register.</description>
     <addressOffset>0x48</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>WKEN</name>
     <description>GPIO Wake Enable Register. Each bit in this register controls the PMU wakeup enable for the associated GPIO pin in this port.</description>
     <addressOffset>0x4C</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>PMU wakeup for this GPIO is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>PMU wakeup for this GPIO is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>WKEN_SET</name>
     <description>GPIO Wake Enable Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_WAKE_EN to 1, without affecting other bits in that register.</description>
     <addressOffset>0x50</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>WKEN_CLR</name>
     <description>GPIO Wake Enable Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_WAKE_EN to 0, without affecting other bits in that register.</description>
     <addressOffset>0x54</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>DUALEDGE</name>
     <description>GPIO Interrupt Dual Edge Mode Register. Each bit in this register selects dual edge mode for the associated GPIO pin in this port.</description>
     <addressOffset>0x5C</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>no</name>
         <description>No Effect.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Dual Edge mode is enabled. If edge-triggered interrupts are enabled on this GPIO pin, then both rising and falling edges will trigger interrupts regardless of the GPIO_INT_POL setting.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>PADCTRL0</name>
     <description>GPIO Input Mode Config 0. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port.</description>
     <addressOffset>0x60</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>The two bits in GPIO_PADCTRL0 and GPIO_PADCTRL1 for each GPIO pin work together to determine the pad mode when the GPIO is set to input mode.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>impedance</name>
         <description>High Impedance.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pu</name>
         <description>Weak pull-up mode.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pd</name>
         <description>weak pull-down mode.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>PADCTRL1</name>
     <description>GPIO Input Mode Config 1. Each bit in this register enables the weak pull-up for the associated GPIO pin in this port.</description>
     <addressOffset>0x64</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>The two bits in GPIO_PADCTRL0 and GPIO_PADCTRL1 for each GPIO pin work together to determine the pad mode when the GPIO is set to input mode.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>impedance</name>
         <description>High Impedance.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pu</name>
         <description>Weak pull-up mode.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pd</name>
         <description>weak pull-down mode.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>EN1</name>
     <description>GPIO Alternate Function Enable Register. Each bit in this register selects between primary/secondary functions for the associated GPIO pin in this port.</description>
     <addressOffset>0x68</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>primary</name>
         <description>Primary function selected.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>secondary</name>
         <description>Secondary function selected.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>EN1_SET</name>
     <description>GPIO Alternate Function Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN1 to 1, without affecting other bits in that register.</description>
     <addressOffset>0x6C</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>EN1_CLR</name>
     <description>GPIO Alternate Function Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN1 to 0, without affecting other bits in that register.</description>
     <addressOffset>0x70</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>EN2</name>
     <description>GPIO Alternate Function Enable Register. Each bit in this register selects between primary/secondary functions for the associated GPIO pin in this port.</description>
     <addressOffset>0x74</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>primary</name>
         <description>Primary function selected.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>secondary</name>
         <description>Secondary function selected.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>EN2_SET</name>
     <description>GPIO Alternate Function 2 Set. Writing a 1 to one or more bits in this register sets the bits in the same positions in GPIO_EN2 to 1, without affecting other bits in that register.</description>
     <addressOffset>0x78</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>EN2_CLR</name>
     <description>GPIO Wake Alternate Function Clear. Writing a 1 to one or more bits in this register clears the bits in the same positions in GPIO_EN2 to 0, without affecting other bits in that register.</description>
     <addressOffset>0x7C</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>HYSEN</name>
     <description>GPIO Input Hysteresis Enable.</description>
     <addressOffset>0xA8</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>SRSEL</name>
     <description>GPIO Slew Rate Enable Register.</description>
     <addressOffset>0xAC</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>FAST</name>
         <description>Fast Slew Rate selected.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>SLOW</name>
         <description>Slow Slew Rate selected.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>DS0</name>
     <description>GPIO Drive Strength 0 Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode.</description>
     <addressOffset>0xB0</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>ld</name>
         <description>GPIO port pin is in low-drive mode.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>hd</name>
         <description>GPIO port pin is in high-drive mode.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>DS1</name>
     <description>GPIO Drive Strength 1 Register. Each bit in this register selects the drive strength for the associated GPIO pin in this port. Refer to the Datasheet for sink/source current of GPIO pins in each mode.</description>
     <addressOffset>0xB4</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PSSEL</name>
     <description>GPIO Pull Select Mode.</description>
     <addressOffset>0xB8</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>VSSEL</name>
     <description>GPIO Voltage Select.</description>
     <addressOffset>0xC0</addressOffset>
     <fields>
      <field>
       <name>ALL</name>
       <description>Mask of all of the pins on the port.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>I3C0</name>
   <description>Improved Inter-Integrated Circuit.</description>
   <groupName>I3C</groupName>
   <baseAddress>0x50018000</baseAddress>
   <size>32</size>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <interrupt>
    <name>I3C0</name>
    <description>I3C0 IRQ</description>
    <value>26</value>
   </interrupt>
   <registers>
    <register>
     <name>CONT_CTRL0</name>
     <description>Controller Control 0 (Configuration) Register.</description>
     <addressOffset>0x000</addressOffset>
     <fields>
      <field>
       <name>EN</name>
       <description>I3C Device Enable.</description>
       <bitRange>[1:0]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>OFF</name>
         <description>Off.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ON</name>
         <description>On.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CAP</name>
         <description>I23 Bug Target with secondary controller capability.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TO_DIS</name>
       <description>Disable Timeout error.</description>
       <bitRange>[3:3]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>HKEEP</name>
       <description>High-keepr implementation.</description>
       <bitRange>[5:4]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>OFF</name>
         <description>No high-keeper support.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ON_CHIP</name>
         <description>On-chip high-keeper support.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>EXT_SDA</name>
         <description>External high-keeper support for SDA.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>EXT_SCL_SDA</name>
         <description>External high-keeper support for SCL and SDA.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>OD_STOP</name>
       <description>Use open-drain speed for STOP.</description>
       <bitRange>[6:6]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>PP_BAUD</name>
       <description>SCL Frequency for push-pull drive.</description>
       <bitRange>[11:8]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>1_FCLK</name>
         <description>SCL High Period is one FCLK Period.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>2_FCLK</name>
         <description>SCL High Period is two FLCK Periods.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>3_FCLK</name>
         <description>SCL High Period is three FCLK Period.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>4_FCLK</name>
         <description>SCL High Period is four FCLK Period.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>5_FCLK</name>
         <description>SCL High Period is five FCLK Period.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>6_FCLK</name>
         <description>SCL High Period is six FCLK Period.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>7_FCLK</name>
         <description>SCL High Period is seven FCLK Period.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>8_FCLK</name>
         <description>SCL High Period is eight FCLK Period.</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>9_FCLK</name>
         <description>SCL High Period is nine FCLK Period.</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>10_FCLK</name>
         <description>SCL High Period is ten FCLK Period.</description>
         <value>9</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>11_FCLK</name>
         <description>SCL High Period is eleven FCLK Period.</description>
         <value>10</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>12_FCLK</name>
         <description>SCL High Period is twelve FCLK Period.</description>
         <value>11</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>13_FCLK</name>
         <description>SCL High Period is thirteen FCLK Period.</description>
         <value>12</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>14_FCLK</name>
         <description>SCL High Period is fourteen FCLK Period.</description>
         <value>13</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>15_FCLK</name>
         <description>SCL High Period is fifthteen FCLK Period.</description>
         <value>14</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>16_FCLK</name>
         <description>SCL High Period is sixteen FCLK Period.</description>
         <value>15</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>PP_ADD_LBAUD</name>
       <description>Number of FCLK periods to add to the base of SCL low period.</description>
       <bitRange>[15:12]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>0_FCLK</name>
         <description>Adds zero FCLK periods to the SCL low period.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>1_FCLK</name>
         <description>Adds one FCLK period to the SCL low period.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>2_FCLK</name>
         <description>Adds two FCLK periods to the SCL low period.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>3_FCLK</name>
         <description>Adds three FCLK periods to the SCL low period.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>4_FCLK</name>
         <description>Adds four FCLK periods to the SCL low period.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>5_FCLK</name>
         <description>Adds five FCLK periods to the SCL low period.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>6_FCLK</name>
         <description>Adds six FCLK periods to the SCL low period.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>7_FCLK</name>
         <description>Adds seven FCLK periods to the SCL low period.</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>8_FCLK</name>
         <description>Adds eight FCLK periods to the SCL low period.</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>9_FCLK</name>
         <description>Adds nine FCLK periods to the SCL low period.</description>
         <value>9</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>10_FCLK</name>
         <description>Adds ten FCLK periods to the SCL low period.</description>
         <value>10</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>11_FCLK</name>
         <description>Adds eleven FCLK periods to the SCL low period.</description>
         <value>11</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>12_FCLK</name>
         <description>Adds twelve FCLK periods to the SCL low period.</description>
         <value>12</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>13_FCLK</name>
         <description>Adds thirteen FCLK periods to the SCL low period.</description>
         <value>13</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>14_FCLK</name>
         <description>Adds fourteen FCLK periods to the SCL low period.</description>
         <value>14</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>15_FCLK</name>
         <description>Adds fifthteen FCLK periods to the SCL low period.</description>
         <value>15</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>OD_LBAUD</name>
       <description>Number of PP_BAUD periods minus 1 to make one SCL low period for I3C open-dran periods.</description>
       <bitRange>[23:16]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>OD_HP</name>
       <description>Controls SCL high period for I3C oepn-drain operation.</description>
       <bitRange>[24:24]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>PP_SKEW</name>
       <description>Number of FCLK periods to delay the SDA value change from the SCL edge for I3C push-pull operation.</description>
       <bitRange>[27:25]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>I2C_BAUD</name>
       <description>Detyermines SCL high and low pweriods for I2C mode, in units of OD_BAUD period.</description>
       <bitRange>[31:28]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_CTRL0</name>
     <description>Target Control 0 (Configuration) Register.</description>
     <addressOffset>0x004</addressOffset>
     <fields>
      <field>
       <name>EN</name>
       <description>Target device enable.</description>
       <bitRange>[0:0]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>MATCHSS</name>
       <description>Match STOP and START.</description>
       <bitRange>[2:2]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>TO_IGN</name>
       <description>Ignore Timeout Errors.</description>
       <bitRange>[3:3]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>OFFLINE</name>
       <description>Rejoin I3C bus with existing dynamic address.</description>
       <bitRange>[9:9]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_STATUS</name>
     <description>Target Status Register.</description>
     <addressOffset>0x008</addressOffset>
     <fields>
      <field>
       <name>BUSY</name>
       <description>Not stopped.</description>
       <bitRange>[0:0]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>LIST_RESP</name>
       <description>Message status - listening/responding or not.</description>
       <bitRange>[1:1]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>CCCH</name>
       <description>CCC is being handled.</description>
       <bitRange>[2:2]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>RX_SDR</name>
       <description>SDR Read.</description>
       <bitRange>[3:3]</bitRange>
      </field>
      <field>
       <name>TX_SDR</name>
       <description>SDR Write.</description>
       <bitRange>[4:4]</bitRange>
      </field>
      <field>
       <name>DAA</name>
       <description>Dynamic Address Assignment Mode.</description>
       <bitRange>[5:5]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>HDR</name>
       <description>HDR Mode.</description>
       <bitRange>[6:6]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>START</name>
       <description>START Detected.</description>
       <bitRange>[8:8]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>ADDRMATCH</name>
       <description>Address Matched.</description>
       <bitRange>[9:9]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>STOP</name>
       <description>STOP Detected.</description>
       <bitRange>[10:10]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>RX_RDY</name>
       <description>Receive data ready.</description>
       <bitRange>[11:11]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>TX_NFULL</name>
       <description>TX FIFO is not full, ready to accept more data.</description>
       <bitRange>[12:12]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>DYNADDR_CHG</name>
       <description>Dynamic address changed.</description>
       <bitRange>[13:13]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>CCC</name>
       <description>CCC received.</description>
       <bitRange>[14:14]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>ERRWARN</name>
       <description>An error or warning has occurred.</description>
       <bitRange>[15:15]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>CCCH_DONE</name>
       <description>CCC Handled.</description>
       <bitRange>[17:17]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>EVENT_REQ</name>
       <description>Event Requested.</description>
       <bitRange>[18:18]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>TARG_RST</name>
       <description>Target Reset.</description>
       <bitRange>[19:19]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>EVENT</name>
       <description>Event Status.</description>
       <bitRange>[21:20]</bitRange>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>NONE</name>
         <description>No event.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>REQ_PEND</name>
         <description>Request not yet sent.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>REQ_NACK</name>
         <description>Request was sent and NACKed and will be tried again.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>REQ_ACK</name>
         <description>Request was sent and ACKed.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>IBI_DIS</name>
       <description>Indicates whether IBI events are disabled.</description>
       <bitRange>[24:24]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>CONTREQ_DIS</name>
       <description>Indicates whether bus controller request events are disabled.</description>
       <bitRange>[25:25]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>HJ_DIS</name>
       <description>Indicates whether Hot-Joinevents are disabled.</description>
       <bitRange>[27:27]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>ACTSTATE</name>
       <description>Holds the current activity state.</description>
       <bitRange>[29:28]</bitRange>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>NORMAL</name>
         <description>No latency, normal bus operation.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>1MS_LAT</name>
         <description>1 ms latency.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>100MS_LAT</name>
         <description>100 ms latency.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>10S_LAT</name>
         <description>10 s latency.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TIMECTRL</name>
       <description>Time Control mode.</description>
       <bitRange>[31:30]</bitRange>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIS</name>
         <description>No timing control mode is enabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>SYNC</name>
         <description>Synchronous Mode is enabled.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ASYNC</name>
         <description>Asynchronous Mode is enabled.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>BOTH</name>
         <description>Both synchronous and asynchronous modes are enabled.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_CTRL1</name>
     <description>Target Control 1 Register.</description>
     <addressOffset>0x00C</addressOffset>
     <fields>
      <field>
       <name>EVENT</name>
       <description>Sets respecive I3C target event request.</description>
       <bitRange>[1:0]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>NORMAL</name>
         <description>Normal mode.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>IBI</name>
         <description>Generate an IBI on the I3C bus.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CONTREQ</name>
         <description>Request control of the I3C bus.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HJ</name>
         <description>Generate a Hot-Join request.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>EXTIBI</name>
       <description>Indicates there are extended IBI data bytes.</description>
       <bitRange>[3:3]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>DYNADDR_IDX</name>
       <description>Index of dynamic address for the current IBI request.</description>
       <bitRange>[7:4]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>IBIDATA</name>
       <description>Contains the mandatory data byte to be sent when generating an IBI.</description>
       <bitRange>[15:8]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_INTEN</name>
     <description>Target Interrupt Enable Register.</description>
     <addressOffset>0x010</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>START</name>
       <description>START detected.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>ADDRMATCH</name>
       <description>Address matched interrupt.</description>
       <bitRange>[9:9]</bitRange>
      </field>
      <field>
       <name>STOP</name>
       <description>STOP detected.</description>
       <bitRange>[10:10]</bitRange>
      </field>
      <field>
       <name>RX_RDY</name>
       <description>Receive data ready.</description>
       <bitRange>[11:11]</bitRange>
      </field>
      <field>
       <name>TX_NFULL</name>
       <description>Ready for transmit data,</description>
       <bitRange>[12:12]</bitRange>
      </field>
      <field>
       <name>DYNADDR_CHG</name>
       <description>Dynamic Address Changed interrupt enable.</description>
       <bitRange>[13:13]</bitRange>
      </field>
      <field>
       <name>CCC</name>
       <description>CCC Reveived Interrupt.</description>
       <bitRange>[14:14]</bitRange>
      </field>
      <field>
       <name>ERRWARN</name>
       <description>Error or warning interrupt.</description>
       <bitRange>[15:15]</bitRange>
      </field>
      <field>
       <name>CCCH_DONE</name>
       <description>CCC Handled Interrupt.</description>
       <bitRange>[17:17]</bitRange>
      </field>
      <field>
       <name>EVENT_REQ</name>
       <description>Event Reqeusted Interrupt.</description>
       <bitRange>[18:18]</bitRange>
      </field>
      <field>
       <name>TARG_RST</name>
       <description>I3C Target Reset Interrupt.</description>
       <bitRange>[19:19]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_INTCLR</name>
     <description>Target Interrupt Clear Register.</description>
     <addressOffset>0x014</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>START</name>
       <description>START detected.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>ADDRMATCH</name>
       <description>Address matched interrupt.</description>
       <bitRange>[9:9]</bitRange>
      </field>
      <field>
       <name>STOP</name>
       <description>STOP detected.</description>
       <bitRange>[10:10]</bitRange>
      </field>
      <field>
       <name>RX_RDY</name>
       <description>Receive data ready.</description>
       <bitRange>[11:11]</bitRange>
      </field>
      <field>
       <name>TX_NFULL</name>
       <description>Ready for transmit data,</description>
       <bitRange>[12:12]</bitRange>
      </field>
      <field>
       <name>DYNADDR_CHG</name>
       <description>Dynamic Address Changed interrupt enable.</description>
       <bitRange>[13:13]</bitRange>
      </field>
      <field>
       <name>CCC</name>
       <description>CCC Reveived Interrupt.</description>
       <bitRange>[14:14]</bitRange>
      </field>
      <field>
       <name>ERRWARN</name>
       <description>Error or warning interrupt.</description>
       <bitRange>[15:15]</bitRange>
      </field>
      <field>
       <name>CCCH_DONE</name>
       <description>CCC Handled Interrupt.</description>
       <bitRange>[17:17]</bitRange>
      </field>
      <field>
       <name>EVENT_REQ</name>
       <description>Event Reqeusted Interrupt.</description>
       <bitRange>[18:18]</bitRange>
      </field>
      <field>
       <name>TARG_RST</name>
       <description>I3C Target Reset Interrupt.</description>
       <bitRange>[19:19]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_INTFL</name>
     <description>Target Interrupt Flag Register.</description>
     <addressOffset>0x018</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>START</name>
       <description>START detected.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>ADDRMATCH</name>
       <description>Address matched interrupt.</description>
       <bitRange>[9:9]</bitRange>
      </field>
      <field>
       <name>STOP</name>
       <description>STOP detected.</description>
       <bitRange>[10:10]</bitRange>
      </field>
      <field>
       <name>RX_RDY</name>
       <description>Receive data ready.</description>
       <bitRange>[11:11]</bitRange>
      </field>
      <field>
       <name>TX_NFULL</name>
       <description>Ready for transmit data,</description>
       <bitRange>[12:12]</bitRange>
      </field>
      <field>
       <name>DYNADDR_CHG</name>
       <description>Dynamic Address Changed interrupt enable.</description>
       <bitRange>[13:13]</bitRange>
      </field>
      <field>
       <name>CCC</name>
       <description>CCC Reveived Interrupt.</description>
       <bitRange>[14:14]</bitRange>
      </field>
      <field>
       <name>ERRWARN</name>
       <description>Error or warning interrupt.</description>
       <bitRange>[15:15]</bitRange>
      </field>
      <field>
       <name>CCCH_DONE</name>
       <description>CCC Handled Interrupt.</description>
       <bitRange>[17:17]</bitRange>
      </field>
      <field>
       <name>EVENT_REQ</name>
       <description>Event Reqeusted Interrupt.</description>
       <bitRange>[18:18]</bitRange>
      </field>
      <field>
       <name>TARG_RST</name>
       <description>I3C Target Reset Interrupt.</description>
       <bitRange>[19:19]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_ERRWARN</name>
     <description>Target Error and Warning Register.</description>
     <addressOffset>0x01C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>OVR</name>
       <description>Internal FIFO overrun flag.</description>
       <bitRange>[0:0]</bitRange>
      </field>
      <field>
       <name>UNR</name>
       <description>Internal FIFO underrun flag.</description>
       <bitRange>[1:1]</bitRange>
      </field>
      <field>
       <name>UNR_NACK</name>
       <description>I3C or I2C mode address emitted by the IP was NACKed by the targets.</description>
       <bitRange>[2:2]</bitRange>
      </field>
      <field>
       <name>CONT_RX_TERM</name>
       <description>Controller terminated read in message mode.</description>
       <bitRange>[3:3]</bitRange>
      </field>
      <field>
       <name>INVSTART</name>
       <description>Invalid START.</description>
       <bitRange>[4:4]</bitRange>
      </field>
      <field>
       <name>SDR_PAR</name>
       <description>SDR Parity Error.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>TO</name>
       <description>Timeout Error.</description>
       <bitRange>[11:11]</bitRange>
      </field>
      <field>
       <name>RX_UNR</name>
       <description>Read data underrun.</description>
       <bitRange>[16:16]</bitRange>
      </field>
      <field>
       <name>TX_OVR</name>
       <description>Write data overrun.</description>
       <bitRange>[17:17]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_DMACTRL</name>
     <description>Target DMA Control Register.</description>
     <addressOffset>0x020</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>RX_EN</name>
       <description>DMA read enable.</description>
       <bitRange>[1:0]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIS</name>
         <description>Disable DMA.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ONE_FR</name>
         <description>Enable DMA for one frame.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>EN</name>
         <description>Enable DMA until disabled by setting this field to 0b00.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_EN</name>
       <description>DMA write enable.</description>
       <bitRange>[3:2]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIS</name>
         <description>Disable DMA.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ONE_FR</name>
         <description>Enable DMA for one frame.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>EN</name>
         <description>Enable DMA until disabled by setting this field to 0b00.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>WIDTH</name>
       <description>Selects the data width for DMA transfers.</description>
       <bitRange>[5:4]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>BYTE</name>
         <description>Byte size.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HALFWORD</name>
         <description>Halfword size.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_FIFOCTRL</name>
     <description>Target FIFO Control Register.</description>
     <addressOffset>0x02C</addressOffset>
     <fields>
      <field>
       <name>TX_FLUSH</name>
       <description>Flush TX FIFO.</description>
       <bitRange>[0:0]</bitRange>
       <access>write-only</access>
      </field>
      <field>
       <name>RX_FLUSH</name>
       <description>Flush RX FIFO.</description>
       <bitRange>[1:1]</bitRange>
       <access>write-only</access>
      </field>
      <field>
       <name>UNLOCK</name>
       <description>Unlock FIFO Triggers.</description>
       <bitRange>[3:3]</bitRange>
       <access>write-only</access>
      </field>
      <field>
       <name>TX_THD_LVL</name>
       <description>TX FIFO trigger level.</description>
       <bitRange>[5:4]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>EMPTY</name>
         <description>Trigger when empty.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>QUARTER_FULL</name>
         <description>Trigger when quarter full or less.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HALF_FULL</name>
         <description>Trigger when half full or less.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ALMOST_FULL</name>
         <description>Trigger when almost full or less.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_THD_LVL</name>
       <description>RX FIFO trigger level.</description>
       <bitRange>[7:6]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>NOT_EMPTY</name>
         <description>Trigger when empty.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>QUARTER_FULL</name>
         <description>Trigger when quarter full or less.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HALF_FULL</name>
         <description>Trigger when half full or less.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>3_QUARTER_FULL</name>
         <description>Trigger when 3 quarters full or less.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_LVL</name>
       <description>Number of messages in TX FIFO.</description>
       <bitRange>[21:16]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>RX_LVL</name>
       <description>Number of messages in RX FIFO.</description>
       <bitRange>[29:24]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>TX_FULL</name>
       <description>TX FIFO Full flag.</description>
       <bitRange>[30:30]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>RX_EM</name>
       <description>RX FIFO Empty Flag.</description>
       <bitRange>[31:31]</bitRange>
       <access>read-only</access>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_TXFIFO8</name>
     <description>Target Write Byte Data Register.</description>
     <addressOffset>0x030</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data byte to send.</description>
       <bitRange>[7:0]</bitRange>
      </field>
      <field>
       <name>END</name>
       <description>End of data.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>END2</name>
       <description>End of data.</description>
       <bitRange>[16:16]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_TXFIFO8E</name>
     <description>Target Write Byte Data as End Register.</description>
     <addressOffset>0x034</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data is read from or written to this location. Transmit and receive FIFO are separate but both are addressed at this location.</description>
       <bitRange>[7:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_TXFIFO16</name>
     <description>Target Write Half-Word Data Register.</description>
     <addressOffset>0x038</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data halfword to send.</description>
       <bitRange>[15:0]</bitRange>
      </field>
      <field>
       <name>END</name>
       <description>End of data.</description>
       <bitRange>[16:16]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_TXFIFO16E</name>
     <description>Target Write Half-Word Data as End Register.</description>
     <addressOffset>0x03C</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data halfword to send.</description>
       <bitRange>[15:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_RXFIFO8</name>
     <description>Target Read Byte Data Register.</description>
     <addressOffset>0x040</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Read data byte from RX FIFO.</description>
       <bitRange>[7:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_RXFIFO16</name>
     <description>Target Read Half-Word Data Register.</description>
     <addressOffset>0x048</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Read data hyalfword from RX FIFO.</description>
       <bitRange>[15:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_TXFIFO8O</name>
     <description>Target Byte-Only Write Byte Data Register.</description>
     <addressOffset>0x054</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data byte to send.</description>
       <bitRange>[7:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_CAP0</name>
     <description>Target Capabilities 0 Register.</description>
     <addressOffset>0x05C</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>MAPCNT</name>
       <description>Number of mapped target addresses supported.</description>
       <bitRange>[3:0]</bitRange>
      </field>
      <field>
       <name>I2C_10BADDR</name>
       <description>I2C 10-bit address support.</description>
       <bitRange>[4:4]</bitRange>
      </field>
      <field>
       <name>I2C_SWRST</name>
       <description>I2C Software Reset Support.</description>
       <bitRange>[5:5]</bitRange>
      </field>
      <field>
       <name>I2C_DEVID</name>
       <description>I2C Device ID Support.</description>
       <bitRange>[6:6]</bitRange>
      </field>
      <field>
       <name>FIFO32_REG</name>
       <description>FIFO 32 registers available.</description>
       <bitRange>[7:7]</bitRange>
      </field>
      <field>
       <name>EXTIBI</name>
       <description>Extended IBI data support.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>EXTIBI_REG</name>
       <description>Extended IBI data register support.</description>
       <bitRange>[9:9]</bitRange>
      </field>
      <field>
       <name>HDRBT_LANES</name>
       <description>Multi-lane support for HDR-BT mode.</description>
       <bitRange>[13:12]</bitRange>
      </field>
      <field>
       <name>CCC_V1_1</name>
       <description>CCC V1.1 Support.</description>
       <bitRange>[16:16]</bitRange>
      </field>
      <field>
       <name>TARG_RST</name>
       <description>Target Reset Support.</description>
       <bitRange>[17:17]</bitRange>
      </field>
      <field>
       <name>GROUPADDR</name>
       <description>Group address support.</description>
       <bitRange>[19:18]</bitRange>
      </field>
      <field>
       <name>AASA_CCC</name>
       <description>SETAASA CCC Support.</description>
       <bitRange>[21:21]</bitRange>
      </field>
      <field>
       <name>T2T_SUBSC</name>
       <description>Target-to-target subscriber support.</description>
       <bitRange>[22:22]</bitRange>
      </field>
      <field>
       <name>T2T_WR</name>
       <description>Target-to-target write support.</description>
       <bitRange>[23:23]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_CAP1</name>
     <description>TARG_Capabilities 1 Register.</description>
     <addressOffset>0x060</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>PROVID</name>
       <description>Provisioned ID implementation.</description>
       <bitRange>[1:0]</bitRange>
      </field>
      <field>
       <name>PROVID_REG</name>
       <description>Provision ID, Bus Characteristics, Device Characteristics implementation.</description>
       <bitRange>[5:2]</bitRange>
      </field>
      <field>
       <name>HDR_MODES</name>
       <description>Supported HDR modes.</description>
       <bitRange>[8:6]</bitRange>
      </field>
      <field>
       <name>CONT</name>
       <description>Controller mode capable.</description>
       <bitRange>[9:9]</bitRange>
      </field>
      <field>
       <name>STATADDR</name>
       <description>I2C-style static address implementation.</description>
       <bitRange>[11:10]</bitRange>
      </field>
      <field>
       <name>CCCH</name>
       <description>CCC Handled by IP.</description>
       <bitRange>[15:12]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>BASIC</name>
         <description>Basic CCCs.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>LIMITS</name>
         <description>CCCs related to maximum transfer lengths and speed.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>INTACT</name>
         <description>Pending Interrupt and Activity Mode fields of GETSTATUS CCC.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>VENDOR</name>
         <description>Vendor Reserved field of GETSTATUS CCC.</description>
         <value>8</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>IBI_EVENTS</name>
       <description>Supported IBI events.</description>
       <bitRange>[20:16]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>IBI</name>
         <description>IBI support.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>PAYLOAD</name>
         <description>IBI has payload.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CONTREQ</name>
         <description>Controller request support.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HJ</name>
         <description>Hot-Join support.</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>BAMATCH</name>
         <description>Use BAMATCH field of CONFIG register to measure 1us Bus Available timing.</description>
         <value>16</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TIMECTRL</name>
       <description>Timing Control Support.</description>
       <bitRange>[21:21]</bitRange>
      </field>
      <field>
       <name>EXTFIFO</name>
       <description>External FIFO configuration.</description>
       <bitRange>[25:23]</bitRange>
      </field>
      <field>
       <name>TXFIFO_CFG</name>
       <description>TX FIFO configuration.</description>
       <bitRange>[27:26]</bitRange>
      </field>
      <field>
       <name>RXFIFO_CFG</name>
       <description>RX FIFO configuration.</description>
       <bitRange>[29:28]</bitRange>
      </field>
      <field>
       <name>INTR</name>
       <description>Interrupt support.</description>
       <bitRange>[30:30]</bitRange>
      </field>
      <field>
       <name>DMA</name>
       <description>DMA support.</description>
       <bitRange>[31:31]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_DYNADDR</name>
     <description>Target Dynamic Address Register.</description>
     <addressOffset>0x064</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>VALID</name>
       <description>Address valid check.</description>
       <bitRange>[0:0]</bitRange>
      </field>
      <field>
       <name>ADDR</name>
       <description>The assigned dynamic address.</description>
       <bitRange>[7:1]</bitRange>
      </field>
      <field>
       <name>CAUSE</name>
       <description>Indicates how the last primary dynnamic address value change occurred.</description>
       <bitRange>[10:8]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_MAXLIMITS</name>
     <description>Maximum Limits Register.</description>
     <addressOffset>0x068</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>RX</name>
       <description>The maximum number of bytes that the I3C controller may read from this I3C target device per message.</description>
       <bitRange>[11:0]</bitRange>
      </field>
      <field>
       <name>TX</name>
       <description>The maximum number of bytes that the I3C controller may write from this I3C target device per message.</description>
       <bitRange>[27:16]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_IDEXT</name>
     <description>ID Extension Register.</description>
     <addressOffset>0x070</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>DEVCHAR</name>
       <description>Device Characteristics Register.</description>
       <bitRange>[15:8]</bitRange>
      </field>
      <field>
       <name>BUSCHAR</name>
       <description>Bus Characteristics Register.</description>
       <bitRange>[23:16]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_MSGLAST</name>
     <description>Target Matching Address Index Register.</description>
     <addressOffset>0x07C</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>IDX</name>
       <description>Index or group number of last matched address.</description>
       <bitRange>[3:0]</bitRange>
      </field>
      <field>
       <name>STATADDR</name>
       <description>Last matched address was a I2C static address.</description>
       <bitRange>[4:4]</bitRange>
      </field>
      <field>
       <name>GROUP</name>
       <description>Last matched address was a group address.</description>
       <bitRange>[5:5]</bitRange>
      </field>
      <field>
       <name>MODE</name>
       <description>Indicates the mode of the last access.</description>
       <bitRange>[7:6]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>DYN_STAT_ADDR</name>
         <description>I3C SDR or I2C</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HDR_DDR</name>
         <description>HDR-DDR.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HDR_BT</name>
         <description>HDR-BT.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>PREV_IDX</name>
       <description>Index or group number of previous matched address.</description>
       <bitRange>[11:8]</bitRange>
      </field>
      <field>
       <name>PREV_GROUP</name>
       <description>Last matched address was a previous group address.</description>
       <bitRange>[13:13]</bitRange>
      </field>
      <field>
       <name>PREV_MODE</name>
       <description>Indicates the mode of the previous access.</description>
       <bitRange>[15:14]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>DYN_STAT_ADDR</name>
         <description>I3C SDR or I2C</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HDR_DDR</name>
         <description>HDR-DDR.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HDR_BT</name>
         <description>HDR-BT.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>SECPREV_IDX</name>
       <description>Index or group number of secondary previous matched address.</description>
       <bitRange>[19:16]</bitRange>
      </field>
      <field>
       <name>SECPREV_GROUP</name>
       <description>Last matched address was a secondary previous group address.</description>
       <bitRange>[21:21]</bitRange>
      </field>
      <field>
       <name>SECPREV_MODE</name>
       <description>Indicates the mode of the secondary previous access.</description>
       <bitRange>[23:22]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>DYN_STAT_ADDR</name>
         <description>I3C SDR or I2C</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HDR_DDR</name>
         <description>HDR-DDR.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HDR_BT</name>
         <description>HDR-BT.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_CTRL1</name>
     <description>Controller Control 1 Register.</description>
     <addressOffset>0x084</addressOffset>
     <fields>
      <field>
       <name>REQ</name>
       <description>Requests an I3C or I2C bus operation.</description>
       <bitRange>[2:0]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>NONE</name>
         <description>None operation.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>EMIT_START</name>
         <description>Emit a START with address and read-write bit from stopped state or in the middle of an SDR message.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>EMIT_STOP</name>
         <description>Emit a STOP.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>IBI_ACKNACK</name>
         <description>Manually ACK or NACK an IBI.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>PROCESS_DAA</name>
         <description>Process Dynamic Address Assignment.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>EXIT_RST</name>
         <description>Emit HDR Exit Pattern or Target Reset pattern.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>AUTO_IBI</name>
         <description>Automatic IBI response.</description>
         <value>7</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TYPE</name>
       <description>Controls type of operation for REQ field.</description>
       <bitRange>[5:4]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>IBIRESP</name>
       <description>Response to use when an IBI occurs.</description>
       <bitRange>[7:6]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>RDWR_DIR</name>
       <description>Direction of the transfer.</description>
       <bitRange>[8:8]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>ADDR</name>
       <description>Address to send with START.</description>
       <bitRange>[15:9]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>TERM_RD</name>
       <description>Termination count for read.</description>
       <bitRange>[23:16]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_STATUS</name>
     <description>Controller Status Register.</description>
     <addressOffset>0x088</addressOffset>
     <fields>
      <field>
       <name>STATE</name>
       <description>Current working state.</description>
       <bitRange>[2:0]</bitRange>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>IDLE</name>
         <description>Bus Idle.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>TARG_REQ</name>
         <description>I3C Bus i stopped and a target is holding SDA low.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>SDR_TXSDRMSG</name>
         <description>SDR Message Mode using SDRMSG registers.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>SDR_NORM</name>
         <description>Normal SDR message mode.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DDR</name>
         <description>DDR Message mode</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DAA</name>
         <description>Dynamic Address Assignment mode.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>IBI_ACKNACK</name>
         <description>IP is waiting for the application to provide an ACK or NACK decision.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>IBI_RX</name>
         <description>IP is receiving an IBI.</description>
         <value>7</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>WAIT</name>
       <description>Depending on STATE, WAIT is 1 when it's waiting in an intermediary state.</description>
       <bitRange>[4:4]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>NACK</name>
       <description>Address was NACKed.</description>
       <bitRange>[5:5]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>IBITYPE</name>
       <description>The type of event for which arbitration was last won.</description>
       <bitRange>[7:6]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>NONE</name>
         <description>None.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>IBI</name>
         <description>In-band Interrupt.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CONT_REQ</name>
         <description>Controller request.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HOTJOIN_REQ</name>
         <description>Hot-Join request.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TARG_START</name>
       <description>Target START detected.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>REQ_DONE</name>
       <description>CTRL1 Request completed.</description>
       <bitRange>[9:9]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>DONE</name>
       <description>Message completed.</description>
       <bitRange>[10:10]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>RX_RDY</name>
       <description>Receive data ready.</description>
       <bitRange>[11:11]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>TX_NFULL</name>
       <description>TX FIFO Not Full flag.</description>
       <bitRange>[12:12]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>IBI_WON</name>
       <description>IBI Arbitration won.</description>
       <bitRange>[13:13]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>ERRWARN</name>
       <description>Error or warning status.</description>
       <bitRange>[15:15]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>CONT_TRANS</name>
       <description>IP transitioned from I3C target to controller.</description>
       <bitRange>[19:19]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>IBI_ADDR</name>
       <description>The address of a received IBI or dcontroller request.</description>
       <bitRange>[30:24]</bitRange>
       <access>read-only</access>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_IBIRULES</name>
     <description>Controller IBI Registry and Rules Register.</description>
     <addressOffset>0x08C</addressOffset>
     <fields>
      <field>
       <name>ADDR0</name>
       <description>Target 0 dynamic address.</description>
       <bitRange>[5:0]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>ADDR1</name>
       <description>Target 1 dynamic address.</description>
       <bitRange>[11:6]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>ADDR2</name>
       <description>Target 2 dynamic address.</description>
       <bitRange>[17:12]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>ADDR3</name>
       <description>Target 3 dynamic address.</description>
       <bitRange>[23:18]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>ADDR4</name>
       <description>Target 4 dynamic address.</description>
       <bitRange>[29:24]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>MSB0</name>
       <description>Implementation of MSb for I3C dynamic addresses.</description>
       <bitRange>[30:30]</bitRange>
       <access>read-write</access>
      </field>
      <field>
       <name>NOBYTE</name>
       <description>Specifies the function of ADDR0 to ADDR4</description>
       <bitRange>[31:31]</bitRange>
       <access>read-write</access>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_INTEN</name>
     <description>Controller Interrupt Enable Register.</description>
     <addressOffset>0x090</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>TARG_START</name>
       <description>Target Start Detected.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>REQ_DONE</name>
       <description>CTRL request completed.</description>
       <bitRange>[9:9]</bitRange>
      </field>
      <field>
       <name>DONE</name>
       <description>Message complete.</description>
       <bitRange>[10:10]</bitRange>
      </field>
      <field>
       <name>RX_RDY</name>
       <description>Receive data ready.</description>
       <bitRange>[11:11]</bitRange>
      </field>
      <field>
       <name>TX_NFULL</name>
       <description>Ready for transmit data,</description>
       <bitRange>[12:12]</bitRange>
      </field>
      <field>
       <name>IBI_WON</name>
       <description>IBI arbitration won.</description>
       <bitRange>[13:13]</bitRange>
      </field>
      <field>
       <name>ERRWARN</name>
       <description>Error or warning interrupt.</description>
       <bitRange>[15:15]</bitRange>
      </field>
      <field>
       <name>NOW_CONT</name>
       <description>The IP transitioned from I3C bus target to I3C bus controller.</description>
       <bitRange>[19:19]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_INTCLR</name>
     <description>Controller Interrupt Clear Register.</description>
     <addressOffset>0x094</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>TARG_START</name>
       <description>Target Start Detected.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>REQ_DONE</name>
       <description>CTRL request completed.</description>
       <bitRange>[9:9]</bitRange>
      </field>
      <field>
       <name>DONE</name>
       <description>Message complete.</description>
       <bitRange>[10:10]</bitRange>
      </field>
      <field>
       <name>RX_RDY</name>
       <description>Receive data ready.</description>
       <bitRange>[11:11]</bitRange>
      </field>
      <field>
       <name>TX_NFULL</name>
       <description>Ready for transmit data,</description>
       <bitRange>[12:12]</bitRange>
      </field>
      <field>
       <name>IBI_WON</name>
       <description>IBI arbitration won.</description>
       <bitRange>[13:13]</bitRange>
      </field>
      <field>
       <name>ERRWARN</name>
       <description>Error or warning interrupt.</description>
       <bitRange>[15:15]</bitRange>
      </field>
      <field>
       <name>NOW_CONT</name>
       <description>The IP transitioned from I3C bus target to I3C bus controller.</description>
       <bitRange>[19:19]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_INTFL</name>
     <description>Controller Interrupt Flag Register.</description>
     <addressOffset>0x098</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>TARG_START</name>
       <description>Target Start Detected.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>REQ_DONE</name>
       <description>CTRL request completed.</description>
       <bitRange>[9:9]</bitRange>
      </field>
      <field>
       <name>DONE</name>
       <description>Message complete.</description>
       <bitRange>[10:10]</bitRange>
      </field>
      <field>
       <name>RX_RDY</name>
       <description>Receive data ready.</description>
       <bitRange>[11:11]</bitRange>
      </field>
      <field>
       <name>TX_NFULL</name>
       <description>Ready for transmit data,</description>
       <bitRange>[12:12]</bitRange>
      </field>
      <field>
       <name>IBI_WON</name>
       <description>IBI arbitration won.</description>
       <bitRange>[13:13]</bitRange>
      </field>
      <field>
       <name>ERRWARN</name>
       <description>Error or warning interrupt.</description>
       <bitRange>[15:15]</bitRange>
      </field>
      <field>
       <name>NOW_CONT</name>
       <description>The IP transitioned from I3C bus target to I3C bus controller.</description>
       <bitRange>[19:19]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_ERRWARN</name>
     <description>Controller Error and Warning Register.</description>
     <addressOffset>0x09C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>NACK</name>
       <description>I3C or I2C mode address emitted by the IP was NACKed by the targets.</description>
       <bitRange>[2:2]</bitRange>
      </field>
      <field>
       <name>TX_ABT</name>
       <description>Write aborted due to data NACK.</description>
       <bitRange>[3:3]</bitRange>
      </field>
      <field>
       <name>RX_TERM</name>
       <description>Controller terminated read in messaage mode.</description>
       <bitRange>[4:4]</bitRange>
      </field>
      <field>
       <name>HDR_PAR</name>
       <description>HDR Parity Error.</description>
       <bitRange>[9:9]</bitRange>
      </field>
      <field>
       <name>HDR_CRC</name>
       <description>HDR-DDR CRC Error.</description>
       <bitRange>[10:10]</bitRange>
      </field>
      <field>
       <name>RX_UNR</name>
       <description>Read data underrun.</description>
       <bitRange>[16:16]</bitRange>
      </field>
      <field>
       <name>TX_OVR</name>
       <description>Write data overrun.</description>
       <bitRange>[17:17]</bitRange>
      </field>
      <field>
       <name>MSG</name>
       <description>Message mode error.</description>
       <bitRange>[18:18]</bitRange>
      </field>
      <field>
       <name>INV_REQ</name>
       <description>Invalid use of request from CTRL register.</description>
       <bitRange>[19:19]</bitRange>
      </field>
      <field>
       <name>TO</name>
       <description>Timeout error.</description>
       <bitRange>[20:20]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_DMACTRL</name>
     <description>Controller DMA Control Register.</description>
     <addressOffset>0x0A0</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>RX_EN</name>
       <description>DMA read enable.</description>
       <bitRange>[1:0]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIS</name>
         <description>Disable DMA.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ONE_FR</name>
         <description>Enable DMA for one frame.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>EN</name>
         <description>Enable DMA until disabled by setting this field to 0b00.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_EN</name>
       <description>DMA write enable.</description>
       <bitRange>[3:2]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIS</name>
         <description>Disable DMA.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ONE_FR</name>
         <description>Enable DMA for one frame.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>EN</name>
         <description>Enable DMA until disabled by setting this field to 0b00.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>WIDTH</name>
       <description>Selects the data width for DMA transfers.</description>
       <bitRange>[5:4]</bitRange>
       <enumeratedValues>
        <enumeratedValue>
         <name>BYTE</name>
         <description>Byte size.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HALFWORD</name>
         <description>Halfword size.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_FIFOCTRL</name>
     <description>Controller FIFO Control Register.</description>
     <addressOffset>0x0AC</addressOffset>
     <fields>
      <field>
       <name>TX_FLUSH</name>
       <description>Flush TX FIFO.</description>
       <bitRange>[0:0]</bitRange>
       <access>write-only</access>
      </field>
      <field>
       <name>RX_FLUSH</name>
       <description>Flush RX FIFO.</description>
       <bitRange>[1:1]</bitRange>
       <access>write-only</access>
      </field>
      <field>
       <name>UNLOCK</name>
       <description>Unlock FIFO Triggers.</description>
       <bitRange>[3:3]</bitRange>
       <access>write-only</access>
      </field>
      <field>
       <name>TX_THD_LVL</name>
       <description>TX FIFO trigger level.</description>
       <bitRange>[5:4]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>EMPTY</name>
         <description>Trigger when empty.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>QUARTER_FULL</name>
         <description>Trigger when quarter full or less.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HALF_FULL</name>
         <description>Trigger when half full or less.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ALMOST_FULL</name>
         <description>Trigger when almost full or less.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_THD_LVL</name>
       <description>RX FIFO trigger level.</description>
       <bitRange>[7:6]</bitRange>
       <access>read-write</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>NOT_EMPTY</name>
         <description>Trigger when empty.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>QUARTER_FULL</name>
         <description>Trigger when quarter full or less.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>HALF_FULL</name>
         <description>Trigger when half full or less.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>3_QUARTER_FULL</name>
         <description>Trigger when 3 quarters full or less.</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_LVL</name>
       <description>Number of messages in TX FIFO.</description>
       <bitRange>[21:16]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>RX_LVL</name>
       <description>Number of messages in RX FIFO.</description>
       <bitRange>[29:24]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>TX_FULL</name>
       <description>TX FIFO Full flag.</description>
       <bitRange>[30:30]</bitRange>
       <access>read-only</access>
      </field>
      <field>
       <name>RX_EM</name>
       <description>RX FIFO Empty Flag.</description>
       <bitRange>[31:31]</bitRange>
       <access>read-only</access>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_TXFIFO8</name>
     <description>Controller Write Byte Data Register.</description>
     <addressOffset>0x0B0</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data byte to send.</description>
       <bitRange>[7:0]</bitRange>
      </field>
      <field>
       <name>END</name>
       <description>End of data.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>END2</name>
       <description>End of data.</description>
       <bitRange>[16:16]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_TXFIFO8E</name>
     <description>Controller Write Byte Data as End Register.</description>
     <addressOffset>0x0B4</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data is read from or written to this location. Transmit and receive FIFO are separate but both are addressed at this location.</description>
       <bitRange>[7:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_TXFIFO16</name>
     <description>Controller Write Half-Word Data Register.</description>
     <addressOffset>0x0B8</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data halfword to send.</description>
       <bitRange>[15:0]</bitRange>
      </field>
      <field>
       <name>END</name>
       <description>End of data.</description>
       <bitRange>[16:16]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_TXFIFO16E</name>
     <description>Controller Write Half-Word Data as End Register.</description>
     <addressOffset>0x0BC</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data halfword to send.</description>
       <bitRange>[15:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_RXFIFO8</name>
     <description>Controller Read Byte Data Register.</description>
     <addressOffset>0x0C0</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Read data byte from RX FIFO.</description>
       <bitRange>[7:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_RXFIFO16</name>
     <description>Controller Read Half-Word Data Register.</description>
     <addressOffset>0x0C8</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Read data hyalfword from RX FIFO.</description>
       <bitRange>[15:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_TXFIFO8O</name>
     <description>Controller Byte-Only Write Byte Data Register.</description>
     <addressOffset>0x0CC</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data byte to send.</description>
       <bitRange>[7:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_TXSDRMSG_CTRL</name>
     <description>Controller Start or Continue SDR Message Register.</description>
     <addressOffset>0x0D0</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>RDWR_DIR</name>
       <description>Direction of the transfer.</description>
       <bitRange>[0:0]</bitRange>
      </field>
      <field>
       <name>ADDR</name>
       <description>Destination address of message.</description>
       <bitRange>[7:1]</bitRange>
      </field>
      <field>
       <name>END</name>
       <description>Select how to end message.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>I2C_EN</name>
       <description>I2C Mode Enable.</description>
       <bitRange>[10:10]</bitRange>
      </field>
      <field>
       <name>LEN</name>
       <description>Message length in bytes.</description>
       <bitRange>[15:11]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_TXSDRMSG_FIFO</name>
     <description>Controller Start or Continue SDR Message Register.</description>
     <addressOffset>0x0D0</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data for SDR write message after control information has been written.</description>
       <bitRange>[15:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_RXSDRMSG</name>
     <description>Controller Read SDR Message Data Register.</description>
     <addressOffset>0x0D4</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data for SDR write message after control information has been written.</description>
       <bitRange>[15:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_TXDDRMSG</name>
     <description>Controller Start or Continue DDR Message Register.</description>
     <addressOffset>0x0D8</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>MSG</name>
       <description>Data, address/command, and control information.</description>
       <bitRange>[15:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_RXDDR16</name>
     <description>Controller Read DDR Message Data Register.</description>
     <addressOffset>0x0DC</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Read data (16bits).</description>
       <bitRange>[15:0]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>CONT_DYNADDR</name>
     <description>Controller Dynamic Address Register.</description>
     <addressOffset>0x0E4</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>ADDR</name>
       <description>The assigned dynamic address.</description>
       <bitRange>[7:1]</bitRange>
      </field>
      <field>
       <name>VALID</name>
       <description>Address valid check.</description>
       <bitRange>[8:8]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_GROUPDEF</name>
     <description>Target Group Definition Register.</description>
     <addressOffset>0x114</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ADDR_EN</name>
       <description>Group Address enable.</description>
       <bitRange>[0:0]</bitRange>
      </field>
      <field>
       <name>ADDR</name>
       <description>Group Address .</description>
       <bitRange>[7:1]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_MAPCTRL0</name>
     <description>Target Primary Map Control Register.</description>
     <addressOffset>0x11C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>DYNADDR_EN</name>
       <description>Dynamic address is enabled.</description>
       <bitRange>[0:0]</bitRange>
      </field>
      <field>
       <name>DYNADDR</name>
       <description>Dynamic address.</description>
       <bitRange>[7:1]</bitRange>
      </field>
      <field>
       <name>CAUSE</name>
       <description>Indicates how the last primary dynamic address value change occurred.</description>
       <bitRange>[10:8]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_MAPCTRL1</name>
     <description>Target Map Control 1 Register.</description>
     <addressOffset>0x120</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>EN</name>
       <description>Mapped address slot is enabled.</description>
       <bitRange>[0:0]</bitRange>
      </field>
      <field>
       <name>ADDR</name>
       <description>Static or Dynamic address.</description>
       <bitRange>[7:1]</bitRange>
      </field>
      <field>
       <name>STATADDR_EN</name>
       <description>ADDR field contains the I2C static address if enabled.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>STATADDR_10B</name>
       <description>Contains the upper 3 bits of a 10-bit I2C Static Address.</description>
       <bitRange>[11:9]</bitRange>
      </field>
      <field>
       <name>NACK</name>
       <description>Indicates how the last primary dynamic address value change occurred.</description>
       <bitRange>[12:12]</bitRange>
      </field>
     </fields>
    </register>
    <register>
     <name>TARG_MAPCTRL2</name>
     <description>Target Map Control 2 Register.</description>
     <addressOffset>0x124</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>EN</name>
       <description>Mapped address slot is enabled.</description>
       <bitRange>[0:0]</bitRange>
      </field>
      <field>
       <name>ADDR</name>
       <description>Static or Dynamic address.</description>
       <bitRange>[7:1]</bitRange>
      </field>
      <field>
       <name>STATADDR_EN</name>
       <description>ADDR field contains the I2C static address if enabled.</description>
       <bitRange>[8:8]</bitRange>
      </field>
      <field>
       <name>NACK</name>
       <description>Indicates how the last primary dynamic address value change occurred.</description>
       <bitRange>[12:12]</bitRange>
      </field>
      <field>
       <name>AUTO_EN</name>
       <description>Enable slot for automatic dynamic address assignment.</description>
       <bitRange>[13:13]</bitRange>
      </field>
      <field>
       <name>PID</name>
       <description>Indicates how the last primary dynamic address value change occurred.</description>
       <bitRange>[31:14]</bitRange>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>ICC</name>
   <description>Instruction Cache Controller Registers</description>
   <baseAddress>0x4002A000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x800</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>INFO</name>
     <description>Cache ID Register.</description>
     <addressOffset>0x0000</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>RELNUM</name>
       <description>Release Number. Identifies the RTL release version.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>6</bitWidth>
      </field>
      <field>
       <name>PARTNUM</name>
       <description>Part Number. This field reflects the value of C_ID_PART_NUMBER configuration parameter.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
      <field>
       <name>ID</name>
       <description>Cache ID. This field reflects the value of the C_ID_CACHEID configuration parameter.</description>
       <bitOffset>10</bitOffset>
       <bitWidth>6</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>SZ</name>
     <description>Memory Configuration Register.</description>
     <addressOffset>0x0004</addressOffset>
     <access>read-only</access>
     <resetValue>0x00080008</resetValue>
     <fields>
      <field>
       <name>CCH</name>
       <description>Cache Size. Indicates total size in Kbytes of cache.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>16</bitWidth>
      </field>
      <field>
       <name>MEM</name>
       <description>Main Memory Size. Indicates the total size, in units of 128 Kbytes, of code memory accessible to the cache controller.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>16</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL</name>
     <description>Cache Control and Status Register.</description>
     <addressOffset>0x0100</addressOffset>
     <fields>
      <field>
       <name>EN</name>
       <description>Cache Enable. Controls whether the cache is bypassed or is in use. Changing the state of this bit will cause the instruction cache to be flushed and its contents invalidated.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Cache Bypassed. Instruction data is stored in the line fill buffer but is not written to main cache memory array.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Cache Enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RDY</name>
       <description>Cache Ready flag. Cleared by hardware when at any time the cache as a whole is invalidated (including a system reset). When this bit is 0, the cache is effectively in bypass mode (instruction fetches will come from main memory or from the line fill buffer). Set by hardware when the invalidate operation is complete and the cache is ready.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>notReady</name>
         <description>Not Ready.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ready</name>
         <description>Ready.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>WAY</name>
     <description>Cache Way Control Register.</description>
     <addressOffset>0x0200</addressOffset>
     <fields>
      <field>
       <name>WAY</name>
       <description>Number of cache way, default is always 2. Allowed values are 1,2,4.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>1</name>
         <description>1</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>2</name>
         <description>2</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>4</name>
         <description>4</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>REGCTRL</name>
     <description>Regional Control Register.</description>
     <addressOffset>0x0204</addressOffset>
     <fields>
      <field>
       <name>EN</name>
       <description>Enable the regional high andlow bound compare, cache the data only if the TAG content between the high and low bound.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
      <field>
       <name>EXC</name>
       <description>Cache the data only if the TAG content is excluded in the high and low bound.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <cluster>
     <dim>15</dim>
     <dimIncrement>0x20</dimIncrement>
     <name>REGION[%s]</name>
     <description>Regional Low and High Bound Registers.</description>
     <headerStructName>icc_reg</headerStructName>
     <addressOffset>0x0208</addressOffset>
     <access>read-write</access>
     <register>
      <name>LBOUND</name>
      <description>Regional Low Bound Register.</description>
      <addressOffset>0x0000</addressOffset>
      <fields>
       <field>
        <name>BOUND</name>
        <description>Low Bound.</description>
        <bitOffset>0</bitOffset>
        <bitWidth>32</bitWidth>
       </field>
      </fields>
     </register>
     <register>
      <name>HBOUND</name>
      <description>DMA Channel Status Register.</description>
      <addressOffset>0x004</addressOffset>
      <fields>
       <field>
        <name>BOUND</name>
        <description>High Bound.</description>
        <bitOffset>0</bitOffset>
        <bitWidth>32</bitWidth>
       </field>
      </fields>
     </register>
    </cluster>
    <register>
     <name>PFMCTRL</name>
     <description>Performance Control Register.</description>
     <addressOffset>0x0300</addressOffset>
     <fields>
      <field>
       <name>EN</name>
       <description>Enable performance counter. Clear to 0 when AHB access counter reach 0.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PFMCNT</name>
     <description>Performance Counter Register.</description>
     <addressOffset>0x0304</addressOffset>
     <fields>
      <field>
       <name>CNT</name>
       <description>Write the total AHB access counter. Read the current performance hit count.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>INVALIDATE</name>
     <description>Invalidate All Registers.</description>
     <addressOffset>0x0700</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>INVALID</name>
       <description>Invalidate.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>MCR</name>
   <description>Misc Control.</description>
   <baseAddress>0x40006C00</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>ECCEN</name>
     <description>ECC Enable Register</description>
     <addressOffset>0x00</addressOffset>
     <fields>
      <field>
       <name>FLASH</name>
       <description>ECC Flash Enable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>OUTEN</name>
     <description>Output Enable Register.</description>
     <addressOffset>0x08</addressOffset>
     <fields>
      <field>
       <name>SQWOUT_EN</name>
       <description>Square Wave Output Enable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>PDOWN_EN</name>
       <description>Power Down Output Enable.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL</name>
     <description>Control Register</description>
     <addressOffset>0x10</addressOffset>
     <fields>
      <field>
       <name>ERTCO_EN</name>
       <description>Enable ERTCO 4KHz.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ERTCO_32KHZ_EN</name>
       <description>Enable ERTCO 32KHz while ERTCO_EN.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>GPIO1_CTRL</name>
     <description>GPIO1 Pin Control Register.</description>
     <addressOffset>0x20</addressOffset>
     <fields>
      <field>
       <name>P1_0_OUT</name>
       <description>GPIO1 Pin 0 Data Output.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>P1_0_OUTEN</name>
       <description>GPIO1 Pin 0 Output Enable.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>P1_0_PUPEN</name>
       <description>GPIO1 Pin 0 Pull-up Enable.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>P1_0_IN</name>
       <description>GPIO1 Pin 0 Input Status.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>P1_1_OUT</name>
       <description>GPIO1 Pin 1 Data Output.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>P1_1_OUTEN</name>
       <description>GPIO1 Pin 1 Output Enable.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>P1_1_PUPEN</name>
       <description>GPIO1 Pin 1 Pull-up Enable.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>P1_1_IN</name>
       <description>GPIO1 Pin 1 Input Status.</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>RTCTRIM</name>
     <description>User RTC Trim Register.</description>
     <addressOffset>0x24</addressOffset>
     <fields>
      <field>
       <name>X2</name>
       <description>RTC X2 Trim.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>5</bitWidth>
      </field>
      <field>
       <name>X1</name>
       <description>RTC X1 Trim.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>5</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>PWRSEQ</name>
   <description>Power Sequencer / Low Power Control Register.</description>
   <baseAddress>0x40006800</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>LPCTRL</name>
     <description>Low Power Control Register.</description>
     <addressOffset>0x00</addressOffset>
     <fields>
      <field>
       <name>SRAMRET_EN</name>
       <description>System RAM retention in BACKUP mode. These two bits are used in conjuction with RREGEN bit. </description>
       <bitOffset>0</bitOffset>
       <bitWidth>5</bitWidth>
      </field>
      <field>
       <name>FAST</name>
       <description>Fast mode.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>BG_DIS</name>
       <description>Bandgap OFF. This controls the System Bandgap in DeepSleep mode.</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>on</name>
         <description>Bandgap is always ON.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>off</name>
         <description>Bandgap is OFF in DeepSleep mode (default).</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>LPWKFL_CLR</name>
       <description>LP wakeup flag register clear.</description>
       <bitOffset>31</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>LPWKFL0</name>
     <description>Low Power I/O Wakeup Status Register 0. This register indicates the low power wakeup status for GPIO0.</description>
     <addressOffset>0x04</addressOffset>
     <fields>
      <field>
       <name>PINS</name>
       <description>Wakeup Flags.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>12</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>LPWKEN0</name>
     <description>Low Power I/O Wakeup Enable Register 0. This register enables low power wakeup functionality for GPIO0.</description>
     <addressOffset>0x08</addressOffset>
     <fields>
      <field>
       <name>PINS</name>
       <description>Enable wakeup. These bits allow wakeup from the corresponding GPIO pin (s) on transition (s) from low to high or high to low when PM.GPIOWKEN is set. Wakeup status is indicated in PPWKST register.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>12</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>LPWKFL1</name>
     <description>Low Power I/O Wakeup Status Register 1. This register indicates the low power wakeup status for GPIO1.</description>
     <addressOffset>0x0C</addressOffset>
     <fields>
      <field>
       <name>PINS</name>
       <description>Wakeup Flags.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>12</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>LPWKEN1</name>
     <description>Low Power I/O Wakeup Enable Register 1. This register enables low power wakeup functionality for GPIO1.</description>
     <addressOffset>0x10</addressOffset>
     <fields>
      <field>
       <name>PINS</name>
       <description>Enable wakeup. These bits allow wakeup from the corresponding GPIO pin (s) on transition (s) from low to high or high to low when PM.GPIOWKEN is set. Wakeup status is indicated in PPWKST register.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>LPPWST</name>
     <description>Low Power Peripheral Wakeup Status Register.</description>
     <addressOffset>0x30</addressOffset>
     <fields>
      <field>
       <name>BACKUP</name>
       <description>BACKUP Wakeful Flag.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RESET</name>
       <description>Reset Detected Wakeup Flag.</description>
       <bitOffset>17</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>GP0</name>
     <description>General Purpose Register 0</description>
     <addressOffset>0x48</addressOffset>
    </register>
    <register>
     <name>GP1</name>
     <description>General Purpose Register 1</description>
     <addressOffset>0x4C</addressOffset>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>RTC</name>
   <description>Real Time Clock and Alarm.</description>
   <baseAddress>0x40006000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <interrupt>
    <name>RTC</name>
    <description>RTC interrupt.</description>
    <value>3</value>
   </interrupt>
   <registers>
    <register>
     <name>SEC</name>
     <description>RTC Second Counter. This register contains the 32-bit second counter.</description>
     <addressOffset>0x00</addressOffset>
     <resetMask>0x00000000</resetMask>
     <fields>
      <field>
       <name>SEC</name>
       <description>Seconds Counter.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>SSEC</name>
     <description>RTC Sub-second Counter. This counter increments at 256Hz. RTC_SEC is incremented when this register rolls over from 0xFF to 0x00.</description>
     <addressOffset>0x04</addressOffset>
     <resetMask>0x00000000</resetMask>
     <fields>
      <field>
       <name>SSEC</name>
       <description>Sub-Seconds Counter (12-bit).</description>
       <bitOffset>0</bitOffset>
       <bitWidth>12</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>TODA</name>
     <description>Time-of-day Alarm.</description>
     <addressOffset>0x08</addressOffset>
     <resetMask>0x00000000</resetMask>
     <fields>
      <field>
       <name>TOD_ALARM</name>
       <description>Time-of-day Alarm.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>20</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>SSECA</name>
     <description>RTC sub-second alarm.  This register contains the reload value for the sub-second alarm.</description>
     <addressOffset>0x0C</addressOffset>
     <resetMask>0x00000000</resetMask>
     <fields>
      <field>
       <name>SSEC_ALARM</name>
       <description>This register contains the reload value for the sub-second alarm.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL</name>
     <description>RTC Control Register.</description>
     <addressOffset>0x10</addressOffset>
     <resetValue>0x00000008</resetValue>
     <resetMask>0xFFFFFF38</resetMask>
     <fields>
      <field>
       <name>EN</name>
       <description>Real Time Clock Enable. This bit enables the Real Time Clock. This bit can only be written when WE=1 and BUSY =0. Change to this bit is effective only after BUSY is cleared from 1 to 0.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TOD_ALARM_IE</name>
       <description>Alarm Time-of-Day Interrupt Enable. Change to this bit is effective only after BUSY is cleared from 1 to 0.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>SSEC_ALARM_IE</name>
       <description>Alarm Sub-second Interrupt Enable.  Change to this bit is effective only after BUSY is cleared from 1 to 0.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>BUSY</name>
       <description>RTC Busy. This bit is set to 1 by hardware when changes to RTC registers required a synchronized version of the register to be in place.  This bit is automatically cleared by hardware.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>idle</name>
         <description>Idle.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>busy</name>
         <description>Busy.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RDY</name>
       <description>RTC Ready. This bit is set to 1 by hardware when the RTC count registers update.  It can be cleared to 0 by software at any time. It will also be cleared to 0 by hardware just prior to an update of the RTC count register.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>busy</name>
         <description>Register has not updated.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ready</name>
         <description>Ready.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RDY_IE</name>
       <description>RTC Ready Interrupt Enable.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TOD_ALARM_IF</name>
       <description>Time-of-Day Alarm Interrupt Flag.  This alarm is qualified as wake-up source to the processor.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>inactive</name>
         <description>Not active.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pending</name>
         <description>Active.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>SSEC_ALARM_IF</name>
       <description>Sub-second Alarm Interrupt Flag. This alarm is qualified as wake-up source to the processor.</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
       <access>read-only</access>
       <enumeratedValues>
        <enumeratedValue>
         <name>inactive</name>
         <description>Not active.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pending</name>
         <description>Active.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>SQW_EN</name>
       <description>Square Wave Output Enable.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>SQW_SEL</name>
       <description>Frequency Output Selection. When SQE=1, these bits specify the output frequency on the SQW pin.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>2</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>freq1Hz</name>
         <description>1 Hz (Compensated).</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>freq512Hz</name>
         <description>512 Hz (Compensated).</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>freq4KHz</name>
         <description>4 KHz.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RD_EN</name>
       <description>Asynchronous Counter Read Enable.</description>
       <bitOffset>14</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>sync</name>
         <description>Synchronous.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>async</name>
         <description>Asynchronous.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>WR_EN</name>
       <description>Write Enable. This register bit serves as a protection mechanism against unintentional writes to critical RTC bits.</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>ignore</name>
         <description>Ignored.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>allow</name>
         <description>Allowed.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>TRIM</name>
     <description>RTC Trim Register.</description>
     <addressOffset>0x14</addressOffset>
     <resetMask>0x00000000</resetMask>
     <fields>
      <field>
       <name>TRIM</name>
       <description>RTC Trim. This register contains the 2's complement value that specifies the trim resolution. Each increment or decrement of the bit adds or subtracts 1ppm at each 4KHz clock value, with a maximum correction of +/- 127ppm.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
      <field>
       <name>VBAT_TMR</name>
       <description>VBAT Timer Value. When RTC is running off of VBAT, this field is incremented every 32 seconds.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>24</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>OSCCTRL</name>
     <description>RTC Oscillator Control Register.</description>
     <addressOffset>0x18</addressOffset>
     <resetMask>0x00000000</resetMask>
     <fields>
      <field>
       <name>FILTER_EN</name>
       <description>Enable Filter.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>IBIAS_SEL</name>
       <description>IBIAS Select.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>2x</name>
         <description>2x</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>4x</name>
         <description>4x</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>HYST_EN</name>
       <description>RTC Hysteresis Enable.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>IBIAS_EN</name>
       <description>RTC IBIAS Enable.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>BYPASS</name>
       <description>RTC Crystal Bypass</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>SQW_32K</name>
       <description>RTC 32kHz Square Wave Output</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>SEMA</name>
   <description>The Semaphore peripheral allows multiple cores in a system to cooperate when accessing shred resources.
                                     The peripheral contains eight semaphores that can be atomically set and cleared. It is left to the discretion of the software
                                     architect to decide how and when the semaphores are used and how they are allocated. Existing hardware does not have to be
                                     
                                     modified for this type of cooperative sharing, and the use of semaphores is exclusively within the software domain.</description>
   <baseAddress>0x4003E000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <dim>8</dim>
     <dimIncrement>4</dimIncrement>
     <name>SEMAPHORES[%s]</name>
     <description>Read to test and set, returns prior value. Write 0 to clear semaphore.</description>
     <addressOffset>0x00</addressOffset>
     <size>32</size>
     <fields>
      <field>
       <name>sema</name>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>irq0</name>
     <description>Semaphore IRQ0 register.</description>
     <addressOffset>0x40</addressOffset>
     <size>32</size>
     <fields>
      <field>
       <name>en</name>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>cm4_irq</name>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>mail0</name>
     <description>Semaphore Mailbox 0 register.</description>
     <addressOffset>0x44</addressOffset>
     <size>32</size>
     <fields>
      <field>
       <name>data</name>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>irq1</name>
     <description>Semaphore IRQ1 register.</description>
     <addressOffset>0x48</addressOffset>
     <size>32</size>
     <fields>
      <field>
       <name>en</name>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>rv32_irq</name>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>mail1</name>
     <description>Semaphore Mailbox 1 register.</description>
     <addressOffset>0x4C</addressOffset>
     <size>32</size>
     <fields>
      <field>
       <name>data</name>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>status</name>
     <description>Semaphore status bits. 0 indicates the semaphore is free, 1 indicates taken.</description>
     <addressOffset>0x100</addressOffset>
     <size>32</size>
     <fields>
      <field>
       <name>status0</name>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>status1</name>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>status2</name>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>status3</name>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>status4</name>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>status5</name>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>status6</name>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>status7</name>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>SIMO</name>
   <description>Single Inductor Multiple Output Switching Converter</description>
   <baseAddress>0x40004400</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>VREGO_A</name>
     <description>Buck Voltage Regulator A Control Register</description>
     <addressOffset>0x0004</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>VSETA</name>
       <description>Regulator Output Voltage Setting</description>
       <bitOffset>0</bitOffset>
       <bitWidth>7</bitWidth>
      </field>
      <field>
       <name>RANGEA</name>
       <description>Regulator Output Range Set</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>low</name>
         <description>Low output voltage range</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>high</name>
         <description>High output voltage range</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>VREGO_B</name>
     <description>Buck Voltage Regulator B Control Register</description>
     <addressOffset>0x0008</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>VSETB</name>
       <description>Regulator Output Voltage Setting</description>
       <bitOffset>0</bitOffset>
       <bitWidth>7</bitWidth>
      </field>
      <field>
       <name>RANGEB</name>
       <description>Regulator Output Range Set</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>low</name>
         <description>Low output voltage range</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>high</name>
         <description>High output voltage range</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>VREGO_C</name>
     <description>Buck Voltage Regulator C Control Register</description>
     <addressOffset>0x000C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>VSETC</name>
       <description>Regulator Output Voltage Setting</description>
       <bitOffset>0</bitOffset>
       <bitWidth>7</bitWidth>
      </field>
      <field>
       <name>RANGEC</name>
       <description>Regulator Output Range Set</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>low</name>
         <description>Low output voltage range</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>high</name>
         <description>High output voltage range</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>VREGO_D</name>
     <description>Buck Voltage Regulator D Control Register</description>
     <addressOffset>0x0010</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>VSETD</name>
       <description>Regulator Output Voltage Setting</description>
       <bitOffset>0</bitOffset>
       <bitWidth>7</bitWidth>
      </field>
      <field>
       <name>RANGED</name>
       <description>Regulator Output Range Set</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>low</name>
         <description>Low output voltage range</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>high</name>
         <description>High output voltage range</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>IPKA</name>
     <description>High Side FET Peak Current VREGO_A/VREGO_B Register</description>
     <addressOffset>0x0014</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>IPKSETA</name>
       <description>Voltage Regulator Peak Current Setting</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
      <field>
       <name>IPKSETB</name>
       <description>Voltage Regulator Peak Current Setting</description>
       <bitOffset>4</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>IPKB</name>
     <description>High Side FET Peak Current VREGO_C/VREGO_D Register</description>
     <addressOffset>0x0018</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>IPKSETC</name>
       <description>Voltage Regulator Peak Current Setting</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
      <field>
       <name>IPKSETD</name>
       <description>Voltage Regulator Peak Current Setting</description>
       <bitOffset>4</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>MAXTON</name>
     <description>Maximum High Side FET Time On Register</description>
     <addressOffset>0x001C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>TONSET</name>
       <description>Sets the maximum on time for the high side FET, each increment represents 500ns</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ILOAD_A</name>
     <description>Buck Cycle Count VREGO_A Register</description>
     <addressOffset>0x0020</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ILOADA</name>
       <description>Number of buck cycles that occur within the cycle clock</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ILOAD_B</name>
     <description>Buck Cycle Count VREGO_B Register</description>
     <addressOffset>0x0024</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ILOADB</name>
       <description>Number of buck cycles that occur within the cycle clock</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ILOAD_C</name>
     <description>Buck Cycle Count VREGO_C Register</description>
     <addressOffset>0x0028</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ILOADC</name>
       <description>Number of buck cycles that occur within the cycle clock</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ILOAD_D</name>
     <description>Buck Cycle Count VREGO_D Register</description>
     <addressOffset>0x002C</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ILOADD</name>
       <description>Number of buck cycles that occur within the cycle clock</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>BUCK_ALERT_THR_A</name>
     <description>Buck Cycle Count Alert VERGO_A Register</description>
     <addressOffset>0x0030</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>BUCKTHRA</name>
       <description>Threshold for ILOADA to generate the BUCK_ALERT</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>BUCK_ALERT_THR_B</name>
     <description>Buck Cycle Count Alert VERGO_B Register</description>
     <addressOffset>0x0034</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>BUCKTHRB</name>
       <description>Threshold for ILOADB to generate the BUCK_ALERT</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>BUCK_ALERT_THR_C</name>
     <description>Buck Cycle Count Alert VERGO_C Register</description>
     <addressOffset>0x0038</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>BUCKTHRC</name>
       <description>Threshold for ILOADC to generate the BUCK_ALERT</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>BUCK_ALERT_THR_D</name>
     <description>Buck Cycle Count Alert VERGO_D Register</description>
     <addressOffset>0x003C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>BUCKTHRD</name>
       <description>Threshold for ILOADD to generate the BUCK_ALERT</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>BUCK_OUT_READY</name>
     <description>Buck Regulator Output Ready Register</description>
     <addressOffset>0x0040</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>BUCKOUTRDYA</name>
       <description>When set, indicates that the output voltage has reached its regulated value</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>notrdy</name>
         <description>Output voltage not in range</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>rdy</name>
         <description>Output voltage in range</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field derivedFrom="BUCKOUTRDYA">
       <name>BUCKOUTRDYB</name>
       <description>When set, indicates that the output voltage has reached its regulated value</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="BUCKOUTRDYA">
       <name>BUCKOUTRDYC</name>
       <description>When set, indicates that the output voltage has reached its regulated value</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field derivedFrom="BUCKOUTRDYA">
       <name>BUCKOUTRDYD</name>
       <description>When set, indicates that the output voltage has reached its regulated value</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ZERO_CROSS_CAL_A</name>
     <description>Zero Cross Calibration VERGO_A Register</description>
     <addressOffset>0x0044</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ZXCALA</name>
       <description>Zero Cross Calibrartion Value VREGO_A</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ZERO_CROSS_CAL_B</name>
     <description>Zero Cross Calibration VERGO_B Register</description>
     <addressOffset>0x0048</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ZXCALB</name>
       <description>Zero Cross Calibrartion Value VREGO_B</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ZERO_CROSS_CAL_C</name>
     <description>Zero Cross Calibration VERGO_C Register</description>
     <addressOffset>0x004C</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ZXCALC</name>
       <description>Zero Cross Calibrartion Value VREGO_C</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>ZERO_CROSS_CAL_D</name>
     <description>Zero Cross Calibration VERGO_D Register</description>
     <addressOffset>0x0050</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ZXCALD</name>
       <description>Zero Cross Calibrartion Value VREGO_D</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>SIR</name>
   <description>System Initialization Registers.</description>
   <baseAddress>0x40000400</baseAddress>
   <access>read-only</access>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>SISTAT</name>
     <description>System Initialization Status Register.</description>
     <addressOffset>0x00</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>MAGIC</name>
       <description>Magic Word Validation.  This bit is set by the system initialization block following power-up.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <access>read-only</access>
       <enumeratedValues>
        <usage>read</usage>
        <enumeratedValue>
         <name>magicNotSet</name>
         <description>Magic word was not set (OTP has not been initialized properly).</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>magicSet</name>
         <description>Magic word was set (OTP contains valid settings).</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CRCERR</name>
       <description>CRC Error Status.  This bit is set by the system initialization block following power-up.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <access>read-only</access>
       <enumeratedValues>
        <usage>read</usage>
        <enumeratedValue>
         <name>noError</name>
         <description>No CRC errors occurred during the read of the OTP memory block.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>error</name>
         <description>A CRC error occurred while reading the OTP. The address of the failure location in the OTP memory is stored in the ERRADDR register.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>ADDR</name>
     <description>Read-only field set by the SIB block if a CRC error occurs during the read of the OTP memory. Contains the failing address in OTP memory (when CRCERR equals 1).</description>
     <addressOffset>0x04</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>ERRADDR</name>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>SFSTAT</name>
     <description>Security function status register.</description>
     <addressOffset>0x104</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>SECBOOT_EN</name>
       <description>Security Boot.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SECEXT_EN</name>
       <description>M33 SecExt Function Enable.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>SPC</name>
   <description>Secure Privilege Controller.</description>
   <baseAddress>0x50090000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>CTRL</name>
     <description>SPC Secure Configuration Control Register.</description>
     <addressOffset>0x0000</addressOffset>
     <size>32</size>
     <fields>
      <field>
       <name>LOCK</name>
       <description>Write 1 to set, disables writes to security-related control registers in the SPC. Once set, the locked registers cannot be modified nor can this bit be cleared to 0 except through a reset.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>RESP</name>
     <description>Security Violation Response Configuration Register.</description>
     <addressOffset>0x0008</addressOffset>
     <size>32</size>
     <fields>
      <field>
       <name>VIOLCFG</name>
       <description>This field configures the target response in case of a secuirty violation.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>MPC_STATUS</name>
     <description>Secure MPC Status Register.</description>
     <addressOffset>0x0020</addressOffset>
     <size>8</size>
     <access>read-only</access>
     <fields>
      <field>
       <name>SRAM0</name>
       <description>Interrupt status for SRAM 0 Memory Protection Controller.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SRAM1</name>
       <description>Interrupt status for SRAM1 Memory Protection Controllers.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SRAM2</name>
       <description>Interrupt status for SRAM2 Memory Protection Controllers.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SRAM3</name>
       <description>Interrupt status for SRAM3 Memory Protection Controllers.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SRAM4</name>
       <description>Interrupt status for SRAM4 Memory Protection Controllers.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>FLASH</name>
       <description>Interrupt status for Flash Memory Protection Controllers.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>MPC_INTEN</name>
     <description>Secure MPC Interrupt Enable Register.</description>
     <addressOffset>0x0024</addressOffset>
     <fields>
      <field>
       <name>SRAM0</name>
       <description>Interrupt enable for SRAM 0 Memory Protection Controller.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SRAM1</name>
       <description>Interrupt enable for SRAM1 Memory Protection Controllers.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SRAM2</name>
       <description>Interrupt enable for SRAM2 Memory Protection Controllers.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SRAM3</name>
       <description>Interrupt enable for SRAM3 Memory Protection Controllers.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SRAM4</name>
       <description>Interrupt enable for SRAM4 Memory Protection Controllers.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>FLASH</name>
       <description>Interrupt enable for Flash Memory Protection Controllers.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PPC_STATUS</name>
     <description>Secure PPC Interrupt Status Register.</description>
     <addressOffset>0x0030</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>APBPPC</name>
       <description>Interrupt Status of APB PPC for targets on APB bus. Each bit ties to an individual PPC in the system.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PPC_INTCLR</name>
     <description>Secure PPC Interrupt Clear Register.</description>
     <addressOffset>0x0034</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>APBPPC</name>
       <description>Interrupt Clear of APB PPC for targets on the APB bus. Each bit ties to an individual PPC in the system.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PPC_INTEN</name>
     <description>Secure PPC Interrupt Enable Register.</description>
     <addressOffset>0x0038</addressOffset>
     <fields>
      <field>
       <name>APBPPC</name>
       <description>Interrupt Enable for APB PPC for targets on the APB bus. Each bit ties to an individual PPC in the system.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>NSCIDAU</name>
     <description>Non-Secure Callabale IDAU Configuration Register.</description>
     <addressOffset>0x0080</addressOffset>
     <fields>
      <field>
       <name>CODE</name>
       <description>Configures whether the CODE region is Non-secure Callable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SRAM</name>
       <description>Configures whether the RAM region is Non-secure Callable.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>M33LOCK</name>
     <description>M33 Core Register Lock Configuratrion Register.</description>
     <addressOffset>0x0090</addressOffset>
     <fields>
      <field>
       <name>AIRCR_VTOR_S</name>
       <description>Lock VTOR_S, AIRCR.PRIS, and AIRCR.BFHFNMINS.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>VTOR_NS</name>
       <description>Lock VTOR_NS register.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>MPU_S</name>
       <description>Lock secure MPU registers.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>MPU_NS</name>
       <description>Lock non-secure MPU registers.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SAU</name>
       <description>Lock Security Attribution Unit (SAU).</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIS</name>
         <description>TX DMA requests are disabled, andy pending DMA requests are cleared.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>TX DMA requests are enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>APBSEC</name>
     <description>APB Target Secure/Non-secure PPC Access Register.</description>
     <addressOffset>0x0120</addressOffset>
     <fields>
      <field>
       <name>PERIPH</name>
       <description>Each bit configures the APB PPC to enforce the security access allowed for an individual peripheral.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>APBPRIV</name>
     <description>APB Tartet Privileged/Non-privileged PPC Access Register.</description>
     <addressOffset>0x0160</addressOffset>
     <fields>
      <field>
       <name>PERIPH</name>
       <description>Each bit configures the APB PPC to enforce the security access allowed for an individual peripheral.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>GPIO0</name>
     <description>Secure GPIO0 Configuration Register.</description>
     <addressOffset>0x0180</addressOffset>
     <fields>
      <field>
       <name>PINS</name>
       <description>Each bit configures a GPIO pin as secore or non-secure on GPIO Port 0. Secure GPIO pins prevent software from reading GPIO Data In pin states.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>12</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>GPIO1</name>
     <description>Secure GPIO1 Configuration Register.</description>
     <addressOffset>0x0184</addressOffset>
     <fields>
      <field>
       <name>PINS</name>
       <description>Each bit configures a GPIO pin as secore or non-secure on GPIO Port 0. Secure GPIO pins prevent software from reading GPIO Data In pin states.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>NSPC</name>
   <description>Non-Secure Privilege Controller.</description>
   <baseAddress>0x40090000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>APBPRIV</name>
     <description>APB Tartet Privileged/Non-privileged PPC Access Register.</description>
     <addressOffset>0x0160</addressOffset>
     <fields>
      <field>
       <name>PERIPH</name>
       <description>Each bit configures the APB PPC to enforce the security access allowed for an individual peripheral.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>SPI</name>
   <description>SPI peripheral.</description>
   <baseAddress>0x400BE000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <interrupt>
    <name>SPI0</name>
    <value>56</value>
   </interrupt>
   <registers>
    <register>
     <name>FIFO32</name>
     <description>Register for reading and writing the FIFO.</description>
     <addressOffset>0x00</addressOffset>
     <size>32</size>
     <access>read-write</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Read to pull from RX FIFO, write to put into TX FIFO.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <dim>2</dim>
     <dimIncrement>2</dimIncrement>
     <name>FIFO16[%s]</name>
     <description>Register for reading and writing the FIFO.</description>
     <alternateRegister>FIFO32</alternateRegister>
     <addressOffset>0x00</addressOffset>
     <size>16</size>
     <access>read-write</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Read to pull from RX FIFO, write to put into TX FIFO.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>16</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <dim>4</dim>
     <dimIncrement>1</dimIncrement>
     <name>FIFO8[%s]</name>
     <description>Register for reading and writing the FIFO.</description>
     <alternateRegister>FIFO32</alternateRegister>
     <addressOffset>0x00</addressOffset>
     <size>8</size>
     <access>read-write</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Read to pull from RX FIFO, write to put into TX FIFO.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL0</name>
     <description>Register for controlling SPI peripheral.</description>
     <addressOffset>0x04</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>EN</name>
       <description>SPI Enable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>SPI is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>SPI is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CTRLR_MODE</name>
       <description>Controller Mode Enable.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>SPI is Target mode.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>SPI is  Controller mode.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TS_IO</name>
       <description>Target Select 0, IO direction, to support Multi-Controller mode,Target Select 0 can be input in Controller mode. This bit has no effect in target mode.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>output</name>
         <description>Target select 0 is output.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>input</name>
         <description>Target Select 0 is input, only valid if MMEN=1.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>START</name>
       <description>Start Transmit.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>start</name>
         <description>Controller Initiates a transaction, this bit is self clearing when transactions are done. If a transaction cimpletes, and the TX FIFO is empty, the Controller halts, if a transaction completes, and the TX FIFO is not empty, the Controller initiates another transaction.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TS_CTRL</name>
       <description>Start Select Control. Used in Controller mode to control the behavior of the Target Select signal at the end of a transaction.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>DEASSERT</name>
         <description>SPI De-asserts Target Select at the end of a transaction.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>ATSERT</name>
         <description>SPI leaves Target Select asserted at the end of a transaction.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TS_ACTIVE</name>
       <description>Target Select, when in Controller mode selects which Target devices are selected. More than one Target device can be selected.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>TS0</name>
         <description>TS0 is selected.</description>
         <value>0x1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>TS1</name>
         <description>TS1 is selected.</description>
         <value>0x2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>TS2</name>
         <description>TS2 is selected.</description>
         <value>0x4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>TS3</name>
         <description>TS3 is selected.</description>
         <value>0x8</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL1</name>
     <description>Register for controlling SPI peripheral.</description>
     <addressOffset>0x08</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>TX_NUM_CHAR</name>
       <description>Nubmer of Characters to transmit.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>16</bitWidth>
      </field>
      <field>
       <name>RX_NUM_CHAR</name>
       <description>Nubmer of Characters to receive.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>16</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL2</name>
     <description>Register for controlling SPI peripheral.</description>
     <addressOffset>0x0C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>CLKPHA</name>
       <description>Clock Phase.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>Rising_Edge</name>
         <description>Data Sampled on clock rising edge. Use when in SPI Mode 0 and Mode 2 </description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>Falling_Edge</name>
         <description>Data Sampled on clock falling edge. Use when in SPI Mode 1 and Mode 3</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CLKPOL</name>
       <description>Clock Polarity.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>Normal</name>
         <description>Normal Clock. Use when in SPI Mode 0 and Mode 1</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>Inverted</name>
         <description>Inverted Clock. Use when in SPI Mode 2 and Mode 3</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>SCLK_FB_INV</name>
       <description>Clock Polarity.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>Normal</name>
         <description>Normal Clock. Use when in SPI Mode 0 and Mode 1</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>Inverted</name>
         <description>Inverted Clock. Use when in SPI Mode 2 and Mode 3</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>NUMBITS</name>
       <description>Number of Bits per character.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>16</name>
         <description>16 bits per character.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>1</name>
         <description>1 bits per character.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>2</name>
         <description>2 bits per character.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>3</name>
         <description>3 bits per character.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>4</name>
         <description>4 bits per character.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>5</name>
         <description>5 bits per character.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>6</name>
         <description>6 bits per character.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>7</name>
         <description>7 bits per character.</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>8</name>
         <description>8 bits per character.</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>9</name>
         <description>9 bits per character.</description>
         <value>9</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>10</name>
         <description>10 bits per character.</description>
         <value>10</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>11</name>
         <description>11 bits per character.</description>
         <value>11</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>12</name>
         <description>12 bits per character.</description>
         <value>12</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>13</name>
         <description>13 bits per character.</description>
         <value>13</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>14</name>
         <description>14 bits per character.</description>
         <value>14</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>15</name>
         <description>15 bits per character.</description>
         <value>15</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>DATA_WIDTH</name>
       <description>SPI Data width.</description>
       <bitOffset>12</bitOffset>
       <bitWidth>2</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>Mono</name>
         <description>1 data pin.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>Dual</name>
         <description>2 data pins.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>Quad</name>
         <description>4 data pins.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>THREE_WIRE</name>
       <description>Three Wire mode. MOSI/MISO pin(s) shared. Only Mono mode suports Four-Wire.</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Use four wire mode (Mono only).</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Use three wire mode.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TSPOL</name>
       <description>Target Select Polarity, each Target Select can have unique polarity.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>TS0_high</name>
         <description>TS0 active high.</description>
         <value>0x1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>TS1_high</name>
         <description>TS1 active high.</description>
         <value>0x2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>TS2_high</name>
         <description>TS2 active high.</description>
         <value>0x4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>TS3_high</name>
         <description>TS3 active high.</description>
         <value>0x8</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>TSTIME</name>
     <description>Register for controlling SPI peripheral/Target Select Timing.</description>
     <addressOffset>0x10</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>PRE</name>
       <description>Target Select Pre delay 1.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>256</name>
         <description>256 system clocks between TS active and first serial clock edge.</description>
         <value>0</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>POST</name>
       <description>Target Select Post delay 2.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>8</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>256</name>
         <description>256 system clocks between last serial clock edge and TS inactive.</description>
         <value>0</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>INACT</name>
       <description>Target Select Inactive delay.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>8</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>256</name>
         <description>256 system clocks between transactions.</description>
         <value>0</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>CLKCTRL</name>
     <description>Register for controlling SPI clock rate.</description>
     <addressOffset>0x14</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>LO</name>
       <description>Low duty cycle control. In timer mode, reload[7:0].</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>Dis</name>
         <description>Duty cycle control of serial clock generation is disabled.</description>
         <value>0</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>HI</name>
       <description>High duty cycle control. In timer mode, reload[15:8].</description>
       <bitOffset>8</bitOffset>
       <bitWidth>8</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>Dis</name>
         <description>Duty cycle control of serial clock generation is disabled.</description>
         <value>0</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CLKDIV</name>
       <description>System Clock scale factor. Scales the AMBA clock by 2^SCALE before generating serial clock.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>DMA</name>
     <description>Register for controlling DMA.</description>
     <addressOffset>0x1C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>TX_THD_VAL</name>
       <description>Transmit FIFO level that will trigger a DMA request, also level for threshold status. When TX FIFO has fewer than this many bytes, the associated events and conditions are triggered.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>5</bitWidth>
      </field>
      <field>
       <name>TX_FIFO_EN</name>
       <description>Transmit FIFO enabled for SPI transactions.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Transmit FIFO is not enabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Transmit FIFO is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_FLUSH</name>
       <description>Clear TX FIFO, clear is accomplished by resetting the read and write
            pointers. This should be done when FIFO is not being accessed on the SPI side.
          .</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>CLEAR</name>
         <description>Clear the Transmit FIFO, clears any pending TX FIFO status.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_LVL</name>
       <description>Count of entries in TX FIFO.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>6</bitWidth>
       <access>read-only</access>
      </field>
      <field>
       <name>TX_EN</name>
       <description>TX DMA Enable.</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIS</name>
         <description>TX DMA requests are disabled, andy pending DMA requests are cleared.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>TX DMA requests are enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_THD_VAL</name>
       <description>Receive FIFO level that will trigger a DMA request, also level for threshold status. When RX FIFO has more than this many bytes, the associated events and conditions are triggered.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>5</bitWidth>
      </field>
      <field>
       <name>RX_FIFO_EN</name>
       <description>Receive FIFO enabled for SPI transactions.</description>
       <bitOffset>22</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIS</name>
         <description>Receive FIFO is not enabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Receive FIFO is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_FLUSH</name>
       <description>Clear RX FIFO, clear is accomplished by resetting the read and write pointers. This should be done when FIFO is not being accessed on the SPI side.</description>
       <bitOffset>23</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>CLEAR</name>
         <description>Clear the Receive FIFO, clears any pending RX FIFO status.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_LVL</name>
       <description>Count of entries in RX FIFO.</description>
       <bitOffset>24</bitOffset>
       <bitWidth>6</bitWidth>
       <access>read-only</access>
      </field>
      <field>
       <name>RX_EN</name>
       <description>RX DMA Enable.</description>
       <bitOffset>31</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>RX DMA requests are disabled, any pending DMA requests are cleared.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>RX DMA requests are enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>INTFL</name>
     <description>Register for reading and clearing interrupt flags. All bits are write 1 to clear.</description>
     <addressOffset>0x20</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>TX_THD</name>
       <description>TX FIFO Threshold Crossed.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_EM</name>
       <description>TX FIFO Empty.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_THD</name>
       <description>RX FIFO Threshold Crossed.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_FULL</name>
       <description>RX FIFO FULL.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TSA</name>
       <description>Target Select Asserted.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TSD</name>
       <description>Target Select Deasserted.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>FAULT</name>
       <description>Multi-Controller Mode Fault.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>ABORT</name>
       <description>Target Abort Detected.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CTRLR_DONE</name>
       <description>Controller Done, set when SPI Controller has completed any transactions.</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_OV</name>
       <description>Transmit FIFO Overrun, set when the AMBA side attempts to write data to a full transmit FIFO.</description>
       <bitOffset>12</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_UN</name>
       <description>Transmit FIFO Underrun, set when the SPI side attempts to read data from an empty transmit FIFO.</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_OV</name>
       <description>Receive FIFO Overrun, set when the SPI side attempts to write to a full receive FIFO.</description>
       <bitOffset>14</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_UN</name>
       <description>Receive FIFO Underrun, set when the AMBA side attempts to read data from an empty receive FIFO.</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>INTEN</name>
     <description>Register for enabling interrupts.</description>
     <addressOffset>0x24</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>TX_THD</name>
       <description>TX FIFO Threshold interrupt enable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_EM</name>
       <description>TX FIFO Empty interrupt enable.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_THD</name>
       <description>RX FIFO Threshold Crossed interrupt enable.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_FULL</name>
       <description>RX FIFO FULL interrupt enable.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TSA</name>
       <description>Target Select Asserted interrupt enable.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TSD</name>
       <description>Target Select Deasserted interrupt enable.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>FAULT</name>
       <description>Multi-Controller Mode Fault interrupt enable.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>ABORT</name>
       <description>Target Abort Detected interrupt enable.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CTRLR_DONE</name>
       <description>Controller Done interrupt enable.</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_OV</name>
       <description>Transmit FIFO Overrun interrupt enable.</description>
       <bitOffset>12</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_UN</name>
       <description>Transmit FIFO Underrun interrupt enable.</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_OV</name>
       <description>Receive FIFO Overrun interrupt enable.</description>
       <bitOffset>14</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_UN</name>
       <description>Receive FIFO Underrun interrupt enable.</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Interrupt is disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Interrupt is enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>WKFL</name>
     <description>Register for wake up flags. All bits in this register are write 1 to clear.</description>
     <addressOffset>0x28</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>TX_THD</name>
       <description>Wake on TX FIFO Threshold Crossed.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_EM</name>
       <description>Wake on TX FIFO Empty.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_THD</name>
       <description>Wake on RX FIFO Threshold Crossed.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_FULL</name>
       <description>Wake on RX FIFO Full.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>clear</name>
         <description>Flag is set when value read is 1. Write 1 to clear this flag.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>WKEN</name>
     <description>Register for wake up enable.</description>
     <addressOffset>0x2C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>TX_THD</name>
       <description>Wake on TX FIFO Threshold Crossed Enable.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Wakeup source disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Wakeup source enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TX_EM</name>
       <description>Wake on TX FIFO Empty Enable.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Wakeup source disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Wakeup source enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_THD</name>
       <description>Wake on RX FIFO Threshold Crossed Enable.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Wakeup source disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Wakeup source enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RX_FULL</name>
       <description>Wake on RX FIFO Full Enable.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Wakeup source disabled.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Wakeup source enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>STATUS</name>
     <description>SPI Status register.</description>
     <addressOffset>0x30</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>BUSY</name>
       <description>SPI active status. In Controller mode, set when transaction starts, cleared when last bit of last character is acted upon and Target Select de-assertion would occur. In Target mode, set when Target Select is asserted, cleared when Target Select is de-asserted. Not used in Timer mode. </description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>not</name>
         <description>SPI not active.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>active</name>
         <description>SPI active.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>TMR</name>
   <description>Low-Power Configurable Timer</description>
   <baseAddress>0x40010000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <interrupt>
    <name>TMR</name>
    <value>5</value>
   </interrupt>
   <registers>
    <register>
     <name>CNT</name>
     <description>Timer Counter Register.</description>
     <addressOffset>0x00</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>COUNT</name>
       <description>The current count value for the timer. This field increments as the timer counts.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CMP</name>
     <description>Timer Compare Register.</description>
     <addressOffset>0x04</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>COMPARE</name>
       <description>The value in this register is used as the compare value for the timer's count value. The compare field meaning is determined by the specific mode of the timer.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PWM</name>
     <description>Timer PWM Register.</description>
     <addressOffset>0x08</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>PWM</name>
       <description>Timer PWM Match:
                In PWM Mode, this field sets the count value for the first transition period of the PWM cycle. At the end of the cycle where CNT equals PWM, the PWM output transitions to the second period of the PWM cycle. The second PWM period count is stored in the CMP register. The value set for PWM must me less than the value set in CMP for PWM mode operation. Timer Capture Value:
                In Capture, Compare, and Capture/Compare modes, this field is used to store the CNT value when a Capture, Compare, or Capture/Compare event occurs.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>INTFL</name>
     <description>Timer Interrupt Status Register.</description>
     <addressOffset>0x0C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>IRQ_A</name>
       <description>Interrupt Flag for Timer A.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>WRDONE_A</name>
       <description>Write Done Flag for Timer A indicating the write is complete from APB to CLK_TMR domain.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>WR_DIS_A</name>
       <description>Write Disable to CNT/PWM for Timer A in the non-cascaded dual timer configuration.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>IRQ_B</name>
       <description>Interrupt Flag for Timer B.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>WRDONE_B</name>
       <description>Write Done Flag for Timer B indicating the write is complete from APB to CLK_TMR domain.</description>
       <bitOffset>24</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>WR_DIS_B</name>
       <description>Write Disable to CNT/PWM for Timer B in the non-cascaded dual timer configuration.</description>
       <bitOffset>25</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL0</name>
     <description>Timer Control Register.</description>
     <addressOffset>0x10</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>MODE_A</name>
       <description>Mode Select for Timer A</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>ONE_SHOT</name>
         <description>One-Shot Mode</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CONTINUOUS</name>
         <description>Continuous Mode</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>COUNTER</name>
         <description>Counter Mode</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>PWM</name>
         <description>PWM Mode</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CAPTURE</name>
         <description>Capture Mode</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>COMPARE</name>
         <description>Compare Mode</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>GATED</name>
         <description>Gated Mode</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CAPCOMP</name>
         <description>Capture/Compare Mode</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DUAL_EDGE</name>
         <description>Dual Edge Capture Mode</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>IGATED</name>
         <description>Inactive Gated Mode</description>
         <value>14</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CLKDIV_A</name>
       <description>Clock Divider Select for Timer A</description>
       <bitOffset>4</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIV_BY_1</name>
         <description>Prescaler Divide-By-1</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_2</name>
         <description>Prescaler Divide-By-2</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_4</name>
         <description>Prescaler Divide-By-4</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_8</name>
         <description>Prescaler Divide-By-8</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_16</name>
         <description>Prescaler Divide-By-16</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_32</name>
         <description>Prescaler Divide-By-32</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_64</name>
         <description>Prescaler Divide-By-64</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_128</name>
         <description>Prescaler Divide-By-128</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_256</name>
         <description>Prescaler Divide-By-256</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_512</name>
         <description>Prescaler Divide-By-512</description>
         <value>9</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_1024</name>
         <description>Prescaler Divide-By-1024</description>
         <value>10</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_2048</name>
         <description>Prescaler Divide-By-2048</description>
         <value>11</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_4096</name>
         <description>TBD</description>
         <value>12</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>POL_A</name>
       <description>Timer Polarity for Timer A</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>PWMSYNC_A</name>
       <description>PWM Synchronization Mode for Timer A</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>NOLHPOL_A</name>
       <description>PWM Phase A (Non-Overlapping High) Polarity for Timer A</description>
       <bitOffset>10</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>NOLLPOL_A</name>
       <description>PWM Phase A-Prime (Non-Overlapping Low) Polarity for Timer A</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>PWMCKBD_A</name>
       <description>PWM Phase A-Prime Output Disable for Timer A</description>
       <bitOffset>12</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RST_A</name>
       <description>Resets all flip flops in the CLK_TMR domain for Timer A. Self-clears.</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CLKEN_A</name>
       <description>Write 1 to Enable CLK_TMR for Timer A</description>
       <bitOffset>14</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>EN_A</name>
       <description>Enable for Timer A</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>MODE_B</name>
       <description>Mode Select for Timer B</description>
       <bitOffset>16</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>ONE_SHOT</name>
         <description>One-Shot Mode</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CONTINUOUS</name>
         <description>Continuous Mode</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>COUNTER</name>
         <description>Counter Mode</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>PWM</name>
         <description>PWM Mode</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CAPTURE</name>
         <description>Capture Mode</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>COMPARE</name>
         <description>Compare Mode</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>GATED</name>
         <description>Gated Mode</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CAPCOMP</name>
         <description>Capture/Compare Mode</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DUAL_EDGE</name>
         <description>Dual Edge Capture Mode</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>IGATED</name>
         <description>Inactive Gated Mode</description>
         <value>14</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CLKDIV_B</name>
       <description>Clock Divider Select for Timer B</description>
       <bitOffset>20</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIV_BY_1</name>
         <description>Prescaler Divide-By-1</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_2</name>
         <description>Prescaler Divide-By-2</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_4</name>
         <description>Prescaler Divide-By-4</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_8</name>
         <description>Prescaler Divide-By-8</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_16</name>
         <description>Prescaler Divide-By-16</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_32</name>
         <description>Prescaler Divide-By-32</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_64</name>
         <description>Prescaler Divide-By-64</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_128</name>
         <description>Prescaler Divide-By-128</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_256</name>
         <description>Prescaler Divide-By-256</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_512</name>
         <description>Prescaler Divide-By-512</description>
         <value>9</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_1024</name>
         <description>Prescaler Divide-By-1024</description>
         <value>10</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_2048</name>
         <description>Prescaler Divide-By-2048</description>
         <value>11</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV_BY_4096</name>
         <description>TBD</description>
         <value>12</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>POL_B</name>
       <description>Timer Polarity for Timer B</description>
       <bitOffset>24</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>PWMSYNC_B</name>
       <description>PWM Synchronization Mode for Timer B</description>
       <bitOffset>25</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>NOLHPOL_B</name>
       <description>PWM Phase A (Non-Overlapping High) Polarity for Timer B</description>
       <bitOffset>26</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>NOLLPOL_B</name>
       <description>PWM Phase A-Prime (Non-Overlapping Low) Polarity for Timer B</description>
       <bitOffset>27</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>PWMCKBD_B</name>
       <description>PWM Phase A-Prime Output Disable for Timer B</description>
       <bitOffset>28</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RST_B</name>
       <description>Resets all flip flops in the CLK_TMR domain for Timer B. Self-clears.</description>
       <bitOffset>29</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CLKEN_B</name>
       <description>Write 1 to Enable CLK_TMR for Timer B</description>
       <bitOffset>30</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>EN_B</name>
       <description>Enable for Timer B</description>
       <bitOffset>31</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>NOLCMP</name>
     <description>Timer Non-Overlapping Compare Register.</description>
     <addressOffset>0x14</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>LO_A</name>
       <description>Non-Overlapping Low Compare value for Timer A controls the time between the falling edge of PWM Phase A and the next rising edge of PWM Phase A-Prime.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
      <field>
       <name>HI_A</name>
       <description>Non-Overlapping High Compare value for Timer A controls the time between the falling edge of PWM Phase A-Prime and the next rising edge of PWM Phase A.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
      <field>
       <name>LO_B</name>
       <description>Non-Overlapping Low Compare value for Timer B controls the time between the falling edge of PWM Phase A and the next rising edge of PWM Phase A-Prime.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
      <field>
       <name>HI_B</name>
       <description>Non-Overlapping High Compare value for Timer B controls the time between the falling edge of PWM Phase A-Prime and the next rising edge of PWM Phase A.</description>
       <bitOffset>24</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL1</name>
     <description>Timer Configuration Register.</description>
     <addressOffset>0x18</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>CLKSEL_A</name>
       <description>Timer Clock Select for Timer A</description>
       <bitOffset>0</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
      <field>
       <name>CLKEN_A</name>
       <description>Timer A Enable Status</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CLKRDY_A</name>
       <description>CLK_TMR Ready Flag for Timer A</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>EVENT_SEL_A</name>
       <description>Event Select for Timer A</description>
       <bitOffset>4</bitOffset>
       <bitWidth>3</bitWidth>
      </field>
      <field>
       <name>NEGTRIG_A</name>
       <description>Negative Edge Trigger for Event for Timer A</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>IE_A</name>
       <description>Interrupt Enable for Timer A</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CAPEVENT_SEL_A</name>
       <description>Capture Event Select for Timer A</description>
       <bitOffset>9</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
      <field>
       <name>SW_CAPEVENT_A</name>
       <description>Software Capture Event for Timer A</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>WE_A</name>
       <description>Wake-Up Enable for Timer A</description>
       <bitOffset>12</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>OUTEN_A</name>
       <description>OUT_OE_O Enable for Modes 0, 1,and 5 for Timer A</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>OUTBEN_A</name>
       <description>PWM_CKB_EN_O Enable for Modes other than Mode 3 for Timer A</description>
       <bitOffset>14</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CLKSEL_B</name>
       <description>Timer Clock Select for Timer B</description>
       <bitOffset>16</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
      <field>
       <name>CLKEN_B</name>
       <description>Timer B Enable Status</description>
       <bitOffset>18</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CLKRDY_B</name>
       <description>CLK_TMR Ready Flag for Timer B</description>
       <bitOffset>19</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>EVENT_SEL_B</name>
       <description>Event Select for Timer B</description>
       <bitOffset>20</bitOffset>
       <bitWidth>3</bitWidth>
      </field>
      <field>
       <name>NEGTRIG_B</name>
       <description>Negative Edge Trigger for Event for Timer B</description>
       <bitOffset>23</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>IE_B</name>
       <description>Interrupt Enable for Timer B</description>
       <bitOffset>24</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CAPEVENT_SEL_B</name>
       <description>Capture Event Select for Timer B</description>
       <bitOffset>25</bitOffset>
       <bitWidth>2</bitWidth>
      </field>
      <field>
       <name>SW_CAPEVENT_B</name>
       <description>Software Capture Event for Timer B</description>
       <bitOffset>27</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>WE_B</name>
       <description>Wake-Up Enable for Timer B</description>
       <bitOffset>28</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CASCADE</name>
       <description>Cascade two 16-bit timers into one 32-bit timer. Only available when C_TMR16=0 adn C_DUALTMR16=1.</description>
       <bitOffset>31</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>WKFL</name>
     <description>Timer Wakeup Status Register.</description>
     <addressOffset>0x1C</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>A</name>
       <description>Wake-Up Flag for Timer A</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>B</name>
       <description>Wake-Up Flag for Timer B</description>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral derivedFrom="TMR">
   <name>TMR1</name>
   <description>Low-Power Configurable Timer 1</description>
   <baseAddress>0x40011000</baseAddress>
   <interrupt>
    <name>TMR1</name>
    <description>TMR1 IRQ</description>
    <value>6</value>
   </interrupt>
  </peripheral>

  <peripheral derivedFrom="TMR">
   <name>TMR2</name>
   <description>Low-Power Configurable Timer 2</description>
   <baseAddress>0x40012000</baseAddress>
   <interrupt>
    <name>TMR2</name>
    <description>TMR2 IRQ</description>
    <value>7</value>
   </interrupt>
  </peripheral>

  <peripheral derivedFrom="TMR">
   <name>TMR3</name>
   <description>Low-Power Configurable Timer 3</description>
   <baseAddress>0x40013000</baseAddress>
   <interrupt>
    <name>TMR3</name>
    <description>TMR3 IRQ</description>
    <value>8</value>
   </interrupt>
  </peripheral>

  <peripheral derivedFrom="TMR">
   <name>TMR4</name>
   <description>Low-Power Configurable Timer 4</description>
   <baseAddress>0x40080C00</baseAddress>
   <interrupt>
    <name>TMR4</name>
    <description>TMR4 IRQ</description>
    <value>9</value>
   </interrupt>
  </peripheral>

  <peripheral derivedFrom="TMR">
   <name>TMR5</name>
   <description>Low-Power Configurable Timer 5</description>
   <baseAddress>0x40081000</baseAddress>
   <interrupt>
    <name>TMR5</name>
    <description>TMR5 IRQ</description>
    <value>10</value>
   </interrupt>
  </peripheral>

  <peripheral>
   <name>TRIMSIR</name>
   <description>Trim System Initilazation Registers</description>
   <baseAddress>0x40005400</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>RTC</name>
     <description>RTC Trim System Initialization Register.</description>
     <addressOffset>0x08</addressOffset>
     <fields>
      <field>
       <name>X1TRIM</name>
       <description>RTC X1 Trim.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>5</bitWidth>
      </field>
      <field>
       <name>X2TRIM</name>
       <description>RTC X2 Trim.</description>
       <bitOffset>21</bitOffset>
       <bitWidth>5</bitWidth>
      </field>
      <field>
       <name>LOCK</name>
       <description>Lock.</description>
       <bitOffset>31</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>SIMO</name>
     <description>SIMO Trim System Initialization Register.</description>
     <addressOffset>0x34</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>CLKDIV</name>
       <description>SIMO Clock Divide.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>3</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>DIV1</name>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV16</name>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV32</name>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV64</name>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>DIV128</name>
         <value>7</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>IPOLO</name>
     <description>IPO Low Trim System Initialization Register.</description>
     <addressOffset>0x3C</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>IPO_LIMITLO</name>
       <description>IPO Low Limit Trim.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL</name>
     <description>Control Trim System Initialization Register.</description>
     <addressOffset>0x40</addressOffset>
     <fields>
      <field>
       <name>VDDA_LIMITLO</name>
       <description>VDDA Low Trim Limit.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>7</bitWidth>
      </field>
      <field>
       <name>VDDA_LIMITHI</name>
       <description>VDDA High Trim Limit.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>7</bitWidth>
      </field>
      <field>
       <name>IPO_LIMITHI</name>
       <description>IPO High Trim Limit.</description>
       <bitOffset>15</bitOffset>
       <bitWidth>9</bitWidth>
      </field>
      <field>
       <name>INRO_SEL</name>
       <description>INRO Clock Select.</description>
       <bitOffset>24</bitOffset>
       <bitWidth>2</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>8KHZ</name>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>16KHZ</name>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>30KHZ</name>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>INRO_TRIM</name>
       <description>INRO Clock Trim.</description>
       <bitOffset>29</bitOffset>
       <bitWidth>3</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>INRO</name>
     <description>RTC Trim System Initialization Register.</description>
     <addressOffset>0x44</addressOffset>
     <fields>
      <field>
       <name>TRIM16K</name>
       <description>INRO 16KHz Trim.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>3</bitWidth>
      </field>
      <field>
       <name>TRIM30K</name>
       <description>INRO 30KHz Trim.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>3</bitWidth>
      </field>
      <field>
       <name>LPCLKSEL</name>
       <description>INRO Low Power Mode Clock Select.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>2</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>8KHZ</name>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>16KHZ</name>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>30KHZ</name>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>TRNG</name>
   <description>Random Number Generator.</description>
   <baseAddress>0x4004D000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <interrupt>
    <name>TRNG</name>
    <description>TRNG interrupt.</description>
    <value>4</value>
   </interrupt>
   <registers>
    <register>
     <name>CTRL</name>
     <description>TRNG Control Register.</description>
     <addressOffset>0x00</addressOffset>
     <resetValue>0x00000003</resetValue>
     <fields>
      <field>
       <name>OD_HEALTH</name>
       <description>Start On-Demand health test.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RND_IE</name>
       <description>To enable IRQ generation when a new 32-bit Random number is ready.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>disable</name>
         <description>Disable</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>enable</name>
         <description>Enable</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>HEALTH_IE</name>
       <description>Enable IRQ generation when a health test fails.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>AESKG_MEU</name>
       <description>Generate and transfer 256 bit MEU key to AES Key storage.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>AESKG_MEMPROT_XIP</name>
       <description>Generate and transfer 128 bit MEMPROT_XIP key to AES key storage.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>AESKG_MEMPROT_DIP</name>
       <description>Generate and transfer 128 bit MEMPROT_DIP key to AES key storage.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>OD_ROMON</name>
       <description>Start ring oscillator monitor on demand test.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>OD_EE</name>
       <description>Start entropy estimator on demand test.</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ROMON_EE_FOE</name>
       <description>Ring Oscillator Monitors and Entropy Estimator Freeze on Error.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ROMON_EE_FOD</name>
       <description>Ring Oscillator Monitors and Entropy Estimator Freeze on Done.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>EBLS</name>
       <description>Entropy Bit Load Select.</description>
       <bitOffset>10</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>KEYWIPE</name>
       <description>To wipe the Battery Backed key.</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>GET_TERO_CNT</name>
       <description>Get Tero Count.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>EE_DONE_IE</name>
       <description>Entropy Estimator Done Interrupt Enable.</description>
       <bitOffset>23</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ROMON_DIS</name>
       <description>Ring Oscillator Disable.</description>
       <bitOffset>24</bitOffset>
       <bitWidth>3</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>RO_0</name>
         <description>Ring Oscillator 0.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>RO_1</name>
         <description>Ring Oscillator 1.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>RO_2</name>
         <description>Ring Oscillator 2.</description>
         <value>4</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>ROMON_DIV2</name>
       <description>Divide ring by 2.</description>
       <bitOffset>28</bitOffset>
       <bitWidth>3</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>RO_0</name>
         <description>Ring Oscillator 0.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>RO_1</name>
         <description>Ring Oscillator 1.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>RO_2</name>
         <description>Ring Oscillator 2.</description>
         <value>2</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>STATUS</name>
     <description>Data. The content of this register is valid only when RNG_IS = 1. When TRNG is disabled, read returns 0x0000 0000.</description>
     <addressOffset>0x04</addressOffset>
     <fields>
      <field>
       <name>RDY</name>
       <description>32-bit random data is ready to read from TRNG_DATA register. Reading TRNG_DATA when RND_RDY=0 will return all 0's. IRQ is generated when RND_RDY=1 if TRNG_CN.RND_IRQ_EN=1.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>Busy</name>
         <description>TRNG Busy</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>Ready</name>
         <description>32 bit random data is ready</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>OD_HEALTH</name>
       <description>On-Demand health test status.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>HEALTH</name>
       <description>Health test status.</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>SRCFAIL</name>
       <description>Entropy source has failed.</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>AES_KEYGEN</name>
       <description>AESKGD.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>OD_ROMON</name>
       <description>On demand ring oscillator test status.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>OD_EE</name>
       <description>On demand entropy estimator status.</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>PP_ERR</name>
       <description>Post process error.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ROMON_0_ERR</name>
       <description>Ring Oscillator 0 Monitor Error.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ROMON_1_ERR</name>
       <description>Ring Oscillator 1 Monitor Error.</description>
       <bitOffset>10</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ROMON_2_ERR</name>
       <description>Ring Oscillator 2 Monitor Error.</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>EE_ERR_THR</name>
       <description>Entropy Estimator Threshold Error.</description>
       <bitOffset>12</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>EE_ERR_OOB</name>
       <description>Entropy Estimator Out of Bounds Error..</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>EE_ERR_LOCK</name>
       <description>Entropy Estimator Lock Error.</description>
       <bitOffset>14</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TERO_CNT_RDY</name>
       <description>TERO Count Ready.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RC_ERR</name>
       <description>Repetition Count Error.</description>
       <bitOffset>17</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>AP_ERR</name>
       <description>Adaptive Proportion Error.</description>
       <bitOffset>18</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>DATA_DONE</name>
       <description>Data register has been loaded with at least 32 new entropy bits.</description>
       <bitOffset>19</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>DATA_NIST_DONE</name>
       <description>Data NIST register has been loaded with at least 32 new entropy bits.</description>
       <bitOffset>20</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>HEALTH_DONE</name>
       <description>Health Test Done.</description>
       <bitOffset>21</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>ROMON_DONE</name>
       <description>Ring Oscillator Monitor Test Done.</description>
       <bitOffset>22</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>EE_DONE</name>
       <description>Entropy Estimator Test Done.</description>
       <bitOffset>23</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>DATA</name>
     <description>Data. The content of this register is valid only when RNG_IS = 1. When TRNG is disabled, read returns 0x0000 0000.</description>
     <addressOffset>0x08</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>DATA</name>
       <description>Data. The content of this register is valid only when RNG_IS =1. When TNRG is disabled, read returns 0x0000 0000.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>DATA_NIST</name>
     <description>Data NIST Register.</description>
     <addressOffset>0x38</addressOffset>
     <fields>
      <field>
       <name>DATA</name>
       <description>Ring Oscillator 1 Monitor Last Ring Oscillator Count.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>UART</name>
   <description>UART Low Power Registers</description>
   <baseAddress>0x40042000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x1000</size>
    <usage>registers</usage>
   </addressBlock>
   <registers>
    <register>
     <name>CTRL</name>
     <description>Control register</description>
     <addressOffset>0x0000</addressOffset>
     <fields>
      <field>
       <name>RX_THD_VAL</name>
       <description>This field specifies the depth of receive FIFO for interrupt generation (value 0 and &gt; 16 are ignored) </description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
      <field>
       <name>PAR_EN</name>
       <description>Parity Enable</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>PAR_EO</name>
       <description>when PAREN=1 selects odd or even parity odd is 1 even is 0</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>PAR_MD</name>
       <description>Selects parity based on 1s or 0s count (when PAREN=1) </description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CTS_DIS</name>
       <description>CTS Sampling Disable </description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_FLUSH</name>
       <description>Flushes the TX FIFO buffer. This bit is automatically cleared by hardware when flush is completed.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_FLUSH</name>
       <description>Flushes the RX FIFO buffer. This bit is automatically cleared by hardware when flush is completed.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CHAR_SIZE</name>
       <description>Selects UART character size</description>
       <bitOffset>10</bitOffset>
       <bitWidth>2</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>5bits</name>
         <description>5 bits</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>6bits</name>
         <description>6 bits</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>7bits</name>
         <description>7 bits</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>8bits</name>
         <description>8 bits</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>STOPBITS</name>
       <description>Selects the number of stop bits that will be generated</description>
       <bitOffset>12</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>HFC_EN</name>
       <description>Enables/disables hardware flow control</description>
       <bitOffset>13</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RTS_NEG</name>
       <description>The condition to negate RTS in HFC mode.</description>
       <bitOffset>14</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CLK_EN</name>
       <description>Baud clock enable</description>
       <bitOffset>15</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CLK_SEL</name>
       <description>To select the UART clock source for the UART engine (except APB registers). Secondary clock (used for baud rate generator) can be asynchronous from APB clock.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>2</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>Peripheral_Clock</name>
         <description>apb clock</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>External_Clock</name>
         <description>Clock 1</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CLK2</name>
         <description>Clock 2</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>CLK3</name>
         <description>Clock 3</description>
         <value>3</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CLK_RDY</name>
       <description>Baud clock Ready read only bit</description>
       <bitOffset>19</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CLK_GATE</name>
       <description>UART Clock Auto Gating mode</description>
       <bitOffset>20</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>STATUS</name>
     <description>Status register</description>
     <addressOffset>0x0004</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>TX_BUSY</name>
       <description>Read-only flag indicating the UART transmit status</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_BUSY</name>
       <description>Read-only flag indicating the UART receiver status</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_EM</name>
       <description>Read-only flag indicating the RX FIFO state</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_FULL</name>
       <description>Read-only flag indicating the RX FIFO state</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_EM</name>
       <description>Read-only flag indicating the TX FIFO state</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_FULL</name>
       <description>Read-only flag indicating the TX FIFO state</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_LVL</name>
       <description>Indicates the number of bytes currently in the RX FIFO (0-RX FIFO_ELTS) </description>
       <bitOffset>8</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
      <field>
       <name>TX_LVL</name>
       <description>Indicates the number of bytes currently in the TX FIFO (0-TX FIFO_ELTS) </description>
       <bitOffset>12</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>INTEN</name>
     <description>Interrupt Enable control register</description>
     <addressOffset>0x0008</addressOffset>
     <fields>
      <field>
       <name>RX_FERR</name>
       <description>Enable Interrupt For RX Frame Error</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_PAR</name>
       <description>Enable Interrupt For RX Parity Error</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CTS_EV</name>
       <description>Enable Interrupt For CTS signal change Error</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_OV</name>
       <description>Enable Interrupt For RX FIFO Overrun Error</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_THD</name>
       <description>Enable Interrupt For RX FIFO reaches the number of bytes configured by RXTHD</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_OB</name>
       <description>Enable Interrupt For TX FIFO when only one byte is remaining.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_THD</name>
       <description>Enable Interrupt for when TX FIFO meets or passes the threshold level.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_FULL</name>
       <description>Enable for RX FIFO Full interrupt.</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>INTFL</name>
     <description>Interrupt status flags Control register</description>
     <addressOffset>0x000C</addressOffset>
     <fields>
      <field>
       <name>RX_FERR</name>
       <description>Flag for RX Frame Error Interrupt.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_PAR</name>
       <description>Flag for RX Parity Error interrupt</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CTS_EV</name>
       <description>Flag for CTS signal change interrupt (hardware flow control disabled) </description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_OV</name>
       <description>Flag for RX FIFO Overrun interrupt</description>
       <bitOffset>3</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_THD</name>
       <description>Flag for interrupt when RX FIFO reaches the number of bytes configured by the RXTHD field</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_OB</name>
       <description>Flag for interrupt when TX FIFO has only one byte is remaining.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>TX_THD</name>
       <description>Flag for interrupt when TX FIFO meets or passes the threshold level.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_FULL</name>
       <description>Flag for full RX FIFO.</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CLKDIV</name>
     <description>Clock Divider register</description>
     <addressOffset>0x0010</addressOffset>
     <fields>
      <field>
       <name>CLKDIV</name>
       <description>Baud rate divisor value</description>
       <bitOffset>0</bitOffset>
       <bitWidth>20</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>OSR</name>
     <description>Over Sampling Rate register</description>
     <addressOffset>0x0014</addressOffset>
     <fields>
      <field>
       <name>OSR</name>
       <description>OSR</description>
       <bitOffset>0</bitOffset>
       <bitWidth>3</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>TXPEEK</name>
     <description>TX FIFO Output Peek register</description>
     <addressOffset>0x0018</addressOffset>
     <fields>
      <field>
       <name>DATA</name>
       <description>Read TX FIFO next data. Reading from this field does not affect the contents of TX FIFO. Note that the parity bit is available from this field.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PIN</name>
     <description> Pin register</description>
     <addressOffset>0x001C</addressOffset>
     <fields>
      <field>
       <name>CTS</name>
       <description>Current sampled value of CTS IO</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
       <access>read-only</access>
      </field>
      <field>
       <name>RTS</name>
       <description>This bit controls the value to apply on the RTS IO. If set to 1, the RTS IO is set to high level. If set to 0, the RTS IO is set to low level.</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>FIFO</name>
     <description>FIFO Read/Write register</description>
     <addressOffset>0x0020</addressOffset>
     <fields>
      <field>
       <name>DATA</name>
       <description>Load/unload location for TX and RX FIFO buffers.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
      <field>
       <name>RX_PAR</name>
       <description>Parity error flag for next byte to be read from FIFO.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>DMA</name>
     <description>DMA Configuration register</description>
     <addressOffset>0x0030</addressOffset>
     <fields>
      <field>
       <name>TX_THD_VAL</name>
       <description>TX FIFO Level DMA Trigger If the TX FIFO level is less than this value, then the TX FIFO DMA interface will send a signal to system DMA to notify that TX FIFO is ready to receive data from memory.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
      <field>
       <name>TX_EN</name>
       <description>TX DMA channel enable</description>
       <bitOffset>4</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_THD_VAL</name>
       <description>Rx FIFO Level DMA Trigger If the RX FIFO level is greater than this value, then the RX FIFO DMA interface will send a signal to the system DMA to notify that RX FIFO has characters to transfer to memory.</description>
       <bitOffset>5</bitOffset>
       <bitWidth>4</bitWidth>
      </field>
      <field>
       <name>RX_EN</name>
       <description>RX DMA channel enable</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>WKEN</name>
     <description>Wake up enable Control register</description>
     <addressOffset>0x0034</addressOffset>
     <fields>
      <field>
       <name>RX_NE</name>
       <description>Wake-Up Enable for RX FIFO Not Empty</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_FULL</name>
       <description>Wake-Up Enable for RX FIFO Full</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_THD</name>
       <description>Wake-Up Enable for RX FIFO Threshold Met</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>WKFL</name>
     <description>Wake up Flags register</description>
     <addressOffset>0x0038</addressOffset>
     <fields>
      <field>
       <name>RX_NE</name>
       <description>Wake-Up Flag for RX FIFO Not Empty</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_FULL</name>
       <description>Wake-Up Flag for RX FIFO Full</description>
       <bitOffset>1</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>RX_THD</name>
       <description>Wake-Up Flag for RX FIFO Threshold Met</description>
       <bitOffset>2</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>WDT</name>
   <description>Windowed Watchdog Timer</description>
   <baseAddress>0x40003000</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x0400</size>
    <usage>registers</usage>
   </addressBlock>
   <interrupt>
    <name>WWDT</name>
    <value>1</value>
   </interrupt>
   <registers>
    <register>
     <name>CTRL</name>
     <description>Watchdog Timer Control Register.</description>
     <addressOffset>0x00</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>INT_LATE_VAL</name>
       <description>Windowed Watchdog Interrupt Upper Limit. Sets the number of WDTCLK cycles until a windowed watchdog timer interrupt is generated (if enabled) if the CPU does not write the windowed watchdog reset sequence to the WWDT_RST register before the watchdog timer has counted this time period since the last timer reset.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>wdt2pow31</name>
         <description>2**31 clock cycles.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow30</name>
         <description>2**30 clock cycles.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow29</name>
         <description>2**29 clock cycles.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow28</name>
         <description>2**28 clock cycles.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow27</name>
         <description>2^27 clock cycles.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow26</name>
         <description>2**26 clock cycles.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow25</name>
         <description>2**25 clock cycles.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow24</name>
         <description>2**24 clock cycles.</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow23</name>
         <description>2**23 clock cycles.</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow22</name>
         <description>2**22 clock cycles.</description>
         <value>9</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow21</name>
         <description>2**21 clock cycles.</description>
         <value>10</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow20</name>
         <description>2**20 clock cycles.</description>
         <value>11</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow19</name>
         <description>2**19 clock cycles.</description>
         <value>12</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow18</name>
         <description>2**18 clock cycles.</description>
         <value>13</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow17</name>
         <description>2**17 clock cycles.</description>
         <value>14</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow16</name>
         <description>2**16 clock cycles.</description>
         <value>15</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RST_LATE_VAL</name>
       <description>Windowed Watchdog Reset Upper Limit. Sets the number of WDTCLK cycles until a system reset occurs (if enabled) if the CPU does not write the watchdog reset sequence to the WDT_RST register before the watchdog timer has counted this time period since the last timer reset.</description>
       <bitOffset>4</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>wdt2pow31</name>
         <description>2**31 clock cycles.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow30</name>
         <description>2**30 clock cycles.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow29</name>
         <description>2**29 clock cycles.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow28</name>
         <description>2**28 clock cycles.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow27</name>
         <description>2^27 clock cycles.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow26</name>
         <description>2**26 clock cycles.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow25</name>
         <description>2**25 clock cycles.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow24</name>
         <description>2**24 clock cycles.</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow23</name>
         <description>2**23 clock cycles.</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow22</name>
         <description>2**22 clock cycles.</description>
         <value>9</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow21</name>
         <description>2**21 clock cycles.</description>
         <value>10</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow20</name>
         <description>2**20 clock cycles.</description>
         <value>11</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow19</name>
         <description>2**19 clock cycles.</description>
         <value>12</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow18</name>
         <description>2**18 clock cycles.</description>
         <value>13</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow17</name>
         <description>2**17 clock cycles.</description>
         <value>14</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow16</name>
         <description>2**16 clock cycles.</description>
         <value>15</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>EN</name>
       <description>Windowed Watchdog Timer Enable.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>INT_LATE</name>
       <description>Windowed Watchdog Timer Interrupt Flag Too Late.</description>
       <bitOffset>9</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <usage>read-write</usage>
        <enumeratedValue>
         <name>inactive</name>
         <description>No interrupt is pending.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pending</name>
         <description>An interrupt is pending.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>WDT_INT_EN</name>
       <description>Windowed Watchdog Timer Interrupt Enable.</description>
       <bitOffset>10</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>WDT_RST_EN</name>
       <description>Windowed Watchdog Timer Reset Enable.</description>
       <bitOffset>11</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>INT_EARLY</name>
       <description>Windowed Watchdog Timer Interrupt Flag Too Soon.</description>
       <bitOffset>12</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <usage>read-write</usage>
        <enumeratedValue>
         <name>inactive</name>
         <description>No interrupt is pending.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>pending</name>
         <description>An interrupt is pending.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>INT_EARLY_VAL</name>
       <description>Windowed Watchdog Interrupt Lower Limit. Sets the number of WDTCLK cycles that establishes the lower boundary of the watchdog window. A windowed watchdog timer interrupt is generated (if enabled) if the CPU writes the windowed watchdog reset sequence to the WWDT_RST register before the watchdog timer has counted this time period since the last timer reset.</description>
       <bitOffset>16</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>wdt2pow31</name>
         <description>2**31 clock cycles.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow30</name>
         <description>2**30 clock cycles.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow29</name>
         <description>2**29 clock cycles.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow28</name>
         <description>2**28 clock cycles.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow27</name>
         <description>2^27 clock cycles.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow26</name>
         <description>2**26 clock cycles.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow25</name>
         <description>2**25 clock cycles.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow24</name>
         <description>2**24 clock cycles.</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow23</name>
         <description>2**23 clock cycles.</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow22</name>
         <description>2**22 clock cycles.</description>
         <value>9</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow21</name>
         <description>2**21 clock cycles.</description>
         <value>10</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow20</name>
         <description>2**20 clock cycles.</description>
         <value>11</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow19</name>
         <description>2**19 clock cycles.</description>
         <value>12</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow18</name>
         <description>2**18 clock cycles.</description>
         <value>13</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow17</name>
         <description>2**17 clock cycles.</description>
         <value>14</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow16</name>
         <description>2**16 clock cycles.</description>
         <value>15</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RST_EARLY_VAL</name>
       <description>Windowed Watchdog Reset Lower Limit. Sets the number of WDTCLK cycles that establishes the lower boundary of the watchdog window. A system reset occurs (if enabled) if the CPU writes the windowed watchdog reset sequence to the WWDT_RST register before the watchdog timer has counted this time period since the last timer reset.</description>
       <bitOffset>20</bitOffset>
       <bitWidth>4</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>wdt2pow31</name>
         <description>2**31 clock cycles.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow30</name>
         <description>2**30 clock cycles.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow29</name>
         <description>2**29 clock cycles.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow28</name>
         <description>2**28 clock cycles.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow27</name>
         <description>2^27 clock cycles.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow26</name>
         <description>2**26 clock cycles.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow25</name>
         <description>2**25 clock cycles.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow24</name>
         <description>2**24 clock cycles.</description>
         <value>7</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow23</name>
         <description>2**23 clock cycles.</description>
         <value>8</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow22</name>
         <description>2**22 clock cycles.</description>
         <value>9</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow21</name>
         <description>2**21 clock cycles.</description>
         <value>10</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow20</name>
         <description>2**20 clock cycles.</description>
         <value>11</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow19</name>
         <description>2**19 clock cycles.</description>
         <value>12</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow18</name>
         <description>2**18 clock cycles.</description>
         <value>13</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow17</name>
         <description>2**17 clock cycles.</description>
         <value>14</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>wdt2pow16</name>
         <description>2**16 clock cycles.</description>
         <value>15</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>CLKRDY_IE</name>
       <description>Switch Ready Interrupt Enable. Fires an interrupt when it is safe to swithc the clock.</description>
       <bitOffset>27</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>CLKRDY</name>
       <description>Clock Status.</description>
       <bitOffset>28</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
      <field>
       <name>WIN_EN</name>
       <description>Enables the Windowed Watchdog Function.</description>
       <bitOffset>29</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Windowed Mode Disabled (i.e. Compatibility Mode).</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Windowed Mode Enabled.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RST_EARLY</name>
       <description>Windowed Watchdog Timer Reset Flag Too Soon.</description>
       <bitOffset>30</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <usage>read-write</usage>
        <enumeratedValue>
         <name>noEvent</name>
         <description>The event has not occurred.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>occurred</name>
         <description>The event has occurred.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>RST_LATE</name>
       <description>Windowed Watchdog Timer Reset Flag Too Late.</description>
       <bitOffset>31</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <usage>read-write</usage>
        <enumeratedValue>
         <name>noEvent</name>
         <description>The event has not occurred.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>occurred</name>
         <description>The event has occurred.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>RST</name>
     <description>Windowed Watchdog Timer Reset Register.</description>
     <addressOffset>0x04</addressOffset>
     <access>write-only</access>
     <fields>
      <field>
       <name>RESET</name>
       <description>Writing the watchdog counter 'reset sequence' to this register resets the watchdog counter. If the watchdog count exceeds INT_PERIOD_UPPER_LIMIT then a watchdog interrupt will occur, if enabled. If the watchdog count exceeds RST_PERIOD_UPPER_LIMIT then a watchdog reset will occur, if enabled.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>seq0</name>
         <description>The first value to be written to reset the WDT.</description>
         <value>0x000000A5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>seq1</name>
         <description>The second value to be written to reset the WDT.</description>
         <value>0x0000005A</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
     </fields>
    </register>
    <register>
     <name>CLKSEL</name>
     <description>Windowed Watchdog Timer Clock Select Register.</description>
     <addressOffset>0x08</addressOffset>
     <access>read-write</access>
     <fields>
      <field>
       <name>SOURCE</name>
       <description>WWDT Clock Selection Register.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>3</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CNT</name>
     <description>Windowed Watchdog Timer Count Register.</description>
     <addressOffset>0x0C</addressOffset>
     <access>read-only</access>
     <fields>
      <field>
       <name>COUNT</name>
       <description>Current Value of the Windowed Watchdog Timer Counter.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

  <peripheral>
   <name>WUT</name>
   <description>32-bit reloadable timer that can be used for timing and wakeup.</description>
   <baseAddress>0x40006400</baseAddress>
   <addressBlock>
    <offset>0x00</offset>
    <size>0x400</size>
    <usage>registers</usage>
   </addressBlock>
   <interrupt>
    <name>WUT</name>
    <description>WUT IRQ</description>
    <value>53</value>
   </interrupt>
   <registers>
    <register>
     <name>CNT</name>
     <description>Count.  This register stores the current timer count.</description>
     <addressOffset>0x00</addressOffset>
     <resetValue>0x00000001</resetValue>
     <fields>
      <field>
       <name>COUNT</name>
       <description>Timer Count Value. </description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CMP</name>
     <description>Compare.  This register stores the compare value, which is used to set the maximum count value to initiate a reload of the timer to 0x0001.</description>
     <addressOffset>0x04</addressOffset>
     <resetValue>0x0000FFFF</resetValue>
     <fields>
      <field>
       <name>COMPARE</name>
       <description>Timer Compare Value.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>INTFL</name>
     <description>Clear Interrupt. Writing a value (0 or 1) to a bit in this register clears the associated interrupt.</description>
     <addressOffset>0x0C</addressOffset>
     <modifiedWriteValues>oneToClear</modifiedWriteValues>
     <fields>
      <field>
       <name>CLR</name>
       <description>Clear Interrupt.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>CTRL</name>
     <description>Timer Control Register.</description>
     <addressOffset>0x10</addressOffset>
     <fields>
      <field>
       <name>TMODE</name>
       <description>Timer Mode.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>3</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>oneShot</name>
         <description>One Shot Mode.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>continuous</name>
         <description>Continuous Mode.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>counter</name>
         <description>Counter Mode.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>capture</name>
         <description>Capture Mode.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>compare</name>
         <description>Compare Mode.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>gated</name>
         <description>Gated Mode.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>captureCompare</name>
         <description>Capture/Compare Mode.</description>
         <value>7</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>PRES</name>
       <description>Prescaler.  Set the Timer's prescaler value. The prescaler divides the PCLK input to the timer and sets the Timer's Count Clock, F_CNT_CLK = PCLK(HZ)/prescaler. The Timer's prescaler setting is a 4-bit value with pres3:pres[2:0].</description>
       <bitOffset>3</bitOffset>
       <bitWidth>3</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>div1</name>
         <description>Divide by 1.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div2</name>
         <description>Divide by 2.</description>
         <value>1</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div4</name>
         <description>Divide by 4.</description>
         <value>2</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div8</name>
         <description>Divide by 8.</description>
         <value>3</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div16</name>
         <description>Divide by 16.</description>
         <value>4</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div32</name>
         <description>Divide by 32.</description>
         <value>5</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div64</name>
         <description>Divide by 64.</description>
         <value>6</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>div128</name>
         <description>Divide by 128.</description>
         <value>7</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TPOL</name>
       <description>Timer input/output polarity bit.</description>
       <bitOffset>6</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>activeHi</name>
         <description>Active High.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>activeLo</name>
         <description>Active Low.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>TEN</name>
       <description>Timer Enable.</description>
       <bitOffset>7</bitOffset>
       <bitWidth>1</bitWidth>
       <enumeratedValues>
        <enumeratedValue>
         <name>dis</name>
         <description>Disable.</description>
         <value>0</value>
        </enumeratedValue>
        <enumeratedValue>
         <name>en</name>
         <description>Enable.</description>
         <value>1</value>
        </enumeratedValue>
       </enumeratedValues>
      </field>
      <field>
       <name>PRES3</name>
       <description>MSB of prescaler value.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>1</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>NOLCMP</name>
     <description>Timer Non-Overlapping Compare Register.</description>
     <addressOffset>0x14</addressOffset>
     <fields>
      <field>
       <name>NOL_LO</name>
       <description>Non-overlapping Low Compare.  The 8-bit timer count value of non-overlapping time between falling edge of PWM output 0A and next rising edge of PWM output 0A'.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
      <field>
       <name>NOL_HI</name>
       <description>Non-overlapping High Compare.  The 8-bit timer count value of non-overlapping time between falling edge of PWM output 0A' and next rising edge of PWM output 0A.</description>
       <bitOffset>8</bitOffset>
       <bitWidth>8</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>PRESET</name>
     <description>Preset register.</description>
     <addressOffset>0x18</addressOffset>
     <fields>
      <field>
       <name>PRESET</name>
       <description>Preset Value.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>RELOAD</name>
     <description>Reload register.</description>
     <addressOffset>0x1C</addressOffset>
     <fields>
      <field>
       <name>RELOAD</name>
       <description>Rerload Value.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
    <register>
     <name>SNAPSHOT</name>
     <description>Snapshot register.</description>
     <addressOffset>0x20</addressOffset>
     <fields>
      <field>
       <name>SNAPSHOT</name>
       <description>Snapshot Value.</description>
       <bitOffset>0</bitOffset>
       <bitWidth>32</bitWidth>
      </field>
     </fields>
    </register>
   </registers>
  </peripheral>

 </peripherals>
</device>
