
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 2321.72

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rf_wr_data_mem[109] (input port clocked by clk)
Endpoint: srcb_byp[109] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    0.75    0.00    0.00 1000.00 ^ rf_wr_data_mem[109] (in)
                                         rf_wr_data_mem[109] (net)
                  0.07    0.02 1000.02 ^ input114/A (BUFx2_ASAP7_75t_R)
     2    1.52    7.74   11.42 1011.45 ^ input114/Y (BUFx2_ASAP7_75t_R)
                                         net114 (net)
                  7.74    0.01 1011.45 ^ _3010_/A1 (OA21x2_ASAP7_75t_R)
     1    0.50    5.21   14.92 1026.38 ^ _3010_/Y (OA21x2_ASAP7_75t_R)
                                         net818 (net)
                  5.21    0.00 1026.38 ^ output818/A (BUFx2_ASAP7_75t_R)
     1    0.09    3.81   10.73 1037.12 ^ output818/Y (BUFx2_ASAP7_75t_R)
                                         srcb_byp[109] (net)
                  3.81    0.00 1037.12 ^ srcb_byp[109] (out)
                               1037.12   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1037.12   data arrival time
-----------------------------------------------------------------------------
                               2037.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rf_wr_addr_mem[0] (input port clocked by clk)
Endpoint: srca_byp[63] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.35    0.00    0.00 1000.00 v rf_wr_addr_mem[0] (in)
                                         rf_wr_addr_mem[0] (net)
                  0.13    0.04 1000.04 v input94/A (BUFx4f_ASAP7_75t_R)
     6    9.96   18.03   14.56 1014.60 v input94/Y (BUFx4f_ASAP7_75t_R)
                                         net94 (net)
                 19.77    2.95 1017.55 v _1740_/B (XOR2x2_ASAP7_75t_R)
     2    3.43   17.24   36.38 1053.93 ^ _1740_/Y (XOR2x2_ASAP7_75t_R)
                                         _0093_ (net)
                 17.24    0.09 1054.02 ^ _1742_/B (NOR3x2_ASAP7_75t_R)
     9   29.22   99.22   36.90 1090.92 v _1742_/Y (NOR3x2_ASAP7_75t_R)
                                         _0095_ (net)
                156.51   40.91 1131.83 v wire1089/A (BUFx16f_ASAP7_75t_R)
     6   25.67   13.36   41.43 1173.26 v wire1089/Y (BUFx16f_ASAP7_75t_R)
                                         net1089 (net)
                 74.74   22.51 1195.77 v _1826_/A (AND2x6_ASAP7_75t_R)
     2   15.84   21.54   44.67 1240.44 v _1826_/Y (AND2x6_ASAP7_75t_R)
                                         _0178_ (net)
                 21.77    1.12 1241.56 v wire1058/A (BUFx16f_ASAP7_75t_R)
    52   51.89    7.90   19.76 1261.32 v wire1058/Y (BUFx16f_ASAP7_75t_R)
                                         net1058 (net)
                241.51   76.10 1337.42 v _2471_/A2 (AO221x1_ASAP7_75t_R)
     1    0.70   12.03   41.74 1379.16 v _2471_/Y (AO221x1_ASAP7_75t_R)
                                         _0794_ (net)
                 12.03    0.01 1379.17 v _2472_/B (OA21x2_ASAP7_75t_R)
     2   11.89   38.02   24.18 1403.34 v _2472_/Y (OA21x2_ASAP7_75t_R)
                                         _0795_ (net)
                 47.22    9.59 1412.94 v wire1018/A (BUFx16f_ASAP7_75t_R)
     2   22.25   10.42   26.44 1439.38 v wire1018/Y (BUFx16f_ASAP7_75t_R)
                                         net1018 (net)
                102.16   32.21 1471.59 v _2677_/C (OR4x2_ASAP7_75t_R)
     1   19.75   70.16   76.70 1548.29 v _2677_/Y (OR4x2_ASAP7_75t_R)
                                         _0943_ (net)
                118.33   30.84 1579.13 v _2679_/B (OA211x2_ASAP7_75t_R)
     1   10.11   38.79   68.37 1647.50 v _2679_/Y (OA211x2_ASAP7_75t_R)
                                         net767 (net)
                 46.35    8.77 1656.27 v output767/A (BUFx2_ASAP7_75t_R)
     1    0.25    5.80   22.01 1678.28 v output767/Y (BUFx2_ASAP7_75t_R)
                                         srca_byp[63] (net)
                  5.80    0.01 1678.28 v srca_byp[63] (out)
                               1678.28   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1678.28   data arrival time
-----------------------------------------------------------------------------
                               2321.72   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rf_wr_addr_mem[0] (input port clocked by clk)
Endpoint: srca_byp[63] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    1.35    0.00    0.00 1000.00 v rf_wr_addr_mem[0] (in)
                                         rf_wr_addr_mem[0] (net)
                  0.13    0.04 1000.04 v input94/A (BUFx4f_ASAP7_75t_R)
     6    9.96   18.03   14.56 1014.60 v input94/Y (BUFx4f_ASAP7_75t_R)
                                         net94 (net)
                 19.77    2.95 1017.55 v _1740_/B (XOR2x2_ASAP7_75t_R)
     2    3.43   17.24   36.38 1053.93 ^ _1740_/Y (XOR2x2_ASAP7_75t_R)
                                         _0093_ (net)
                 17.24    0.09 1054.02 ^ _1742_/B (NOR3x2_ASAP7_75t_R)
     9   29.22   99.22   36.90 1090.92 v _1742_/Y (NOR3x2_ASAP7_75t_R)
                                         _0095_ (net)
                156.51   40.91 1131.83 v wire1089/A (BUFx16f_ASAP7_75t_R)
     6   25.67   13.36   41.43 1173.26 v wire1089/Y (BUFx16f_ASAP7_75t_R)
                                         net1089 (net)
                 74.74   22.51 1195.77 v _1826_/A (AND2x6_ASAP7_75t_R)
     2   15.84   21.54   44.67 1240.44 v _1826_/Y (AND2x6_ASAP7_75t_R)
                                         _0178_ (net)
                 21.77    1.12 1241.56 v wire1058/A (BUFx16f_ASAP7_75t_R)
    52   51.89    7.90   19.76 1261.32 v wire1058/Y (BUFx16f_ASAP7_75t_R)
                                         net1058 (net)
                241.51   76.10 1337.42 v _2471_/A2 (AO221x1_ASAP7_75t_R)
     1    0.70   12.03   41.74 1379.16 v _2471_/Y (AO221x1_ASAP7_75t_R)
                                         _0794_ (net)
                 12.03    0.01 1379.17 v _2472_/B (OA21x2_ASAP7_75t_R)
     2   11.89   38.02   24.18 1403.34 v _2472_/Y (OA21x2_ASAP7_75t_R)
                                         _0795_ (net)
                 47.22    9.59 1412.94 v wire1018/A (BUFx16f_ASAP7_75t_R)
     2   22.25   10.42   26.44 1439.38 v wire1018/Y (BUFx16f_ASAP7_75t_R)
                                         net1018 (net)
                102.16   32.21 1471.59 v _2677_/C (OR4x2_ASAP7_75t_R)
     1   19.75   70.16   76.70 1548.29 v _2677_/Y (OR4x2_ASAP7_75t_R)
                                         _0943_ (net)
                118.33   30.84 1579.13 v _2679_/B (OA211x2_ASAP7_75t_R)
     1   10.11   38.79   68.37 1647.50 v _2679_/Y (OA211x2_ASAP7_75t_R)
                                         net767 (net)
                 46.35    8.77 1656.27 v output767/A (BUFx2_ASAP7_75t_R)
     1    0.25    5.80   22.01 1678.28 v output767/Y (BUFx2_ASAP7_75t_R)
                                         srca_byp[63] (net)
                  5.80    0.01 1678.28 v srca_byp[63] (out)
                               1678.28   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1678.28   data arrival time
-----------------------------------------------------------------------------
                               2321.72   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
32.6434440612793

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1020

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
1.6549499034881592

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0718

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1678.2814

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2321.7183

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
138.339035

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          7.92e-05   1.04e-04   2.79e-07   1.83e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.92e-05   1.04e-04   2.79e-07   1.83e-04 100.0%
                          43.2%      56.6%       0.2%
