// Seed: 91861568
module module_0 (
    input wand id_0,
    input wand id_1
);
  wire id_3;
  module_2();
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    output tri0 id_5,
    input tri id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  module_0(
      id_6, id_0
  );
  assign id_10 = (id_9);
  xor (id_5, id_10, id_0, id_8, id_6, id_9, id_4);
endmodule
module module_2 ();
  always id_1[1] = id_1;
endmodule
module module_3 ();
  assign id_1 = 1;
  module_2();
endmodule
