X86_PMC_IDX_FIXED	,	V_33
per_cpu	,	F_92
x86_perf_event_update	,	F_17
intel_pmu_disable_all	,	F_4
intel_pmu_pebs_disable_all	,	F_9
"clearing PMU state on CPU#%d\n"	,	L_1
intel_alt_er	,	F_57
local_irq_save	,	F_38
x86_pmu_enable_event	,	F_85
ERF_NO_HT_SHARING	,	V_134
intel_ctrl_guest_mask	,	V_17
"perfevents: irq loop stuck!\n"	,	L_2
events	,	V_18
pebs_aliases	,	V_111
unlikely	,	F_26
intel_pmu_save_and_restart	,	F_36
event_constraint	,	V_71
intel_pebs_aliases_snb	,	F_75
KERN_WARNING	,	V_140
PERF_COUNT_HW_BRANCH_MISSES	,	V_152
intel_gen_event_constraints	,	V_189
"Westmere events, "	,	L_10
intel_ctrl	,	V_16
version	,	V_42
cpuid10_eax	,	V_156
pebs_constraints	,	V_142
wrmsrl	,	F_6
intel_pmu_drain_bts_buffer	,	F_27
enable_all	,	V_184
intel_shared_regs	,	V_124
guest	,	V_123
unused	,	V_158
GFP_KERNEL	,	V_126
cpu_to_node	,	F_89
er_flags	,	V_79
perf_sample_data_init	,	F_53
sample_period	,	V_77
intel_sandybridge_quirk	,	F_103
debug_store	,	V_47
umask	,	V_109
MSR_IA32_PERF_CAPABILITIES	,	V_173
ctrl_val	,	V_34
hw_perf_event	,	V_30
freq	,	V_73
allocate_shared_regs	,	F_87
shared_regs	,	V_94
test_bit	,	F_7
intel_pmu_ack_status	,	F_23
cpuid10_ebx	,	V_146
kfree_on_online	,	V_136
ERF_HAS_RSP_1	,	V_80
X86_RAW_EVENT_MASK	,	V_106
intel_pmu_get_status	,	F_21
MSR_ARCH_PERFMON_FIXED_CTR_CTRL	,	V_38
ARCH_PERFMON_EVENTSEL_USR	,	V_40
__intel_shared_reg_get_constraints	,	F_59
perf_event_print_debug	,	F_48
guest_get_msrs	,	V_118
arr	,	V_119
intel_pmu_needs_lbr_smpl	,	F_2
hw_perf_event_extra	,	V_87
NOTIFY_BAD	,	V_132
c	,	V_88
atomic_read	,	F_61
d	,	V_97
topology_core_id	,	F_94
cpu_hw_events	,	V_10
i	,	V_22
loops	,	V_60
cmask	,	V_103
regs	,	V_56
intel_pmu_lbr_enable_all	,	F_13
nehalem_hw_cache_extra_regs	,	V_181
intel_pebs_aliases_core2	,	F_73
unconstrained	,	V_105
cntval_bits	,	V_168
cntval_mask	,	V_170
EXTRA_REG_LBR	,	V_138
handled	,	V_61
smp_processor_id	,	F_40
lbr_stack	,	V_70
"Atom events, "	,	L_9
config	,	V_20
INTEL_ARCH_EVENT_MASK	,	V_74
intel_pmu_cpu_dying	,	F_98
intel_nehalem_pebs_event_constraints	,	V_183
added	,	V_15
ARCH_PERFMON_EVENTSEL_ENABLE	,	V_25
__x86_pmu_enable_event	,	F_19
ack	,	V_28
ARCH_PERFMON_EVENTS_COUNT	,	V_164
ds	,	V_48
perf_guest_switch_msr	,	V_116
MSR_ARCH_PERFMON_EVENTSEL0	,	V_23
X86_PMC_IDX_FIXED_BTS	,	V_13
intel_pmu_lbr_disable_all	,	F_10
ref	,	V_96
__intel_shared_reg_put_constraints	,	F_64
reg	,	V_84
intel_nehalem_event_constraints	,	V_182
intel_pmu_lbr_read	,	F_50
precise_ip	,	V_9
ret	,	V_110
"CPU erratum AAJ80 worked around\n"	,	L_5
__get_cpu_var	,	F_5
x86_pmu_disable_event	,	F_29
"generic architected perfmon v1, "	,	L_12
perf_sample_data	,	V_57
X86_FEATURE_ARCH_PERFMON	,	V_160
MSR_ARCH_PERFMON_FIXED_CTR0	,	V_52
config_base	,	V_36
raw_spin_lock_init	,	F_90
apic_write	,	F_46
"PEBS disabled due to CPU errata.\n"	,	L_3
bit_width	,	V_169
intel_get_event_constraints	,	F_69
intel_atom_pebs_event_constraints	,	V_190
intel_pmu	,	V_167
APIC_LVTPC	,	V_62
bts_event	,	V_72
name	,	V_145
br_stack	,	V_69
intel_core2_pebs_event_constraints	,	V_178
intel_pmu_pebs_enable	,	F_35
idx	,	V_32
alloc	,	V_92
full	,	V_148
perf_event	,	V_3
lbr_nr	,	V_139
printk	,	F_39
checking_wrmsrl	,	F_41
bts_index	,	V_53
capable	,	F_80
num_counters_fixed	,	V_51
has_branch_stack	,	F_3
EXTRA_REG_RSP_0	,	V_81
EXTRA_REG_RSP_1	,	V_82
for_each_cpu	,	F_97
PERF_COUNT_HW_STALLED_CYCLES_FRONTEND	,	V_186
intel_guest_get_msrs	,	F_82
apic_perf_irqs	,	V_66
__test_and_clear_bit	,	F_51
MSR_ARCH_PERFMON_PERFCTR0	,	V_24
perf_event_overflow	,	F_54
branch_reg	,	V_101
EACCES	,	V_115
breg	,	V_99
intel_pmu_init	,	F_106
intel_pmu_enable_bts	,	F_15
mask	,	V_35
MSR_CORE_PERF_GLOBAL_CTRL	,	V_12
PERF_TYPE_RAW	,	V_112
last_period	,	V_68
bts_constraint	,	V_78
capabilities	,	V_172
again	,	V_64
intel_nehalem_extra_regs	,	V_185
events_mask_len	,	V_171
intel_westmere_extra_regs	,	V_194
intel_pmu_enable_event	,	F_32
intel_pmu_handle_irq	,	F_45
intel_pmu_disable_event	,	F_25
perf_paranoid_cpu	,	F_79
perf_guest_get_msrs	,	F_81
events_maskl	,	V_149
intel_pmu_lbr_init_nhm	,	F_116
MSR_CORE_PERF_GLOBAL_STATUS	,	V_27
intel_pmu_flush_branch_stack	,	F_101
x86_pmu_hw_config	,	F_77
intel_pmu_nhm_workaround	,	F_16
hw_event	,	V_1
bit	,	V_59
extra_reg	,	V_83
intel_pmu_setup_lbr_filter	,	F_78
p4_pmu_init	,	F_109
hw	,	V_19
raw_spin_unlock_irqrestore	,	F_63
westmere_hw_cache_event_ids	,	V_191
intel_westmere_pebs_event_constraints	,	V_193
mask_length	,	V_163
x86_model	,	V_174
hw_cache_extra_regs	,	V_180
lock	,	V_95
intel_pmu_lbr_disable	,	F_28
id	,	V_144
inc_irq_stat	,	F_49
intel_pmu_cpu_prepare	,	F_91
intel_pmu_lbr_reset	,	F_96
xreg	,	V_98
intel_pmu_cpu_starting	,	F_93
intel_pmu_reset	,	F_37
bits	,	V_39
no_branch_misses_retired	,	V_151
x86_get_event_constraints	,	F_67
intel_shared_regs_constraints	,	F_66
pebs	,	V_141
x86_add_quirk	,	F_113
__this_cpu_read	,	F_33
hwc	,	V_31
PERF_COUNT_HW_BRANCH_INSTRUCTIONS	,	V_76
intel_ctrl_host_mask	,	V_37
WARN_ONCE	,	F_47
intel_put_shared_regs_event_constraints	,	F_71
status	,	V_26
intel_v1_event_constraints	,	V_199
ENODEV	,	V_162
ARCH_PERFMON_EVENTSEL_OS	,	V_41
kfree	,	F_99
cpu_has	,	F_107
intel_pmu_pebs_enable_all	,	F_12
exclude_guest	,	V_46
intel_pmu_nhm_enable_all	,	F_20
flags	,	V_49
er_account	,	V_90
enabled	,	V_44
nhm_magic	,	V_21
local_irq_restore	,	F_44
for_each_set_bit	,	F_52
core_id	,	V_128
intel_pmu_pebs_disable	,	F_30
core_pmu	,	V_166
era	,	V_91
core_pmu_enable_event	,	F_84
kzalloc_node	,	F_88
event	,	V_4
is_fake	,	V_93
eax	,	V_157
pebs_trap	,	V_7
"SandyBridge events, "	,	L_11
intel_snb_event_constraints	,	V_196
intel_pmu_lbr_init_core	,	F_115
MSR_CORE_PERF_GLOBAL_OVF_CTRL	,	V_29
fini_debug_store_on_cpu	,	F_100
cpuid	,	F_110
max	,	F_111
intel_nehalem_quirk	,	F_105
intel_westmere_event_constraints	,	V_192
intel_pmu_lbr_init_snb	,	F_118
boot_cpu_data	,	V_159
x86_pmu	,	V_5
intel_pmu_lbr_enable	,	F_34
APIC_DM_NMI	,	V_63
EINVAL	,	V_113
intel_cap	,	V_6
intel_perfmon_event_map	,	V_2
x86	,	V_161
__init	,	T_2
intel_arch_events_map	,	V_143
ebx	,	V_147
emptyconstraint	,	V_89
core2_hw_cache_event_ids	,	V_176
x86_perf_event_set_period	,	F_18
intel_snb_extra_regs	,	V_198
data	,	V_58
atomic_inc	,	F_62
"Core events, "	,	L_6
core_pmu_enable_all	,	F_86
msr	,	V_121
cpuid10_edx	,	V_154
EXTRA_REG_NONE	,	V_100
split	,	V_150
hw_cache_event_ids	,	V_175
cpuc	,	V_11
host	,	V_122
lbr_sel	,	V_133
intel_pmu_enable_all	,	F_11
x86_pmu_stop	,	F_55
init_debug_store_on_cpu	,	F_95
PERF_COUNT_HW_STALLED_CYCLES_BACKEND	,	V_187
"generic architected perfmon, "	,	L_13
atomic_dec	,	F_65
intel_snb_pebs_event_constraints	,	V_197
x86_pmu_config_addr	,	F_42
x86_pmu_event_addr	,	F_43
pt_regs	,	V_55
cpu	,	V_125
done	,	V_65
"Core2 events, "	,	L_7
rdmsrl	,	F_22
intel_pmu_event_map	,	F_1
refcnt	,	V_137
MSR_OFFCORE_RSP_1	,	V_86
X86_CONFIG	,	F_74
MSR_OFFCORE_RSP_0	,	V_85
"CPUID marked event: \'%s\' unavailable\n"	,	L_4
bts_buffer_base	,	V_54
event_constraints	,	V_102
intel_pmu_lbr_init_atom	,	F_117
intel_put_event_constraints	,	F_72
raw_spin_lock_irqsave	,	F_60
intel_pmu_hw_config	,	F_76
edx	,	V_155
intel_bts_constraints	,	F_56
extra_regs	,	V_129
ARCH_PERFMON_EVENTSEL_ANY	,	V_43
p6_pmu_init	,	F_108
exclude_host	,	V_45
guest_switch_msrs	,	V_120
code	,	V_104
intel_pebs_constraints	,	F_70
nr	,	V_117
KERN_INFO	,	V_153
intel_pmu_disable_bts	,	F_8
"Nehalem events, "	,	L_8
intel_pmu_disable_fixed	,	F_24
num_counters	,	V_50
intel_fixup_er	,	F_58
WARN_ON_ONCE	,	F_14
snb_hw_cache_event_ids	,	V_195
event_map	,	V_75
intel_clovertown_quirk	,	F_102
for_each_event_constraint	,	F_68
active_mask	,	V_14
intel_pmu_enable_fixed	,	F_31
nehalem_hw_cache_event_ids	,	V_179
atom_hw_cache_event_ids	,	V_188
attr	,	V_8
CAP_SYS_ADMIN	,	V_114
EXTRA_REG_MAX	,	V_127
drain_pebs	,	V_67
intel_ds_init	,	F_112
pr_cont	,	F_114
intel_core2_event_constraints	,	V_177
NOTIFY_OK	,	V_131
version_id	,	V_165
inv	,	V_108
u64	,	T_1
alt_config	,	V_107
lbr_sel_map	,	V_130
pc	,	V_135
core_guest_get_msrs	,	F_83
intel_arch_events_quirk	,	F_104
