-- PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
-- * This file was generated by Quokka FPGA Toolkit.
-- * Generated code is your property, do whatever you want with it
-- * Place custom code between [BEGIN USER ***] and [END USER ***].
-- * CAUTION: All code outside of [USER] scope is subject to regeneration.
-- * Bad things happen sometimes in developer's life,
--   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
-- * Internal structure of code is subject to change.
--   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
-- * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
-- * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
--
-- DISCLAIMER:
--   Code comes AS-IS, it is your responsibility to make sure it is working as expected
--   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
--
-- System configuration name is AXI2FullDuplexMuxModule_TopLevel, clock frequency is 1Hz, Top-level
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use work.Quokka.all;
entity AXI2FullDuplexMuxModule_TopLevel is
	port
	(
		-- [BEGIN USER PORTS]
		-- [END USER PORTS]
		iM2S0_IsActive : in std_logic;
		iM2S0_Payload_Data : in unsigned (7 downto 0);
		iM2S0_Payload_DataFlag : in std_logic;
		iM2S1_IsActive : in std_logic;
		iM2S1_Payload_Data : in unsigned (7 downto 0);
		iM2S1_Payload_DataFlag : in std_logic;
		iM2S2_IsActive : in std_logic;
		iM2S2_Payload_Data : in unsigned (7 downto 0);
		iM2S2_Payload_DataFlag : in std_logic;
		iM2S3_IsActive : in std_logic;
		iM2S3_Payload_Data : in unsigned (7 downto 0);
		iM2S3_Payload_DataFlag : in std_logic;
		iM2S4_IsActive : in std_logic;
		iM2S4_Payload_Data : in unsigned (7 downto 0);
		iM2S4_Payload_DataFlag : in std_logic;
		iM2S5_IsActive : in std_logic;
		iM2S5_Payload_Data : in unsigned (7 downto 0);
		iM2S5_Payload_DataFlag : in std_logic;
		iM2S6_IsActive : in std_logic;
		iM2S6_Payload_Data : in unsigned (7 downto 0);
		iM2S6_Payload_DataFlag : in std_logic;
		iM2S7_IsActive : in std_logic;
		iM2S7_Payload_Data : in unsigned (7 downto 0);
		iM2S7_Payload_DataFlag : in std_logic;
		iM2SAddr : in unsigned (2 downto 0);
		iM2SAddrValid : in std_logic;
		iS2M0_IsActive : in std_logic;
		iS2M0_Payload_Data : in unsigned (7 downto 0);
		iS2M0_Payload_DataFlag : in std_logic;
		iS2M1_IsActive : in std_logic;
		iS2M1_Payload_Data : in unsigned (7 downto 0);
		iS2M1_Payload_DataFlag : in std_logic;
		iS2M2_IsActive : in std_logic;
		iS2M2_Payload_Data : in unsigned (7 downto 0);
		iS2M2_Payload_DataFlag : in std_logic;
		iS2M3_IsActive : in std_logic;
		iS2M3_Payload_Data : in unsigned (7 downto 0);
		iS2M3_Payload_DataFlag : in std_logic;
		iS2MAddr : in unsigned (1 downto 0);
		iS2MAddrValid : in std_logic;
		oM2S0_IsActive : out std_logic;
		oM2S0_Payload_Data : out unsigned (7 downto 0);
		oM2S0_Payload_DataFlag : out std_logic;
		oM2S1_IsActive : out std_logic;
		oM2S1_Payload_Data : out unsigned (7 downto 0);
		oM2S1_Payload_DataFlag : out std_logic;
		oM2S2_IsActive : out std_logic;
		oM2S2_Payload_Data : out unsigned (7 downto 0);
		oM2S2_Payload_DataFlag : out std_logic;
		oM2S3_IsActive : out std_logic;
		oM2S3_Payload_Data : out unsigned (7 downto 0);
		oM2S3_Payload_DataFlag : out std_logic;
		oS2M0_IsActive : out std_logic;
		oS2M0_Payload_Data : out unsigned (7 downto 0);
		oS2M0_Payload_DataFlag : out std_logic;
		oS2M1_IsActive : out std_logic;
		oS2M1_Payload_Data : out unsigned (7 downto 0);
		oS2M1_Payload_DataFlag : out std_logic;
		oS2M2_IsActive : out std_logic;
		oS2M2_Payload_Data : out unsigned (7 downto 0);
		oS2M2_Payload_DataFlag : out std_logic;
		oS2M3_IsActive : out std_logic;
		oS2M3_Payload_Data : out unsigned (7 downto 0);
		oS2M3_Payload_DataFlag : out std_logic;
		oS2M4_IsActive : out std_logic;
		oS2M4_Payload_Data : out unsigned (7 downto 0);
		oS2M4_Payload_DataFlag : out std_logic;
		oS2M5_IsActive : out std_logic;
		oS2M5_Payload_Data : out unsigned (7 downto 0);
		oS2M5_Payload_DataFlag : out std_logic;
		oS2M6_IsActive : out std_logic;
		oS2M6_Payload_Data : out unsigned (7 downto 0);
		oS2M6_Payload_DataFlag : out std_logic;
		oS2M7_IsActive : out std_logic;
		oS2M7_Payload_Data : out unsigned (7 downto 0);
		oS2M7_Payload_DataFlag : out std_logic
	);
end entity;
-- FSM summary
-- Packages
architecture rtl of AXI2FullDuplexMuxModule_TopLevel is
	-- [BEGIN USER SIGNALS]
	-- [END USER SIGNALS]
	constant HiSignal : std_logic := '1';
	constant LoSignal : std_logic := '0';
	constant Zero : std_logic := '0';
	constant One : std_logic := '1';
	-- true is a reserved name, declaration skipped
	-- false is a reserved name, declaration skipped
	constant mCount : unsigned(3 downto 0) := "1000";
	constant sCount : unsigned(2 downto 0) := "100";
	constant AXILikeMuxModule_L17F32T37_Expr : std_logic := '0';
	constant AXILikeMuxModule_L12F28T41_Expr : std_logic := '0';
	constant AXILikeMuxModule_L11F32T37_Expr : std_logic := '0';
	constant AXILikeMuxModule_L23F32T37_Expr : std_logic := '0';
	constant Prefilled0 : std_logic := '0';
	constant Prefilled1 : std_logic := '1';
	constant Prefilled2 : unsigned(1 downto 0) := "10";
	constant Prefilled3 : unsigned(1 downto 0) := "11";
	constant Prefilled4 : unsigned(2 downto 0) := "100";
	constant Prefilled5 : unsigned(2 downto 0) := "101";
	constant Prefilled6 : unsigned(2 downto 0) := "110";
	constant Prefilled7 : unsigned(2 downto 0) := "111";
	signal Inputs_iM2SAddr : unsigned(2 downto 0) := (others => '0');
	signal Inputs_iM2SAddrValid : std_logic := '0';
	signal Inputs_iS2MAddr : unsigned(1 downto 0) := (others => '0');
	signal Inputs_iS2MAddrValid : std_logic := '0';
	signal mEmptyM2SData_IsActive : std_logic := '0';
	signal mEmptyM2SData_Payload_Data : unsigned(7 downto 0) := (others => '0');
	signal mEmptyM2SData_Payload_DataFlag : std_logic := '0';
	signal mEmptyS2MData_IsActive : std_logic := '0';
	signal mEmptyS2MData_Payload_Data : unsigned(7 downto 0) := (others => '0');
	signal mEmptyS2MData_Payload_DataFlag : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_1 : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_2 : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprLhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprRhs : signed(3 downto 0) := "0000";
	signal FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprRhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_Expr : std_logic := '0';
	signal FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprLhs : signed(2 downto 0) := "000";
	signal FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprRhs : signed(2 downto 0) := "000";
	type Inputs_iM2SArray is array (0 to 7) of unsigned (9 downto 0);
	signal Inputs_iM2S : Inputs_iM2SArray := (others => (others => '0'));
	type Inputs_iS2MArray is array (0 to 3) of unsigned (9 downto 0);
	signal Inputs_iS2M : Inputs_iS2MArray := (others => (others => '0'));
	type mInM2SDataArray is array (0 to 7) of unsigned (9 downto 0);
	signal mInM2SData : mInM2SDataArray := (others => (others => '0'));
	type mInS2MDataArray is array (0 to 3) of unsigned (9 downto 0);
	signal mInS2MData : mInS2MDataArray := (others => (others => '0'));
	type mOutM2SDataArray is array (0 to 3) of unsigned (9 downto 0);
	signal mOutM2SData : mOutM2SDataArray := (others => (others => '0'));
	type mOutS2MDataArray is array (0 to 7) of unsigned (9 downto 0);
	signal mOutS2MData : mOutS2MDataArray := (others => (others => '0'));
begin
	FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprLhs, FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprRhs, FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprLhs, FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprRhs, FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprLhs, FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprRhs, FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprLhs, FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprRhs, FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprLhs, FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprRhs, FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprLhs, FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprRhs, FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprLhs, FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprRhs, FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprLhs, FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprRhs, FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprLhs, FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprRhs, FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprLhs, FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprRhs, FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprLhs, FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprRhs, FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprRhs'length + 1))) else '0';
	FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_Expr <= '1' when (signed(resize(FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprLhs, FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprLhs'length + 1)) = signed(resize(FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprRhs, FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprRhs'length + 1))) else '0';
	process (FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_1, FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr <= FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_1, FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr <= FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_1, FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr <= FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_1, FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr <= FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_1, FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr <= FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_1, FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr <= FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_1, FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr <= FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_1, FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr <= FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_1, FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr <= FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_1, FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr <= FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_1, FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr <= FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_1, FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr <= FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_1, FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr <= FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_1, FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr <= FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_1, FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr <= FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_1, FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr <= FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_1 AND FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_1, FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr <= FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_1 AND FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_1, FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr <= FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_1 AND FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_1, FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr <= FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_1 AND FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_1, FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr <= FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_1 AND FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_1, FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr <= FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_1 AND FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_1, FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr <= FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_1 AND FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_1, FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_2)
	begin
		FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr <= FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_1 AND FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_2;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_1, FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_2)
	begin
		FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr <= FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_1 AND FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_2;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr, mEmptyS2MData_IsActive, mEmptyS2MData_Payload_Data, mEmptyS2MData_Payload_DataFlag, mInS2MData)
	begin
		if FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr = '1' then
			mOutS2MData(0) <= mInS2MData(TO_INTEGER(Inputs_iS2MAddr));
		else
			mOutS2MData(0)(9) <= mEmptyS2MData_Payload_DataFlag;
			mOutS2MData(0)(8 downto 1) <= mEmptyS2MData_Payload_Data;
			mOutS2MData(0)(0) <= mEmptyS2MData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr, mEmptyS2MData_IsActive, mEmptyS2MData_Payload_Data, mEmptyS2MData_Payload_DataFlag, mInS2MData)
	begin
		if FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr = '1' then
			mOutS2MData(1) <= mInS2MData(TO_INTEGER(Inputs_iS2MAddr));
		else
			mOutS2MData(1)(9) <= mEmptyS2MData_Payload_DataFlag;
			mOutS2MData(1)(8 downto 1) <= mEmptyS2MData_Payload_Data;
			mOutS2MData(1)(0) <= mEmptyS2MData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr, mEmptyS2MData_IsActive, mEmptyS2MData_Payload_Data, mEmptyS2MData_Payload_DataFlag, mInS2MData)
	begin
		if FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr = '1' then
			mOutS2MData(2) <= mInS2MData(TO_INTEGER(Inputs_iS2MAddr));
		else
			mOutS2MData(2)(9) <= mEmptyS2MData_Payload_DataFlag;
			mOutS2MData(2)(8 downto 1) <= mEmptyS2MData_Payload_Data;
			mOutS2MData(2)(0) <= mEmptyS2MData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr, mEmptyS2MData_IsActive, mEmptyS2MData_Payload_Data, mEmptyS2MData_Payload_DataFlag, mInS2MData)
	begin
		if FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr = '1' then
			mOutS2MData(3) <= mInS2MData(TO_INTEGER(Inputs_iS2MAddr));
		else
			mOutS2MData(3)(9) <= mEmptyS2MData_Payload_DataFlag;
			mOutS2MData(3)(8 downto 1) <= mEmptyS2MData_Payload_Data;
			mOutS2MData(3)(0) <= mEmptyS2MData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr, mEmptyS2MData_IsActive, mEmptyS2MData_Payload_Data, mEmptyS2MData_Payload_DataFlag, mInS2MData)
	begin
		if FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr = '1' then
			mOutS2MData(4) <= mInS2MData(TO_INTEGER(Inputs_iS2MAddr));
		else
			mOutS2MData(4)(9) <= mEmptyS2MData_Payload_DataFlag;
			mOutS2MData(4)(8 downto 1) <= mEmptyS2MData_Payload_Data;
			mOutS2MData(4)(0) <= mEmptyS2MData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr, mEmptyS2MData_IsActive, mEmptyS2MData_Payload_Data, mEmptyS2MData_Payload_DataFlag, mInS2MData)
	begin
		if FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr = '1' then
			mOutS2MData(5) <= mInS2MData(TO_INTEGER(Inputs_iS2MAddr));
		else
			mOutS2MData(5)(9) <= mEmptyS2MData_Payload_DataFlag;
			mOutS2MData(5)(8 downto 1) <= mEmptyS2MData_Payload_Data;
			mOutS2MData(5)(0) <= mEmptyS2MData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr, mEmptyS2MData_IsActive, mEmptyS2MData_Payload_Data, mEmptyS2MData_Payload_DataFlag, mInS2MData)
	begin
		if FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr = '1' then
			mOutS2MData(6) <= mInS2MData(TO_INTEGER(Inputs_iS2MAddr));
		else
			mOutS2MData(6)(9) <= mEmptyS2MData_Payload_DataFlag;
			mOutS2MData(6)(8 downto 1) <= mEmptyS2MData_Payload_Data;
			mOutS2MData(6)(0) <= mEmptyS2MData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr, mEmptyS2MData_IsActive, mEmptyS2MData_Payload_Data, mEmptyS2MData_Payload_DataFlag, mInS2MData)
	begin
		if FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr = '1' then
			mOutS2MData(7) <= mInS2MData(TO_INTEGER(Inputs_iS2MAddr));
		else
			mOutS2MData(7)(9) <= mEmptyS2MData_Payload_DataFlag;
			mOutS2MData(7)(8 downto 1) <= mEmptyS2MData_Payload_Data;
			mOutS2MData(7)(0) <= mEmptyS2MData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr, mEmptyM2SData_IsActive, mEmptyM2SData_Payload_Data, mEmptyM2SData_Payload_DataFlag, mInM2SData)
	begin
		if FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr = '1' then
			mOutM2SData(0) <= mInM2SData(TO_INTEGER(Inputs_iM2SAddr));
		else
			mOutM2SData(0)(9) <= mEmptyM2SData_Payload_DataFlag;
			mOutM2SData(0)(8 downto 1) <= mEmptyM2SData_Payload_Data;
			mOutM2SData(0)(0) <= mEmptyM2SData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr, mEmptyM2SData_IsActive, mEmptyM2SData_Payload_Data, mEmptyM2SData_Payload_DataFlag, mInM2SData)
	begin
		if FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr = '1' then
			mOutM2SData(1) <= mInM2SData(TO_INTEGER(Inputs_iM2SAddr));
		else
			mOutM2SData(1)(9) <= mEmptyM2SData_Payload_DataFlag;
			mOutM2SData(1)(8 downto 1) <= mEmptyM2SData_Payload_Data;
			mOutM2SData(1)(0) <= mEmptyM2SData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr, mEmptyM2SData_IsActive, mEmptyM2SData_Payload_Data, mEmptyM2SData_Payload_DataFlag, mInM2SData)
	begin
		if FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr = '1' then
			mOutM2SData(2) <= mInM2SData(TO_INTEGER(Inputs_iM2SAddr));
		else
			mOutM2SData(2)(9) <= mEmptyM2SData_Payload_DataFlag;
			mOutM2SData(2)(8 downto 1) <= mEmptyM2SData_Payload_Data;
			mOutM2SData(2)(0) <= mEmptyM2SData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr, mEmptyM2SData_IsActive, mEmptyM2SData_Payload_Data, mEmptyM2SData_Payload_DataFlag, mInM2SData)
	begin
		if FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr = '1' then
			mOutM2SData(3) <= mInM2SData(TO_INTEGER(Inputs_iM2SAddr));
		else
			mOutM2SData(3)(9) <= mEmptyM2SData_Payload_DataFlag;
			mOutM2SData(3)(8 downto 1) <= mEmptyM2SData_Payload_Data;
			mOutM2SData(3)(0) <= mEmptyM2SData_IsActive;
		end if;
	end process;
	process (FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr, FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_Expr, FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr, FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_Expr, FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr, FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_Expr, FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr, FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_Expr, FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr, FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_Expr, FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr, FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_Expr, FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr, FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_Expr, FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr, FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_Expr, FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr, FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_Expr, FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr, FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_Expr, FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr, FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_Expr, FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr, FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_Expr, iM2S0_IsActive, iM2S0_Payload_Data, iM2S0_Payload_DataFlag, iM2S1_IsActive, iM2S1_Payload_Data, iM2S1_Payload_DataFlag, iM2S2_IsActive, iM2S2_Payload_Data, iM2S2_Payload_DataFlag, iM2S3_IsActive, iM2S3_Payload_Data, iM2S3_Payload_DataFlag, iM2S4_IsActive, iM2S4_Payload_Data, iM2S4_Payload_DataFlag, iM2S5_IsActive, iM2S5_Payload_Data, iM2S5_Payload_DataFlag, iM2S6_IsActive, iM2S6_Payload_Data, iM2S6_Payload_DataFlag, iM2S7_IsActive, iM2S7_Payload_Data, iM2S7_Payload_DataFlag, iM2SAddr, iM2SAddrValid, Inputs_iM2S, Inputs_iM2SAddr, Inputs_iM2SAddrValid, Inputs_iS2M, Inputs_iS2MAddr, Inputs_iS2MAddrValid, iS2M0_IsActive, iS2M0_Payload_Data, iS2M0_Payload_DataFlag, iS2M1_IsActive, iS2M1_Payload_Data, iS2M1_Payload_DataFlag, iS2M2_IsActive, iS2M2_Payload_Data, iS2M2_Payload_DataFlag, iS2M3_IsActive, iS2M3_Payload_Data, iS2M3_Payload_DataFlag, iS2MAddr, iS2MAddrValid, mOutM2SData, mOutS2MData)
	begin
		FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprLhs(2 downto 0) <= signed(Inputs_iM2SAddr);
		FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprRhs(3 downto 1) <= (others => '0');
		FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_ExprRhs(0) <= Prefilled0;
		FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprLhs(2 downto 0) <= signed(Inputs_iM2SAddr);
		FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprRhs(3 downto 1) <= (others => '0');
		FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_ExprRhs(0) <= Prefilled1;
		FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprLhs(2 downto 0) <= signed(Inputs_iM2SAddr);
		FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprRhs(3 downto 2) <= (others => '0');
		FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_ExprRhs(1 downto 0) <= signed(Prefilled2);
		FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprLhs(2 downto 0) <= signed(Inputs_iM2SAddr);
		FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprRhs(3 downto 2) <= (others => '0');
		FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_ExprRhs(1 downto 0) <= signed(Prefilled3);
		FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprLhs(2 downto 0) <= signed(Inputs_iM2SAddr);
		FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_ExprRhs(2 downto 0) <= signed(Prefilled4);
		FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprLhs(2 downto 0) <= signed(Inputs_iM2SAddr);
		FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_ExprRhs(2 downto 0) <= signed(Prefilled5);
		FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprLhs(2 downto 0) <= signed(Inputs_iM2SAddr);
		FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_ExprRhs(2 downto 0) <= signed(Prefilled6);
		FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprLhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprLhs(2 downto 0) <= signed(Inputs_iM2SAddr);
		FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprRhs(3) <= '0';
		FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_ExprRhs(2 downto 0) <= signed(Prefilled7);
		FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprLhs(1 downto 0) <= signed(Inputs_iS2MAddr);
		FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprRhs(2 downto 1) <= (others => '0');
		FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_ExprRhs(0) <= Prefilled0;
		FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprLhs(1 downto 0) <= signed(Inputs_iS2MAddr);
		FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprRhs(2 downto 1) <= (others => '0');
		FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_ExprRhs(0) <= Prefilled1;
		FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprLhs(1 downto 0) <= signed(Inputs_iS2MAddr);
		FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprRhs(2) <= '0';
		FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_ExprRhs(1 downto 0) <= signed(Prefilled2);
		FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprLhs(2) <= '0';
		FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprLhs(1 downto 0) <= signed(Inputs_iS2MAddr);
		FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprRhs(2) <= '0';
		FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_ExprRhs(1 downto 0) <= signed(Prefilled3);
		FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_1 <= FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr;
		FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T89_Expr_2 <= FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F69T89_Expr;
		FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L64F13L76T14_0_FullDuplexMuxModule_L68F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_1 <= FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr;
		FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T89_Expr_2 <= FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F69T89_Expr;
		FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L64F13L76T14_1_FullDuplexMuxModule_L68F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_1 <= FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr;
		FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T89_Expr_2 <= FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F69T89_Expr;
		FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L64F13L76T14_2_FullDuplexMuxModule_L68F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_1 <= FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr;
		FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T89_Expr_2 <= FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F69T89_Expr;
		FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L64F13L76T14_3_FullDuplexMuxModule_L68F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_1 <= FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr;
		FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T89_Expr_2 <= FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F69T89_Expr;
		FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L64F13L76T14_4_FullDuplexMuxModule_L68F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_1 <= FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr;
		FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T89_Expr_2 <= FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F69T89_Expr;
		FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L64F13L76T14_5_FullDuplexMuxModule_L68F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_1 <= FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr;
		FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T89_Expr_2 <= FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F69T89_Expr;
		FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L64F13L76T14_6_FullDuplexMuxModule_L68F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_1 <= FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr;
		FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T89_Expr_2 <= FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F69T89_Expr;
		FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L64F13L76T14_7_FullDuplexMuxModule_L68F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_1 <= FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr;
		FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T89_Expr_2 <= FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F69T89_Expr;
		FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L81F13L93T14_0_FullDuplexMuxModule_L85F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_1 <= FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr;
		FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T89_Expr_2 <= FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F69T89_Expr;
		FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L81F13L93T14_1_FullDuplexMuxModule_L85F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_1 <= FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr;
		FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T89_Expr_2 <= FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F69T89_Expr;
		FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L81F13L93T14_2_FullDuplexMuxModule_L85F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_1 <= FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr;
		FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T89_Expr_2 <= FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F69T89_Expr;
		FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_1 <= Inputs_iM2SAddrValid;
		FullDuplexMuxModule_L81F13L93T14_3_FullDuplexMuxModule_L85F21T65_Expr_2 <= Inputs_iS2MAddrValid;
		Inputs_iM2S(0)(9) <= iM2S0_Payload_DataFlag;
		Inputs_iM2S(0)(8 downto 1) <= iM2S0_Payload_Data;
		Inputs_iM2S(0)(0) <= iM2S0_IsActive;
		Inputs_iM2S(1)(9) <= iM2S1_Payload_DataFlag;
		Inputs_iM2S(1)(8 downto 1) <= iM2S1_Payload_Data;
		Inputs_iM2S(1)(0) <= iM2S1_IsActive;
		Inputs_iM2S(2)(9) <= iM2S2_Payload_DataFlag;
		Inputs_iM2S(2)(8 downto 1) <= iM2S2_Payload_Data;
		Inputs_iM2S(2)(0) <= iM2S2_IsActive;
		Inputs_iM2S(3)(9) <= iM2S3_Payload_DataFlag;
		Inputs_iM2S(3)(8 downto 1) <= iM2S3_Payload_Data;
		Inputs_iM2S(3)(0) <= iM2S3_IsActive;
		Inputs_iM2S(4)(9) <= iM2S4_Payload_DataFlag;
		Inputs_iM2S(4)(8 downto 1) <= iM2S4_Payload_Data;
		Inputs_iM2S(4)(0) <= iM2S4_IsActive;
		Inputs_iM2S(5)(9) <= iM2S5_Payload_DataFlag;
		Inputs_iM2S(5)(8 downto 1) <= iM2S5_Payload_Data;
		Inputs_iM2S(5)(0) <= iM2S5_IsActive;
		Inputs_iM2S(6)(9) <= iM2S6_Payload_DataFlag;
		Inputs_iM2S(6)(8 downto 1) <= iM2S6_Payload_Data;
		Inputs_iM2S(6)(0) <= iM2S6_IsActive;
		Inputs_iM2S(7)(9) <= iM2S7_Payload_DataFlag;
		Inputs_iM2S(7)(8 downto 1) <= iM2S7_Payload_Data;
		Inputs_iM2S(7)(0) <= iM2S7_IsActive;
		Inputs_iM2SAddr <= iM2SAddr;
		Inputs_iM2SAddrValid <= iM2SAddrValid;
		Inputs_iS2M(0)(9) <= iS2M0_Payload_DataFlag;
		Inputs_iS2M(0)(8 downto 1) <= iS2M0_Payload_Data;
		Inputs_iS2M(0)(0) <= iS2M0_IsActive;
		Inputs_iS2M(1)(9) <= iS2M1_Payload_DataFlag;
		Inputs_iS2M(1)(8 downto 1) <= iS2M1_Payload_Data;
		Inputs_iS2M(1)(0) <= iS2M1_IsActive;
		Inputs_iS2M(2)(9) <= iS2M2_Payload_DataFlag;
		Inputs_iS2M(2)(8 downto 1) <= iS2M2_Payload_Data;
		Inputs_iS2M(2)(0) <= iS2M2_IsActive;
		Inputs_iS2M(3)(9) <= iS2M3_Payload_DataFlag;
		Inputs_iS2M(3)(8 downto 1) <= iS2M3_Payload_Data;
		Inputs_iS2M(3)(0) <= iS2M3_IsActive;
		Inputs_iS2MAddr <= iS2MAddr;
		Inputs_iS2MAddrValid <= iS2MAddrValid;
		mEmptyM2SData_IsActive <= AXILikeMuxModule_L17F32T37_Expr;
		mEmptyM2SData_Payload_Data(7 downto 1) <= (others => '0');
		mEmptyM2SData_Payload_Data(0) <= AXILikeMuxModule_L12F28T41_Expr;
		mEmptyM2SData_Payload_DataFlag <= AXILikeMuxModule_L11F32T37_Expr;
		mEmptyS2MData_IsActive <= AXILikeMuxModule_L23F32T37_Expr;
		mEmptyS2MData_Payload_Data(7 downto 1) <= (others => '0');
		mEmptyS2MData_Payload_Data(0) <= AXILikeMuxModule_L12F28T41_Expr;
		mEmptyS2MData_Payload_DataFlag <= AXILikeMuxModule_L11F32T37_Expr;
		mInM2SData(0) <= Inputs_iM2S(0);
		mInM2SData(1) <= Inputs_iM2S(1);
		mInM2SData(2) <= Inputs_iM2S(2);
		mInM2SData(3) <= Inputs_iM2S(3);
		mInM2SData(4) <= Inputs_iM2S(4);
		mInM2SData(5) <= Inputs_iM2S(5);
		mInM2SData(6) <= Inputs_iM2S(6);
		mInM2SData(7) <= Inputs_iM2S(7);
		mInS2MData(0) <= Inputs_iS2M(0);
		mInS2MData(1) <= Inputs_iS2M(1);
		mInS2MData(2) <= Inputs_iS2M(2);
		mInS2MData(3) <= Inputs_iS2M(3);
		oM2S0_Payload_DataFlag <= mOutM2SData(0)(9);
		oM2S0_Payload_Data <= mOutM2SData(0)(8 downto 1);
		oM2S0_IsActive <= mOutM2SData(0)(0);
		oM2S1_Payload_DataFlag <= mOutM2SData(1)(9);
		oM2S1_Payload_Data <= mOutM2SData(1)(8 downto 1);
		oM2S1_IsActive <= mOutM2SData(1)(0);
		oM2S2_Payload_DataFlag <= mOutM2SData(2)(9);
		oM2S2_Payload_Data <= mOutM2SData(2)(8 downto 1);
		oM2S2_IsActive <= mOutM2SData(2)(0);
		oM2S3_Payload_DataFlag <= mOutM2SData(3)(9);
		oM2S3_Payload_Data <= mOutM2SData(3)(8 downto 1);
		oM2S3_IsActive <= mOutM2SData(3)(0);
		oS2M0_Payload_DataFlag <= mOutS2MData(0)(9);
		oS2M0_Payload_Data <= mOutS2MData(0)(8 downto 1);
		oS2M0_IsActive <= mOutS2MData(0)(0);
		oS2M1_Payload_DataFlag <= mOutS2MData(1)(9);
		oS2M1_Payload_Data <= mOutS2MData(1)(8 downto 1);
		oS2M1_IsActive <= mOutS2MData(1)(0);
		oS2M2_Payload_DataFlag <= mOutS2MData(2)(9);
		oS2M2_Payload_Data <= mOutS2MData(2)(8 downto 1);
		oS2M2_IsActive <= mOutS2MData(2)(0);
		oS2M3_Payload_DataFlag <= mOutS2MData(3)(9);
		oS2M3_Payload_Data <= mOutS2MData(3)(8 downto 1);
		oS2M3_IsActive <= mOutS2MData(3)(0);
		oS2M4_Payload_DataFlag <= mOutS2MData(4)(9);
		oS2M4_Payload_Data <= mOutS2MData(4)(8 downto 1);
		oS2M4_IsActive <= mOutS2MData(4)(0);
		oS2M5_Payload_DataFlag <= mOutS2MData(5)(9);
		oS2M5_Payload_Data <= mOutS2MData(5)(8 downto 1);
		oS2M5_IsActive <= mOutS2MData(5)(0);
		oS2M6_Payload_DataFlag <= mOutS2MData(6)(9);
		oS2M6_Payload_Data <= mOutS2MData(6)(8 downto 1);
		oS2M6_IsActive <= mOutS2MData(6)(0);
		oS2M7_Payload_DataFlag <= mOutS2MData(7)(9);
		oS2M7_Payload_Data <= mOutS2MData(7)(8 downto 1);
		oS2M7_IsActive <= mOutS2MData(7)(0);
	end process;
	-- [BEGIN USER ARCHITECTURE]
	-- [END USER ARCHITECTURE]
end architecture;
