ModuleName Mux12bit_4
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 43
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 608 ,Y1: 216 ,X2: 648 ,Y2: 216
Edge X1: 648 ,Y1: 216 ,X2: 648 ,Y2: 304
Edge X1: 648 ,Y1: 304 ,X2: 688 ,Y2: 304
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 608 ,Y1: 400 ,X2: 648 ,Y2: 400
Edge X1: 648 ,Y1: 320 ,X2: 648 ,Y2: 400
Edge X1: 648 ,Y1: 320 ,X2: 688 ,Y2: 320
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 720 ,Y1: 344 ,X2: 720 ,Y2: 544
Edge X1: 504 ,Y1: 544 ,X2: 720 ,Y2: 544
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 752 ,Y1: 312 ,X2: 792 ,Y2: 312
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 160 ,X2: 544 ,Y2: 160
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 176 ,X2: 544 ,Y2: 176
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 192 ,X2: 544 ,Y2: 192
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 208 ,X2: 544 ,Y2: 208
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 224 ,X2: 544 ,Y2: 224
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 240 ,X2: 544 ,Y2: 240
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 344 ,X2: 544 ,Y2: 344
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 360 ,X2: 544 ,Y2: 360
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 376 ,X2: 544 ,Y2: 376
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 392 ,X2: 544 ,Y2: 392
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 408 ,X2: 544 ,Y2: 408
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 424 ,X2: 544 ,Y2: 424
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 480 ,X2: 568 ,Y2: 480
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 488 ,X2: 576 ,Y2: 488
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 496 ,X2: 584 ,Y2: 496
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 296 ,X2: 568 ,Y2: 296
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 312 ,X2: 584 ,Y2: 312
End
Branches
End
Wire Name: b2
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 472 ,Y1: 56 ,X2: 504 ,Y2: 56
Edge X1: 504 ,Y1: 56 ,X2: 504 ,Y2: 568
End
Branches
Branch Left: 504 ,Top: 296
BranchStrList
1
End
Branch Left: 504 ,Top: 304
BranchStrList
2
End
Branch Left: 504 ,Top: 312
BranchStrList
3
End
Branch Left: 504 ,Top: 480
BranchStrList
1
End
Branch Left: 504 ,Top: 488
BranchStrList
2
End
Branch Left: 504 ,Top: 496
BranchStrList
3
End
Branch Left: 504 ,Top: 544
BranchStrList
0
End
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 528 ,Y1: 32 ,X2: 528 ,Y2: 256
Edge X1: 528 ,Y1: 256 ,X2: 544 ,Y2: 256
Edge X1: 528 ,Y1: 256 ,X2: 528 ,Y2: 272
Edge X1: 528 ,Y1: 272 ,X2: 544 ,Y2: 272
Edge X1: 528 ,Y1: 272 ,X2: 528 ,Y2: 440
Edge X1: 528 ,Y1: 440 ,X2: 544 ,Y2: 440
Edge X1: 528 ,Y1: 440 ,X2: 528 ,Y2: 456
Edge X1: 528 ,Y1: 456 ,X2: 528 ,Y2: 576
Edge X1: 528 ,Y1: 456 ,X2: 544 ,Y2: 456
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 304 ,X2: 576 ,Y2: 304
End
Branches
End
End
Ports
Port Left: 472 Top: 56 ,Orientation: 0
Portname: B_in ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 792 Top: 312 ,Orientation: 0
Portname: D_out ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 160 ,Orientation: 0
Portname: D1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 192 ,Orientation: 0
Portname: D3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 208 ,Orientation: 0
Portname: D4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 224 ,Orientation: 0
Portname: D5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 240 ,Orientation: 0
Portname: D6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 344 ,Orientation: 0
Portname: D7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 360 ,Orientation: 0
Portname: D8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 376 ,Orientation: 0
Portname: D9 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 392 ,Orientation: 0
Portname: D0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 408 ,Orientation: 0
Portname: D_star ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 424 ,Orientation: 0
Portname: D_sharp ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 408 Top: 176 ,Orientation: 0
Portname: D2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 544 Top: 144
Name: s0
LibraryName: PNULib
IpName: PNU_MUX8
SymbolParameters
End
Symbol Left: 544 Top: 328
Name: s1
LibraryName: PNULib
IpName: PNU_MUX8
SymbolParameters
End
Symbol Left: 688 Top: 288
Name: s2
LibraryName: PNULib
IpName: PNU_MUX2
SymbolParameters
End
Symbol Left: 520 Top: 32
Name: s3
LibraryName: PNULib
IpName: PNU_ZERO
SymbolParameters
End
End
Texts
End
Links
End
