// Seed: 2882984686
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_2 <= id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_5 = -1 - -1'b0;
  always_comb id_3 <= (-1'b0) / id_2 - -1 & id_12;
  assign id_11 = 1;
  tri id_13, id_14, id_15;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_3,
      id_4,
      id_9,
      id_4
  );
  wand id_16;
  id_17(
      id_13 <= -1, -1, id_9, -1'b0, {id_16, id_8, id_2, id_2, 1, id_15, id_16}, id_1
  );
  wire id_18;
  wire id_19, id_20;
  wire id_21;
  wire id_22;
endmodule
