
*** Running vivado
    with args -log Lab5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab5.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Lab5.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/Documents/清大/大二/硬體設計與實驗/lab5/lab5_template/lab5/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top Lab5 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 778.855 ; gain = 234.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab5' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/lab5.v:1]
	Parameter LEFT_SHIFT_CODES bound to: 9'b000010010 
	Parameter RIGHT_SHIFT_CODES bound to: 9'b001011001 
	Parameter SPACE bound to: 9'b000101001 
	Parameter LEFT_ENTER bound to: 9'b001011010 
	Parameter KEY_CODES bound to: 180'b001000101000010110000011110000100110000100101000101110000110110000111101000111110001000110001110000001101001001110010001111010001101011001110011001110100001101100001110101001111101 
	Parameter IDLE bound to: 3'b000 
	Parameter SET bound to: 3'b001 
	Parameter PAYMENT bound to: 3'b010 
	Parameter BUY bound to: 3'b011 
	Parameter CHANGE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'one_pulse' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/one_pulse.v:1]
INFO: [Synth 8-6155] done synthesizing module 'one_pulse' (2#1) [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/one_pulse.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/clock_divider.v:1]
	Parameter n bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (3#1) [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyboardDecoder' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/KeyboardDecoder.v:1]
	Parameter INIT bound to: 2'b00 
	Parameter WAIT_FOR_SIGNAL bound to: 2'b01 
	Parameter GET_SIGNAL_DOWN bound to: 2'b10 
	Parameter WAIT_RELEASE bound to: 2'b11 
	Parameter IS_INIT bound to: 8'b10101010 
	Parameter IS_EXTEND bound to: 8'b11100000 
	Parameter IS_BREAK bound to: 8'b11110000 
INFO: [Synth 8-6157] synthesizing module 'KeyboardCtrl_0' [C:/Users/user/verilog501/verilog501.runs/synth_1/.Xil/Vivado-27488-LAPTOP-FQ5SKUKF/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardCtrl_0' (4#1) [C:/Users/user/verilog501/verilog501.runs/synth_1/.Xil/Vivado-27488-LAPTOP-FQ5SKUKF/realtime/KeyboardCtrl_0_stub.v:6]
INFO: [Synth 8-226] default block is never used [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/KeyboardDecoder.v:64]
INFO: [Synth 8-6155] done synthesizing module 'KeyboardDecoder' (5#1) [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/KeyboardDecoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'SevenSegment' [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/SevenSegment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SevenSegment' (6#1) [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/SevenSegment.v:1]
WARNING: [Synth 8-6090] variable 'nums' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/lab5.v:172]
WARNING: [Synth 8-6090] variable 'nums' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/lab5.v:175]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/lab5.v:203]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/lab5.v:277]
WARNING: [Synth 8-6014] Unused sequential element pay_reg was removed.  [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/lab5.v:192]
WARNING: [Synth 8-5788] Register nums_reg in module Lab5 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/lab5.v:124]
WARNING: [Synth 8-5788] Register get_item_num_reg in module Lab5 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/lab5.v:163]
INFO: [Synth 8-6155] done synthesizing module 'Lab5' (7#1) [C:/Users/user/verilog501/verilog501.srcs/sources_1/imports/lab5_template/lab5/lab5.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 851.430 ; gain = 306.797
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 851.504 ; gain = 306.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 851.504 ; gain = 306.871
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 851.504 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/verilog501/verilog501.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Finished Parsing XDC File [c:/Users/user/verilog501/verilog501.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc] for cell 'key_de/inst'
Parsing XDC File [C:/Users/user/verilog501/verilog501.srcs/constrs_1/imports/lab5_template/keyboard_sample/KeyboardConstraints.xdc]
Finished Parsing XDC File [C:/Users/user/verilog501/verilog501.srcs/constrs_1/imports/lab5_template/keyboard_sample/KeyboardConstraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/verilog501/verilog501.srcs/constrs_1/imports/lab5_template/keyboard_sample/KeyboardConstraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/user/verilog501/verilog501.srcs/constrs_1/imports/lab5_template/lab5/Basys3_Constraints.xdc]
Finished Parsing XDC File [C:/Users/user/verilog501/verilog501.srcs/constrs_1/imports/lab5_template/lab5/Basys3_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/verilog501/verilog501.srcs/constrs_1/imports/lab5_template/lab5/Basys3_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 972.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 972.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 972.422 ; gain = 427.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 972.422 ; gain = 427.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/user/verilog501/verilog501.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_CLK. (constraint file  c:/Users/user/verilog501/verilog501.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/user/verilog501/verilog501.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for PS2_DATA. (constraint file  c:/Users/user/verilog501/verilog501.srcs/sources_1/ip/KeyboardCtrl_0/KeyboardCtrl_0/KeyboardCtrl_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for key_de/inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 972.422 ; gain = 427.789
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyboardDecoder'
INFO: [Synth 8-802] inferred FSM for state register 'digit_reg' in module 'SevenSegment'
INFO: [Synth 8-5544] ROM "digit" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "key_num" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                               00 |                               00
         WAIT_FOR_SIGNAL |                               01 |                               01
         GET_SIGNAL_DOWN |                               10 |                               10
            WAIT_RELEASE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'KeyboardDecoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                             1111
*
                  iSTATE |                              001 |                             1110
                 iSTATE0 |                              010 |                             1101
                 iSTATE1 |                              011 |                             1011
                 iSTATE2 |                              100 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'digit_reg' using encoding 'sequential' in module 'SevenSegment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 972.422 ; gain = 427.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 2     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 28    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 11    
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	  21 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 15    
	   6 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module one_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module KeyboardDecoder 
Detailed RTL Component Info : 
+---Registers : 
	              512 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 7     
Module SevenSegment 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "key_num" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3886] merging instance 'item_price_reg[0]' (FDCE) to 'item_price_1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\side_reg[1] )
INFO: [Synth 8-3886] merging instance 'nums_reg[8]' (FDCE) to 'nums_reg[10]'
INFO: [Synth 8-3886] merging instance 'nums_reg[9]' (FDPE) to 'nums_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nums_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nums_reg[11] )
INFO: [Synth 8-3886] merging instance 'LED_reg[0]' (FDCE) to 'LED_reg[7]'
INFO: [Synth 8-3886] merging instance 'LED_reg[1]' (FDCE) to 'LED_reg[7]'
INFO: [Synth 8-3886] merging instance 'LED_reg[2]' (FDCE) to 'LED_reg[7]'
INFO: [Synth 8-3886] merging instance 'LED_reg[3]' (FDCE) to 'LED_reg[7]'
INFO: [Synth 8-3886] merging instance 'LED_reg[4]' (FDCE) to 'LED_reg[7]'
INFO: [Synth 8-3886] merging instance 'LED_reg[5]' (FDCE) to 'LED_reg[7]'
INFO: [Synth 8-3886] merging instance 'LED_reg[6]' (FDCE) to 'LED_reg[7]'
INFO: [Synth 8-3886] merging instance 'LED_reg[8]' (FDCE) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[9]' (FDCE) to 'LED_reg[15]'
INFO: [Synth 8-3886] merging instance 'LED_reg[10]' (FDCE) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[11]' (FDCE) to 'LED_reg[15]'
INFO: [Synth 8-3886] merging instance 'LED_reg[12]' (FDCE) to 'LED_reg[14]'
INFO: [Synth 8-3886] merging instance 'LED_reg[13]' (FDCE) to 'LED_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nums_reg[5]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nums_reg[13]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nums_reg[1]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nums_reg[7]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nums_reg[15]_LDC )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\nums_reg[3]_LDC )
WARNING: [Synth 8-3332] Sequential element (nums_reg[15]_LDC) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[15]_C) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[13]_LDC) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[13]_C) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[7]_LDC) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[7]_C) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[5]_LDC) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[5]_C) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[3]_LDC) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[3]_C) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[1]_LDC) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[1]_C) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[14]_P) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[12]_P) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[6]_P) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[4]_P) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[2]_P) is unused and will be removed from module Lab5.
WARNING: [Synth 8-3332] Sequential element (nums_reg[0]_P) is unused and will be removed from module Lab5.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 972.422 ; gain = 427.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:47 . Memory (MB): peak = 972.422 ; gain = 427.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 1115.105 ; gain = 570.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:54 . Memory (MB): peak = 1117.043 ; gain = 572.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1117.043 ; gain = 572.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1117.043 ; gain = 572.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1117.043 ; gain = 572.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1117.043 ; gain = 572.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1117.043 ; gain = 572.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1117.043 ; gain = 572.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |KeyboardCtrl_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |KeyboardCtrl_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    31|
|4     |LUT1           |     3|
|5     |LUT2           |    45|
|6     |LUT3           |    69|
|7     |LUT4           |   599|
|8     |LUT5           |    93|
|9     |LUT6           |   271|
|10    |MUXF7          |    67|
|11    |MUXF8          |    31|
|12    |FDCE           |   611|
|13    |FDPE           |    11|
|14    |FDRE           |    24|
|15    |IBUF           |     4|
|16    |OBUF           |    27|
+------+---------------+------+

Report Instance Areas: 
+------+----------+----------------+------+
|      |Instance  |Module          |Cells |
+------+----------+----------------+------+
|1     |top       |                |  1899|
|2     |  a1      |debounce        |     6|
|3     |  a2      |one_pulse       |     4|
|4     |  b1      |debounce_0      |     6|
|5     |  b2      |one_pulse_1     |     2|
|6     |  c1      |debounce_2      |     6|
|7     |  c2      |one_pulse_3     |     8|
|8     |  key_de  |KeyboardDecoder |  1514|
|9     |    op    |one_pulse_4     |     3|
|10    |  sev_seg |SevenSegment    |    46|
+------+----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1117.043 ; gain = 572.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:56 . Memory (MB): peak = 1117.043 ; gain = 451.492
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:58 . Memory (MB): peak = 1117.043 ; gain = 572.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1117.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1117.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:01:04 . Memory (MB): peak = 1117.043 ; gain = 817.504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1117.043 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/verilog501/verilog501.runs/synth_1/Lab5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab5_utilization_synth.rpt -pb Lab5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 28 02:28:19 2023...
