Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_6.ip --synthesis=VERILOG --output-directory=/home/u76112/zhw/A10_OPENCL_AFU/bin/hello_world_fpga/build/ip/ddr_board/ddr_board_mm_bridge_6 --family="Arria 10" --part=10AX115N2F40E2LG
Info: ddr_board_mm_bridge_6: "Transforming system: ddr_board_mm_bridge_6"
Info: ddr_board_mm_bridge_6: "Naming system components in system: ddr_board_mm_bridge_6"
Info: ddr_board_mm_bridge_6: "Processing generation queue"
Info: ddr_board_mm_bridge_6: "Generating: ddr_board_mm_bridge_6"
Info: ddr_board_mm_bridge_6: "Generating: ddr_board_mm_bridge_6_altera_avalon_mm_bridge_191_o6ohchy"
Info: ddr_board_mm_bridge_6: Done "ddr_board_mm_bridge_6" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
