--lpm_mux CBX_DECLARE_ALL_CONNECTED_PORTS="OFF" DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=12 LPM_WIDTH=2 LPM_WIDTHS=4 data result sel
--VERSION_BEGIN 18.1 cbx_lpm_mux 2018:09:12:13:04:24:SJ cbx_mgl 2018:09:12:13:10:36:SJ  VERSION_END


-- Copyright (C) 2018  Intel Corporation. All rights reserved.
--  Your use of Intel Corporation's design tools, logic functions 
--  and other software and tools, and its AMPP partner logic 
--  functions, and any output files from any of the foregoing 
--  (including device programming or simulation files), and any 
--  associated documentation or information are expressly subject 
--  to the terms and conditions of the Intel Program License 
--  Subscription Agreement, the Intel Quartus Prime License Agreement,
--  the Intel FPGA IP License Agreement, or other applicable license
--  agreement, including, without limitation, that your use is for
--  the sole purpose of programming logic devices manufactured by
--  Intel and sold by Intel or its authorized distributors.  Please
--  refer to the applicable agreement for further details.



--synthesis_resources = lut 20 
SUBDESIGN mux_hob
( 
	data[23..0]	:	input;
	result[1..0]	:	output;
	sel[3..0]	:	input;
) 
VARIABLE 
	result_node[1..0]	: WIRE;
	sel_ffs_wire[3..0]	: WIRE;
	sel_node[3..0]	: WIRE;
	w_data309w[15..0]	: WIRE;
	w_data343w[3..0]	: WIRE;
	w_data344w[3..0]	: WIRE;
	w_data345w[3..0]	: WIRE;
	w_data346w[3..0]	: WIRE;
	w_data441w[15..0]	: WIRE;
	w_data475w[3..0]	: WIRE;
	w_data476w[3..0]	: WIRE;
	w_data477w[3..0]	: WIRE;
	w_data478w[3..0]	: WIRE;
	w_sel347w[1..0]	: WIRE;
	w_sel479w[1..0]	: WIRE;

BEGIN 
	result[] = result_node[];
	result_node[] = ( ((((((w_data476w[1..1] & w_sel479w[0..0]) & (! (((w_data476w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data476w[2..2]))))) # ((((w_data476w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data476w[2..2]))) & (w_data476w[3..3] # (! w_sel479w[0..0])))) & sel_node[2..2]) & (! ((((((w_data475w[1..1] & w_sel479w[0..0]) & (! (((w_data475w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data475w[2..2]))))) # ((((w_data475w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data475w[2..2]))) & (w_data475w[3..3] # (! w_sel479w[0..0])))) & (! sel_node[3..3])) & (! sel_node[2..2])) # (sel_node[3..3] & (sel_node[2..2] # (((w_data477w[1..1] & w_sel479w[0..0]) & (! (((w_data477w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data477w[2..2]))))) # ((((w_data477w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data477w[2..2]))) & (w_data477w[3..3] # (! w_sel479w[0..0]))))))))) # (((((((w_data475w[1..1] & w_sel479w[0..0]) & (! (((w_data475w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data475w[2..2]))))) # ((((w_data475w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data475w[2..2]))) & (w_data475w[3..3] # (! w_sel479w[0..0])))) & (! sel_node[3..3])) & (! sel_node[2..2])) # (sel_node[3..3] & (sel_node[2..2] # (((w_data477w[1..1] & w_sel479w[0..0]) & (! (((w_data477w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data477w[2..2]))))) # ((((w_data477w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data477w[2..2]))) & (w_data477w[3..3] # (! w_sel479w[0..0]))))))) & ((((w_data478w[1..1] & w_sel479w[0..0]) & (! (((w_data478w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data478w[2..2]))))) # ((((w_data478w[0..0] & (! w_sel479w[1..1])) & (! w_sel479w[0..0])) # (w_sel479w[1..1] & (w_sel479w[0..0] # w_data478w[2..2]))) & (w_data478w[3..3] # (! w_sel479w[0..0])))) # (! sel_node[2..2])))), ((((((w_data344w[1..1] & w_sel347w[0..0]) & (! (((w_data344w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data344w[2..2]))))) # ((((w_data344w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data344w[2..2]))) & (w_data344w[3..3] # (! w_sel347w[0..0])))) & sel_node[2..2]) & (! ((((((w_data343w[1..1] & w_sel347w[0..0]) & (! (((w_data343w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data343w[2..2]))))) # ((((w_data343w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data343w[2..2]))) & (w_data343w[3..3] # (! w_sel347w[0..0])))) & (! sel_node[3..3])) & (! sel_node[2..2])) # (sel_node[3..3] & (sel_node[2..2] # (((w_data345w[1..1] & w_sel347w[0..0]) & (! (((w_data345w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data345w[2..2]))))) # ((((w_data345w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data345w[2..2]))) & (w_data345w[3..3] # (! w_sel347w[0..0]))))))))) # (((((((w_data343w[1..1] & w_sel347w[0..0]) & (! (((w_data343w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data343w[2..2]))))) # ((((w_data343w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data343w[2..2]))) & (w_data343w[3..3] # (! w_sel347w[0..0])))) & (! sel_node[3..3])) & (! sel_node[2..2])) # (sel_node[3..3] & (sel_node[2..2] # (((w_data345w[1..1] & w_sel347w[0..0]) & (! (((w_data345w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data345w[2..2]))))) # ((((w_data345w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data345w[2..2]))) & (w_data345w[3..3] # (! w_sel347w[0..0]))))))) & ((((w_data346w[1..1] & w_sel347w[0..0]) & (! (((w_data346w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data346w[2..2]))))) # ((((w_data346w[0..0] & (! w_sel347w[1..1])) & (! w_sel347w[0..0])) # (w_sel347w[1..1] & (w_sel347w[0..0] # w_data346w[2..2]))) & (w_data346w[3..3] # (! w_sel347w[0..0])))) # (! sel_node[2..2])))));
	sel_ffs_wire[] = ( sel[3..0]);
	sel_node[] = ( sel_ffs_wire[3..2], sel[1..0]);
	w_data309w[] = ( B"0000", data[22..22], data[20..20], data[18..18], data[16..16], data[14..14], data[12..12], data[10..10], data[8..8], data[6..6], data[4..4], data[2..2], data[0..0]);
	w_data343w[3..0] = w_data309w[3..0];
	w_data344w[3..0] = w_data309w[7..4];
	w_data345w[3..0] = w_data309w[11..8];
	w_data346w[3..0] = w_data309w[15..12];
	w_data441w[] = ( B"0000", data[23..23], data[21..21], data[19..19], data[17..17], data[15..15], data[13..13], data[11..11], data[9..9], data[7..7], data[5..5], data[3..3], data[1..1]);
	w_data475w[3..0] = w_data441w[3..0];
	w_data476w[3..0] = w_data441w[7..4];
	w_data477w[3..0] = w_data441w[11..8];
	w_data478w[3..0] = w_data441w[15..12];
	w_sel347w[1..0] = sel_node[1..0];
	w_sel479w[1..0] = sel_node[1..0];
END;
--VALID FILE
