{"vcs1":{"timestamp_begin":1747834557.159690033, "rt":9.71, "ut":9.93, "st":0.63}}
{"vcselab":{"timestamp_begin":1747834566.939184873, "rt":0.42, "ut":0.29, "st":0.12}}
{"link":{"timestamp_begin":1747834567.431749042, "rt":0.44, "ut":0.21, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747834556.512830343}
{"VCS_COMP_START_TIME": 1747834556.512830343}
{"VCS_COMP_END_TIME": 1747834568.022585097}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488636}}
{"vcselab": {"peak_mem": 183888}}
