library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity FlipFlopD is
	port(	clk 	: in 	std_logic;
			d 		: in 	std_logic;
			q		: out std_logic);
end FlipFlop;

architecture Behavioral of FlipFlop is
begin
	process(clk)
	begin
		if(rising_edge(clk)) then
			q <= d;
		end if;
	end process;
end Behavioral;