

================================================================
== Synthesis Summary Report of 'filt'
================================================================
+ General Information: 
    * Date:           Mon Apr  1 18:35:07 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        FIR_Test_Vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----------+-----------+-----------+-----+
    |              Modules             | Issue|      | Latency | Latency| Iteration|         | Trip |          |         |          |           |           |     |
    |              & Loops             | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----------+-----------+-----------+-----+
    |+ filt                            |     -|  0.00|        -|       -|         -|        -|     -|        no|  2 (~0%)|  33 (15%)|  3233 (3%)|  1834 (3%)|    -|
    | + filt_Pipeline_VITIS_LOOP_18_1  |     -|  1.30|        -|       -|         -|        -|     -|        no|        -|  33 (15%)|  1640 (1%)|   605 (1%)|    -|
    |  o VITIS_LOOP_18_1               |     -|  7.30|        -|       -|         8|        1|     -|       yes|        -|         -|          -|          -|    -|
    +----------------------------------+------+------+---------+--------+----------+---------+------+----------+---------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 16 -> 16   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=2            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | c_1      | 0x10   | 32    | W      | Data signal of c |
| s_axi_control | c_2      | 0x14   | 32    | W      | Data signal of c |
+---------------+----------+--------+-------+--------+------------------+

* AXIS
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| x         | in        | both          | 16    | 1     | 1   | 2     | 1     | 1      | 2     | 1     | 1      |
| y         | out       | both          | 16    | 1     | 1   | 2     | 1     | 1      | 2     | 1     | 1      |
+-----------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------------------------+
| Argument | Direction | Datatype                                               |
+----------+-----------+--------------------------------------------------------+
| y        | out       | stream<hls::axis<ap_int<16>, 1, 1, 1, '8', false>, 0>& |
| c        | in        | short*                                                 |
| x        | in        | stream<hls::axis<ap_int<16>, 1, 1, 1, '8', false>, 0>& |
+----------+-----------+--------------------------------------------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| y        | y             | interface |          |                               |
| c        | m_axi_gmem    | interface |          |                               |
| c        | s_axi_control | register  | offset   | name=c_1 offset=0x10 range=32 |
| c        | s_axi_control | register  | offset   | name=c_2 offset=0x14 range=32 |
| x        | x             | interface |          |                               |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+
| HW Interface | Direction | Length | Width |
+--------------+-----------+--------+-------+
| m_axi_gmem   | read      | 33     | 16    |
+--------------+-----------+--------+-------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+--------------------+-----+-----------+---------+
| Name                                  | DSP | Pragma | Variable           | Op  | Impl      | Latency |
+---------------------------------------+-----+--------+--------------------+-----+-----------+---------+
| + filt                                | 33  |        |                    |     |           |         |
|  + filt_Pipeline_VITIS_LOOP_18_1      | 33  |        |                    |     |           |         |
|    mul_16s_16s_16_1_1_U14             | 1   |        | lowfreq_accumulate | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U20 | 1   |        | mul_ln42           | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U15             | 1   |        | mul_ln39           | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U33 | 1   |        | mul_ln39_1         | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U16             | 1   |        | mul_ln39_2         | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U21 | 1   |        | mul_ln39_3         | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U2              | 1   |        | mul_ln39_4         | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U22 | 1   |        | mul_ln39_5         | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U3              | 1   |        | mul_ln39_6         | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U23 | 1   |        | mul_ln39_7         | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U4              | 1   |        | mul_ln39_8         | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U24 | 1   |        | mul_ln39_9         | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U5              | 1   |        | mul_ln39_10        | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U25 | 1   |        | mul_ln39_11        | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U6              | 1   |        | mul_ln39_12        | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U26 | 1   |        | mul_ln39_13        | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U7              | 1   |        | mul_ln39_14        | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U27 | 1   |        | mul_ln39_15        | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U8              | 1   |        | mul_ln39_16        | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U28 | 1   |        | mul_ln39_17        | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U9              | 1   |        | mul_ln39_18        | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U29 | 1   |        | mul_ln39_19        | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U10             | 1   |        | mul_ln39_20        | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U30 | 1   |        | mul_ln39_21        | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U11             | 1   |        | mul_ln39_22        | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U31 | 1   |        | mul_ln39_23        | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U12             | 1   |        | mul_ln39_24        | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U32 | 1   |        | mul_ln39_25        | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U13             | 1   |        | mul_ln39_26        | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U18 | 1   |        | mul_ln39_27        | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U19 | 1   |        | mul_ln39_28        | mul | dsp_slice | 3       |
|    mul_16s_16s_16_1_1_U1              | 1   |        | mul_ln39_29        | mul | auto      | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U17 | 1   |        | mul_ln39_30        | mul | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U20 | 1   |        | add_ln42           | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U33 | 1   |        | add_ln42_1         | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U21 | 1   |        | add_ln42_3         | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U22 | 1   |        | add_ln42_4         | add | dsp_slice | 3       |
|    add_ln42_5_fu_855_p2               |     |        | add_ln42_5         | add | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U23 | 1   |        | add_ln42_7         | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U24 | 1   |        | add_ln42_8         | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U25 | 1   |        | add_ln42_10        | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U26 | 1   |        | add_ln42_11        | add | dsp_slice | 3       |
|    add_ln42_12_fu_859_p2              |     |        | add_ln42_12        | add | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U27 | 1   |        | add_ln42_15        | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U28 | 1   |        | add_ln42_16        | add | dsp_slice | 3       |
|    add_ln42_17_fu_863_p2              |     |        | add_ln42_17        | add | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U29 | 1   |        | add_ln42_18        | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U30 | 1   |        | add_ln42_19        | add | dsp_slice | 3       |
|    add_ln42_20_fu_867_p2              |     |        | add_ln42_20        | add | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U31 | 1   |        | add_ln42_22        | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U32 | 1   |        | add_ln42_23        | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U18 | 1   |        | add_ln42_25        | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U17 | 1   |        | add_ln42_26        | add | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U19 | 1   |        | add_ln42_27        | add | dsp_slice | 3       |
|    add_ln42_28_fu_851_p2              |     |        | add_ln42_28        | add | fabric    | 0       |
+---------------------------------------+-----+--------+--------------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name              | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                   |           |           |      |      |        |          |      |         | Banks            |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + filt            |           |           | 2    | 0    |        |          |      |         |                  |
|   control_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U    | interface | m_axi     | 2    |      |        |          |      |         |                  |
+-------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------+-----------------------------+
| Type      | Options                   | Location                    |
+-----------+---------------------------+-----------------------------+
| interface | m_axi depth=11 port=c     | filt.cpp:12 in filt, c      |
| interface | axis register both port=x | filt.cpp:13 in filt, x      |
| interface | axis register both port=y | filt.cpp:14 in filt, y      |
| interface | ap_ctrl_none port=return  | filt.cpp:15 in filt, return |
| unroll    |                           | filt.cpp:37 in filt         |
+-----------+---------------------------+-----------------------------+


