
Automotive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a01c  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  0800a15c  0800a15c  0001a15c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a4f4  0800a4f4  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800a4f4  0800a4f4  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a4f4  0800a4f4  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a4f4  0800a4f4  0001a4f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a4f8  0800a4f8  0001a4f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800a4fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003810  20000010  0800a50c  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003820  0800a50c  00023820  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029bb8  00000000  00000000  00020039  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000528f  00000000  00000000  00049bf1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000019f8  00000000  00000000  0004ee80  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001778  00000000  00000000  00050878  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001dc7a  00000000  00000000  00051ff0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e2c9  00000000  00000000  0006fc6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000aa7bf  00000000  00000000  0008df33  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001386f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000679c  00000000  00000000  00138770  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000010 	.word	0x20000010
 800015c:	00000000 	.word	0x00000000
 8000160:	0800a144 	.word	0x0800a144

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000014 	.word	0x20000014
 800017c:	0800a144 	.word	0x0800a144

08000180 <h_bridge_init>:
//htim3 RIGHT ENGINE

// TODO: check algorithm
//https://github.com/japaric/motor-driver/blob/master/src/lib.rs

bool h_bridge_init(void) {
 8000180:	b580      	push	{r7, lr}
 8000182:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000184:	2108      	movs	r1, #8
 8000186:	4808      	ldr	r0, [pc, #32]	; (80001a8 <h_bridge_init+0x28>)
 8000188:	f005 f924 	bl	80053d4 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800018c:	2100      	movs	r1, #0
 800018e:	4807      	ldr	r0, [pc, #28]	; (80001ac <h_bridge_init+0x2c>)
 8000190:	f005 f920 	bl	80053d4 <HAL_TIM_PWM_Start>

	h_bridge_set_left_duty(0);
 8000194:	2000      	movs	r0, #0
 8000196:	f000 f80b 	bl	80001b0 <h_bridge_set_left_duty>
	h_bridge_set_right_duty(0);
 800019a:	2000      	movs	r0, #0
 800019c:	f000 f82e 	bl	80001fc <h_bridge_set_right_duty>

	return true;
 80001a0:	2301      	movs	r3, #1
}
 80001a2:	4618      	mov	r0, r3
 80001a4:	bd80      	pop	{r7, pc}
 80001a6:	bf00      	nop
 80001a8:	20003660 	.word	0x20003660
 80001ac:	200036d8 	.word	0x200036d8

080001b0 <h_bridge_set_left_duty>:

void h_bridge_set_left_duty(int percent) {
 80001b0:	b480      	push	{r7}
 80001b2:	b085      	sub	sp, #20
 80001b4:	af00      	add	r7, sp, #0
 80001b6:	6078      	str	r0, [r7, #4]
	if (percent > 100)
 80001b8:	687b      	ldr	r3, [r7, #4]
 80001ba:	2b64      	cmp	r3, #100	; 0x64
 80001bc:	dd01      	ble.n	80001c2 <h_bridge_set_left_duty+0x12>
		percent = 100;
 80001be:	2364      	movs	r3, #100	; 0x64
 80001c0:	607b      	str	r3, [r7, #4]

	if (percent < 1)
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	2b00      	cmp	r3, #0
 80001c6:	dc01      	bgt.n	80001cc <h_bridge_set_left_duty+0x1c>
		percent = 0;
 80001c8:	2300      	movs	r3, #0
 80001ca:	607b      	str	r3, [r7, #4]

	uint32_t value = percent * htim2.Init.Period / 100;
 80001cc:	4b09      	ldr	r3, [pc, #36]	; (80001f4 <h_bridge_set_left_duty+0x44>)
 80001ce:	68db      	ldr	r3, [r3, #12]
 80001d0:	687a      	ldr	r2, [r7, #4]
 80001d2:	fb02 f303 	mul.w	r3, r2, r3
 80001d6:	4a08      	ldr	r2, [pc, #32]	; (80001f8 <h_bridge_set_left_duty+0x48>)
 80001d8:	fba2 2303 	umull	r2, r3, r2, r3
 80001dc:	095b      	lsrs	r3, r3, #5
 80001de:	60fb      	str	r3, [r7, #12]
//	htim2.Instance->CCR1 = value;
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, value);
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <h_bridge_set_left_duty+0x44>)
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	68fa      	ldr	r2, [r7, #12]
 80001e6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80001e8:	bf00      	nop
 80001ea:	3714      	adds	r7, #20
 80001ec:	46bd      	mov	sp, r7
 80001ee:	bc80      	pop	{r7}
 80001f0:	4770      	bx	lr
 80001f2:	bf00      	nop
 80001f4:	200036d8 	.word	0x200036d8
 80001f8:	51eb851f 	.word	0x51eb851f

080001fc <h_bridge_set_right_duty>:

void h_bridge_set_right_duty(int percent) {
 80001fc:	b480      	push	{r7}
 80001fe:	b085      	sub	sp, #20
 8000200:	af00      	add	r7, sp, #0
 8000202:	6078      	str	r0, [r7, #4]
	if (percent > 100)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	2b64      	cmp	r3, #100	; 0x64
 8000208:	dd01      	ble.n	800020e <h_bridge_set_right_duty+0x12>
		percent = 100;
 800020a:	2364      	movs	r3, #100	; 0x64
 800020c:	607b      	str	r3, [r7, #4]

	if (percent < 1)
 800020e:	687b      	ldr	r3, [r7, #4]
 8000210:	2b00      	cmp	r3, #0
 8000212:	dc01      	bgt.n	8000218 <h_bridge_set_right_duty+0x1c>
		percent = 0;
 8000214:	2300      	movs	r3, #0
 8000216:	607b      	str	r3, [r7, #4]

	uint32_t value = percent * htim3.Init.Period / 100;
 8000218:	4b09      	ldr	r3, [pc, #36]	; (8000240 <h_bridge_set_right_duty+0x44>)
 800021a:	68db      	ldr	r3, [r3, #12]
 800021c:	687a      	ldr	r2, [r7, #4]
 800021e:	fb02 f303 	mul.w	r3, r2, r3
 8000222:	4a08      	ldr	r2, [pc, #32]	; (8000244 <h_bridge_set_right_duty+0x48>)
 8000224:	fba2 2303 	umull	r2, r3, r2, r3
 8000228:	095b      	lsrs	r3, r3, #5
 800022a:	60fb      	str	r3, [r7, #12]
//	htim3.Instance->CCR3 = value;
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, value);
 800022c:	4b04      	ldr	r3, [pc, #16]	; (8000240 <h_bridge_set_right_duty+0x44>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	68fa      	ldr	r2, [r7, #12]
 8000232:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000234:	bf00      	nop
 8000236:	3714      	adds	r7, #20
 8000238:	46bd      	mov	sp, r7
 800023a:	bc80      	pop	{r7}
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	20003660 	.word	0x20003660
 8000244:	51eb851f 	.word	0x51eb851f

08000248 <h_bridge_cw_left>:

void h_bridge_cw_left(void) {
 8000248:	b580      	push	{r7, lr}
 800024a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_LEFT_GPIO_Port, OUT_INa_ENGINE_LEFT_Pin,
 800024c:	2201      	movs	r2, #1
 800024e:	2102      	movs	r1, #2
 8000250:	4804      	ldr	r0, [pc, #16]	; (8000264 <h_bridge_cw_left+0x1c>)
 8000252:	f002 ff51 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_LEFT_GPIO_Port, OUT_INb_ENGINE_LEFT_Pin,
 8000256:	2200      	movs	r2, #0
 8000258:	2104      	movs	r1, #4
 800025a:	4802      	ldr	r0, [pc, #8]	; (8000264 <h_bridge_cw_left+0x1c>)
 800025c:	f002 ff4c 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 8000260:	bf00      	nop
 8000262:	bd80      	pop	{r7, pc}
 8000264:	40020800 	.word	0x40020800

08000268 <h_bridge_cw_right>:

void h_bridge_cw_right(void) {
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_RIGHT_GPIO_Port, OUT_INa_ENGINE_RIGHT_Pin,
 800026c:	2201      	movs	r2, #1
 800026e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000272:	4805      	ldr	r0, [pc, #20]	; (8000288 <h_bridge_cw_right+0x20>)
 8000274:	f002 ff40 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_RIGHT_GPIO_Port, OUT_INb_ENGINE_RIGHT_Pin,
 8000278:	2200      	movs	r2, #0
 800027a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800027e:	4803      	ldr	r0, [pc, #12]	; (800028c <h_bridge_cw_right+0x24>)
 8000280:	f002 ff3a 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 8000284:	bf00      	nop
 8000286:	bd80      	pop	{r7, pc}
 8000288:	40020000 	.word	0x40020000
 800028c:	40020800 	.word	0x40020800

08000290 <h_bridge_ccw_left>:

void h_bridge_ccw_left(void) {
 8000290:	b580      	push	{r7, lr}
 8000292:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_LEFT_GPIO_Port, OUT_INa_ENGINE_LEFT_Pin,
 8000294:	2200      	movs	r2, #0
 8000296:	2102      	movs	r1, #2
 8000298:	4804      	ldr	r0, [pc, #16]	; (80002ac <h_bridge_ccw_left+0x1c>)
 800029a:	f002 ff2d 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_LEFT_GPIO_Port, OUT_INb_ENGINE_LEFT_Pin,
 800029e:	2201      	movs	r2, #1
 80002a0:	2104      	movs	r1, #4
 80002a2:	4802      	ldr	r0, [pc, #8]	; (80002ac <h_bridge_ccw_left+0x1c>)
 80002a4:	f002 ff28 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
}
 80002a8:	bf00      	nop
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	40020800 	.word	0x40020800

080002b0 <h_bridge_ccw_right>:

void h_bridge_ccw_right(void) {
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_RIGHT_GPIO_Port, OUT_INa_ENGINE_RIGHT_Pin,
 80002b4:	2200      	movs	r2, #0
 80002b6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <h_bridge_ccw_right+0x20>)
 80002bc:	f002 ff1c 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_RIGHT_GPIO_Port, OUT_INb_ENGINE_RIGHT_Pin,
 80002c0:	2201      	movs	r2, #1
 80002c2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002c6:	4803      	ldr	r0, [pc, #12]	; (80002d4 <h_bridge_ccw_right+0x24>)
 80002c8:	f002 ff16 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_SET);
}
 80002cc:	bf00      	nop
 80002ce:	bd80      	pop	{r7, pc}
 80002d0:	40020000 	.word	0x40020000
 80002d4:	40020800 	.word	0x40020800

080002d8 <h_bridge_coast>:

/// Lets the motor coast
void h_bridge_coast(void) {
 80002d8:	b580      	push	{r7, lr}
 80002da:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_INa_ENGINE_RIGHT_GPIO_Port, OUT_INa_ENGINE_RIGHT_Pin,
 80002dc:	2200      	movs	r2, #0
 80002de:	f44f 7180 	mov.w	r1, #256	; 0x100
 80002e2:	480a      	ldr	r0, [pc, #40]	; (800030c <h_bridge_coast+0x34>)
 80002e4:	f002 ff08 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_RIGHT_GPIO_Port, OUT_INb_ENGINE_RIGHT_Pin,
 80002e8:	2200      	movs	r2, #0
 80002ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80002ee:	4808      	ldr	r0, [pc, #32]	; (8000310 <h_bridge_coast+0x38>)
 80002f0:	f002 ff02 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	HAL_GPIO_WritePin(OUT_INa_ENGINE_LEFT_GPIO_Port, OUT_INa_ENGINE_LEFT_Pin,
 80002f4:	2200      	movs	r2, #0
 80002f6:	2102      	movs	r1, #2
 80002f8:	4805      	ldr	r0, [pc, #20]	; (8000310 <h_bridge_coast+0x38>)
 80002fa:	f002 fefd 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
	HAL_GPIO_WritePin(OUT_INb_ENGINE_LEFT_GPIO_Port, OUT_INb_ENGINE_LEFT_Pin,
 80002fe:	2200      	movs	r2, #0
 8000300:	2104      	movs	r1, #4
 8000302:	4803      	ldr	r0, [pc, #12]	; (8000310 <h_bridge_coast+0x38>)
 8000304:	f002 fef8 	bl	80030f8 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);
}
 8000308:	bf00      	nop
 800030a:	bd80      	pop	{r7, pc}
 800030c:	40020000 	.word	0x40020000
 8000310:	40020800 	.word	0x40020800

08000314 <QMC5883L_Read_Reg>:
	uint16_t buf = ((buff[1] << 8) | buff[0]);	// U2
	buf = (~buf) + 1; // decimal
	return (int) buf / 100; // our value
}

uint8_t QMC5883L_Read_Reg(uint8_t reg) {
 8000314:	b580      	push	{r7, lr}
 8000316:	b088      	sub	sp, #32
 8000318:	af04      	add	r7, sp, #16
 800031a:	4603      	mov	r3, r0
 800031c:	71fb      	strb	r3, [r7, #7]
	uint8_t Buffer[1];
	HAL_I2C_Mem_Read(QMC5883L_I2C_PORT, QMC5883L_ADDRESS, reg, 1, Buffer, 1,
 800031e:	79fb      	ldrb	r3, [r7, #7]
 8000320:	b29a      	uxth	r2, r3
 8000322:	230a      	movs	r3, #10
 8000324:	9302      	str	r3, [sp, #8]
 8000326:	2301      	movs	r3, #1
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	f107 030c 	add.w	r3, r7, #12
 800032e:	9300      	str	r3, [sp, #0]
 8000330:	2301      	movs	r3, #1
 8000332:	213c      	movs	r1, #60	; 0x3c
 8000334:	4803      	ldr	r0, [pc, #12]	; (8000344 <QMC5883L_Read_Reg+0x30>)
 8000336:	f003 f9d1 	bl	80036dc <HAL_I2C_Mem_Read>
			10);
	return Buffer[0];
 800033a:	7b3b      	ldrb	r3, [r7, #12]
}
 800033c:	4618      	mov	r0, r3
 800033e:	3710      	adds	r7, #16
 8000340:	46bd      	mov	sp, r7
 8000342:	bd80      	pop	{r7, pc}
 8000344:	200035d0 	.word	0x200035d0

08000348 <QMC5883L_Write_Reg>:

void QMC5883L_Write_Reg(uint8_t reg, uint8_t data) {
 8000348:	b580      	push	{r7, lr}
 800034a:	b086      	sub	sp, #24
 800034c:	af02      	add	r7, sp, #8
 800034e:	4603      	mov	r3, r0
 8000350:	460a      	mov	r2, r1
 8000352:	71fb      	strb	r3, [r7, #7]
 8000354:	4613      	mov	r3, r2
 8000356:	71bb      	strb	r3, [r7, #6]
	uint8_t Buffer[2] = { reg, data };
 8000358:	79fb      	ldrb	r3, [r7, #7]
 800035a:	733b      	strb	r3, [r7, #12]
 800035c:	79bb      	ldrb	r3, [r7, #6]
 800035e:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(QMC5883L_I2C_PORT, QMC5883L_ADDRESS, Buffer, 2, 10);
 8000360:	f107 020c 	add.w	r2, r7, #12
 8000364:	230a      	movs	r3, #10
 8000366:	9300      	str	r3, [sp, #0]
 8000368:	2302      	movs	r3, #2
 800036a:	213c      	movs	r1, #60	; 0x3c
 800036c:	4803      	ldr	r0, [pc, #12]	; (800037c <QMC5883L_Write_Reg+0x34>)
 800036e:	f003 f8b7 	bl	80034e0 <HAL_I2C_Master_Transmit>
}
 8000372:	bf00      	nop
 8000374:	3710      	adds	r7, #16
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	200035d0 	.word	0x200035d0

08000380 <QMC5883L_Read_Data>:

void QMC5883L_Read_Data(int16_t *MagX, int16_t *MagY, int16_t *MagZ) // (-32768 / +32768)
{
 8000380:	b590      	push	{r4, r7, lr}
 8000382:	b085      	sub	sp, #20
 8000384:	af00      	add	r7, sp, #0
 8000386:	60f8      	str	r0, [r7, #12]
 8000388:	60b9      	str	r1, [r7, #8]
 800038a:	607a      	str	r2, [r7, #4]
	*MagX = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_X_LSB)
 800038c:	2004      	movs	r0, #4
 800038e:	f7ff ffc1 	bl	8000314 <QMC5883L_Read_Reg>
 8000392:	4603      	mov	r3, r0
 8000394:	b21c      	sxth	r4, r3
			| (((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_X_MSB)) << 8));
 8000396:	2003      	movs	r0, #3
 8000398:	f7ff ffbc 	bl	8000314 <QMC5883L_Read_Reg>
 800039c:	4603      	mov	r3, r0
 800039e:	021b      	lsls	r3, r3, #8
 80003a0:	b21b      	sxth	r3, r3
 80003a2:	4323      	orrs	r3, r4
 80003a4:	b21a      	sxth	r2, r3
	*MagX = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_X_LSB)
 80003a6:	68fb      	ldr	r3, [r7, #12]
 80003a8:	801a      	strh	r2, [r3, #0]
	*MagY = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Y_LSB)
 80003aa:	2008      	movs	r0, #8
 80003ac:	f7ff ffb2 	bl	8000314 <QMC5883L_Read_Reg>
 80003b0:	4603      	mov	r3, r0
 80003b2:	b21c      	sxth	r4, r3
			| (((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Y_MSB)) << 8));
 80003b4:	2007      	movs	r0, #7
 80003b6:	f7ff ffad 	bl	8000314 <QMC5883L_Read_Reg>
 80003ba:	4603      	mov	r3, r0
 80003bc:	021b      	lsls	r3, r3, #8
 80003be:	b21b      	sxth	r3, r3
 80003c0:	4323      	orrs	r3, r4
 80003c2:	b21a      	sxth	r2, r3
	*MagY = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Y_LSB)
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	801a      	strh	r2, [r3, #0]
	*MagZ = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Z_LSB)
 80003c8:	2006      	movs	r0, #6
 80003ca:	f7ff ffa3 	bl	8000314 <QMC5883L_Read_Reg>
 80003ce:	4603      	mov	r3, r0
 80003d0:	b21c      	sxth	r4, r3
			| (((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Z_MSB)) << 8));
 80003d2:	2005      	movs	r0, #5
 80003d4:	f7ff ff9e 	bl	8000314 <QMC5883L_Read_Reg>
 80003d8:	4603      	mov	r3, r0
 80003da:	021b      	lsls	r3, r3, #8
 80003dc:	b21b      	sxth	r3, r3
 80003de:	4323      	orrs	r3, r4
 80003e0:	b21a      	sxth	r2, r3
	*MagZ = ((int16_t) QMC5883L_Read_Reg(QMC5883L_DATA_READ_Z_LSB)
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	801a      	strh	r2, [r3, #0]
}
 80003e6:	bf00      	nop
 80003e8:	3714      	adds	r7, #20
 80003ea:	46bd      	mov	sp, r7
 80003ec:	bd90      	pop	{r4, r7, pc}

080003ee <QMC5883L_Initialize>:
			| (((int16_t) QMC5883L_Read_Reg(QMC5883L_TEMP_READ_MSB)) << 8))
			/ 100;
}

void QMC5883L_Initialize(_qmc5883l_MODE MODE, _qmc5883l_ODR ODR,
		_qmc5883l_RNG RNG, _qmc5883l_OSR OSR) {
 80003ee:	b590      	push	{r4, r7, lr}
 80003f0:	b083      	sub	sp, #12
 80003f2:	af00      	add	r7, sp, #0
 80003f4:	4604      	mov	r4, r0
 80003f6:	4608      	mov	r0, r1
 80003f8:	4611      	mov	r1, r2
 80003fa:	461a      	mov	r2, r3
 80003fc:	4623      	mov	r3, r4
 80003fe:	71fb      	strb	r3, [r7, #7]
 8000400:	4603      	mov	r3, r0
 8000402:	71bb      	strb	r3, [r7, #6]
 8000404:	460b      	mov	r3, r1
 8000406:	717b      	strb	r3, [r7, #5]
 8000408:	4613      	mov	r3, r2
 800040a:	713b      	strb	r3, [r7, #4]
	QMC5883L_Write_Reg(QMC5883L_CONFIG_3, 0x01);
 800040c:	2101      	movs	r1, #1
 800040e:	200b      	movs	r0, #11
 8000410:	f7ff ff9a 	bl	8000348 <QMC5883L_Write_Reg>
	QMC5883L_Write_Reg(QMC5883L_CONFIG_1, MODE | ODR | RNG | OSR);
 8000414:	79fa      	ldrb	r2, [r7, #7]
 8000416:	79bb      	ldrb	r3, [r7, #6]
 8000418:	4313      	orrs	r3, r2
 800041a:	b2da      	uxtb	r2, r3
 800041c:	797b      	ldrb	r3, [r7, #5]
 800041e:	4313      	orrs	r3, r2
 8000420:	b2da      	uxtb	r2, r3
 8000422:	793b      	ldrb	r3, [r7, #4]
 8000424:	4313      	orrs	r3, r2
 8000426:	b2db      	uxtb	r3, r3
 8000428:	4619      	mov	r1, r3
 800042a:	2009      	movs	r0, #9
 800042c:	f7ff ff8c 	bl	8000348 <QMC5883L_Write_Reg>
}
 8000430:	bf00      	nop
 8000432:	370c      	adds	r7, #12
 8000434:	46bd      	mov	sp, r7
 8000436:	bd90      	pop	{r4, r7, pc}

08000438 <QMC5883L_InterruptConfig>:

void QMC5883L_Reset() {
	QMC5883L_Write_Reg(QMC5883L_CONFIG_2, 0x81);
}

void QMC5883L_InterruptConfig(_qmc5883l_INT INT) {
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
 800043e:	4603      	mov	r3, r0
 8000440:	71fb      	strb	r3, [r7, #7]
	if (INT == INTERRUPT_ENABLE) {
 8000442:	79fb      	ldrb	r3, [r7, #7]
 8000444:	2b01      	cmp	r3, #1
 8000446:	d104      	bne.n	8000452 <QMC5883L_InterruptConfig+0x1a>
		QMC5883L_Write_Reg(QMC5883L_CONFIG_2, 0x00);
 8000448:	2100      	movs	r1, #0
 800044a:	200a      	movs	r0, #10
 800044c:	f7ff ff7c 	bl	8000348 <QMC5883L_Write_Reg>
	} else {
		QMC5883L_Write_Reg(QMC5883L_CONFIG_2, 0x01);
	}
}
 8000450:	e003      	b.n	800045a <QMC5883L_InterruptConfig+0x22>
		QMC5883L_Write_Reg(QMC5883L_CONFIG_2, 0x01);
 8000452:	2101      	movs	r1, #1
 8000454:	200a      	movs	r0, #10
 8000456:	f7ff ff77 	bl	8000348 <QMC5883L_Write_Reg>
}
 800045a:	bf00      	nop
 800045c:	3708      	adds	r7, #8
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}

08000462 <device_init>:

#include "device_init.h"
#include "stdint.h"


void device_init(void) {
 8000462:	b480      	push	{r7}
 8000464:	b083      	sub	sp, #12
 8000466:	af00      	add	r7, sp, #0

	uint16_t successCnt = 0;
 8000468:	2300      	movs	r3, #0
 800046a:	80fb      	strh	r3, [r7, #6]
	uint16_t modsToInit = 0;
 800046c:	2300      	movs	r3, #0
 800046e:	80bb      	strh	r3, [r7, #4]

	for (uint16_t i = 0; i < /*mod_N*/mod_0; i++) {
 8000470:	2300      	movs	r3, #0
 8000472:	807b      	strh	r3, [r7, #2]
 8000474:	bf00      	nop
		}

		modsToInit++;
	}

	if (modsToInit != successCnt) {
 8000476:	88ba      	ldrh	r2, [r7, #4]
 8000478:	88fb      	ldrh	r3, [r7, #6]
 800047a:	429a      	cmp	r2, r3
 800047c:	d000      	beq.n	8000480 <device_init+0x1e>
		// some kind of error
		while (1)
 800047e:	e7fe      	b.n	800047e <device_init+0x1c>
			; //TODO: call some error handler
	}

}
 8000480:	bf00      	nop
 8000482:	370c      	adds	r7, #12
 8000484:	46bd      	mov	sp, r7
 8000486:	bc80      	pop	{r7}
 8000488:	4770      	bx	lr
	...

0800048c <rt_init>:
TaskHandle_t rt_tasks[rt_task_N];
QueueHandle_t rt_queues[rt_queue_N];
EventGroupHandle_t rt_evgroups[rt_evgroup_N];
TimerHandle_t rt_timers[rt_timer_N];

void rt_init(void) {
 800048c:	b5b0      	push	{r4, r5, r7, lr}
 800048e:	b08a      	sub	sp, #40	; 0x28
 8000490:	af02      	add	r7, sp, #8

	for (rt_task_t task = rt_task_0; task < rt_task_N; task++) {
 8000492:	2300      	movs	r3, #0
 8000494:	77fb      	strb	r3, [r7, #31]
 8000496:	e02c      	b.n	80004f2 <rt_init+0x66>
		rt_task_def_t const *def = rt_task_def + task;
 8000498:	7ffa      	ldrb	r2, [r7, #31]
 800049a:	4613      	mov	r3, r2
 800049c:	009b      	lsls	r3, r3, #2
 800049e:	4413      	add	r3, r2
 80004a0:	009b      	lsls	r3, r3, #2
 80004a2:	461a      	mov	r2, r3
 80004a4:	4b47      	ldr	r3, [pc, #284]	; (80005c4 <rt_init+0x138>)
 80004a6:	4413      	add	r3, r2
 80004a8:	607b      	str	r3, [r7, #4]
		TaskHandle_t *handle = rt_tasks + task;
 80004aa:	7ffb      	ldrb	r3, [r7, #31]
 80004ac:	009b      	lsls	r3, r3, #2
 80004ae:	4a46      	ldr	r2, [pc, #280]	; (80005c8 <rt_init+0x13c>)
 80004b0:	4413      	add	r3, r2
 80004b2:	603b      	str	r3, [r7, #0]
		if (def->active) {
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	7c9b      	ldrb	r3, [r3, #18]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d014      	beq.n	80004e6 <rt_init+0x5a>
			if (xTaskCreate(def->pvTaskCode, def->pcName, def->usStackDepth,
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	6818      	ldr	r0, [r3, #0]
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	6859      	ldr	r1, [r3, #4]
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	8a1c      	ldrh	r4, [r3, #16]
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	689d      	ldr	r5, [r3, #8]
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	68db      	ldr	r3, [r3, #12]
 80004d0:	683a      	ldr	r2, [r7, #0]
 80004d2:	9201      	str	r2, [sp, #4]
 80004d4:	9300      	str	r3, [sp, #0]
 80004d6:	462b      	mov	r3, r5
 80004d8:	4622      	mov	r2, r4
 80004da:	f007 fe4e 	bl	800817a <xTaskCreate>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b01      	cmp	r3, #1
 80004e2:	d003      	beq.n	80004ec <rt_init+0x60>
					def->pvParameters, def->uxPriority, handle) != pdPASS) {
//				error :-(
				while (1)
 80004e4:	e7fe      	b.n	80004e4 <rt_init+0x58>
					;
			}
		} else {
			*handle = 0;
 80004e6:	683b      	ldr	r3, [r7, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	601a      	str	r2, [r3, #0]
	for (rt_task_t task = rt_task_0; task < rt_task_N; task++) {
 80004ec:	7ffb      	ldrb	r3, [r7, #31]
 80004ee:	3301      	adds	r3, #1
 80004f0:	77fb      	strb	r3, [r7, #31]
 80004f2:	7ffb      	ldrb	r3, [r7, #31]
 80004f4:	2b04      	cmp	r3, #4
 80004f6:	d9cf      	bls.n	8000498 <rt_init+0xc>
		}
	}

	for (rt_queue_t queue = rt_queue_0; queue < rt_queue_N; queue++) {
 80004f8:	2300      	movs	r3, #0
 80004fa:	77bb      	strb	r3, [r7, #30]
 80004fc:	e01c      	b.n	8000538 <rt_init+0xac>
		rt_queue_def_t const *def = rt_queue_def + queue;
 80004fe:	7fbb      	ldrb	r3, [r7, #30]
 8000500:	011b      	lsls	r3, r3, #4
 8000502:	4a32      	ldr	r2, [pc, #200]	; (80005cc <rt_init+0x140>)
 8000504:	4413      	add	r3, r2
 8000506:	60fb      	str	r3, [r7, #12]
		QueueHandle_t *handle = rt_queues + queue;
 8000508:	7fbb      	ldrb	r3, [r7, #30]
 800050a:	009b      	lsls	r3, r3, #2
 800050c:	4a30      	ldr	r2, [pc, #192]	; (80005d0 <rt_init+0x144>)
 800050e:	4413      	add	r3, r2
 8000510:	60bb      	str	r3, [r7, #8]

		if ((*handle = xQueueCreate(def->uxQueueLength, def->uxItemSize))
 8000512:	68fb      	ldr	r3, [r7, #12]
 8000514:	6818      	ldr	r0, [r3, #0]
 8000516:	68fb      	ldr	r3, [r7, #12]
 8000518:	685b      	ldr	r3, [r3, #4]
 800051a:	2200      	movs	r2, #0
 800051c:	4619      	mov	r1, r3
 800051e:	f007 f99d 	bl	800785c <xQueueGenericCreate>
 8000522:	4602      	mov	r2, r0
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	601a      	str	r2, [r3, #0]
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	2b00      	cmp	r3, #0
 800052e:	d100      	bne.n	8000532 <rt_init+0xa6>
				== 0) {
			while (1)
 8000530:	e7fe      	b.n	8000530 <rt_init+0xa4>
	for (rt_queue_t queue = rt_queue_0; queue < rt_queue_N; queue++) {
 8000532:	7fbb      	ldrb	r3, [r7, #30]
 8000534:	3301      	adds	r3, #1
 8000536:	77bb      	strb	r3, [r7, #30]
 8000538:	7fbb      	ldrb	r3, [r7, #30]
 800053a:	2b01      	cmp	r3, #1
 800053c:	d9df      	bls.n	80004fe <rt_init+0x72>
				;
		}
	}

	for (rt_timer_t timer = rt_timer_0; timer < rt_timer_N; timer++) {
 800053e:	2300      	movs	r3, #0
 8000540:	777b      	strb	r3, [r7, #29]
 8000542:	e020      	b.n	8000586 <rt_init+0xfa>
		rt_timer_def_t const *def = rt_timer_def + timer;
 8000544:	7f7b      	ldrb	r3, [r7, #29]
 8000546:	011b      	lsls	r3, r3, #4
 8000548:	4a22      	ldr	r2, [pc, #136]	; (80005d4 <rt_init+0x148>)
 800054a:	4413      	add	r3, r2
 800054c:	617b      	str	r3, [r7, #20]
		TimerHandle_t *handle = rt_timers + timer;
 800054e:	7f7b      	ldrb	r3, [r7, #29]
 8000550:	009b      	lsls	r3, r3, #2
 8000552:	4a21      	ldr	r2, [pc, #132]	; (80005d8 <rt_init+0x14c>)
 8000554:	4413      	add	r3, r2
 8000556:	613b      	str	r3, [r7, #16]

		if ((*handle = xTimerCreate(def->pcTimerName, def->xTimerPeriodInTicks,
 8000558:	697b      	ldr	r3, [r7, #20]
 800055a:	6818      	ldr	r0, [r3, #0]
 800055c:	697b      	ldr	r3, [r7, #20]
 800055e:	6859      	ldr	r1, [r3, #4]
 8000560:	697b      	ldr	r3, [r7, #20]
 8000562:	689a      	ldr	r2, [r3, #8]
 8000564:	697b      	ldr	r3, [r7, #20]
 8000566:	68db      	ldr	r3, [r3, #12]
 8000568:	9300      	str	r3, [sp, #0]
 800056a:	2300      	movs	r3, #0
 800056c:	f008 fec2 	bl	80092f4 <xTimerCreate>
 8000570:	4602      	mov	r2, r0
 8000572:	693b      	ldr	r3, [r7, #16]
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	693b      	ldr	r3, [r7, #16]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d100      	bne.n	8000580 <rt_init+0xf4>
				def->uxAutoReload, NULL, def->pxCallbackFunction)) == 0)
			while (1)
 800057e:	e7fe      	b.n	800057e <rt_init+0xf2>
	for (rt_timer_t timer = rt_timer_0; timer < rt_timer_N; timer++) {
 8000580:	7f7b      	ldrb	r3, [r7, #29]
 8000582:	3301      	adds	r3, #1
 8000584:	777b      	strb	r3, [r7, #29]
 8000586:	7f7b      	ldrb	r3, [r7, #29]
 8000588:	2b01      	cmp	r3, #1
 800058a:	d9db      	bls.n	8000544 <rt_init+0xb8>
				;
	}

	for (rt_evgroup_t evgroup = rt_evgroup_0; evgroup < rt_evgroup_N;
 800058c:	2300      	movs	r3, #0
 800058e:	773b      	strb	r3, [r7, #28]
 8000590:	e011      	b.n	80005b6 <rt_init+0x12a>
			evgroup++) {
		EventGroupHandle_t *handle = rt_evgroups + evgroup;
 8000592:	7f3b      	ldrb	r3, [r7, #28]
 8000594:	009b      	lsls	r3, r3, #2
 8000596:	4a11      	ldr	r2, [pc, #68]	; (80005dc <rt_init+0x150>)
 8000598:	4413      	add	r3, r2
 800059a:	61bb      	str	r3, [r7, #24]

		if ((*handle = xEventGroupCreate()) == 0) {
 800059c:	f006 fe24 	bl	80071e8 <xEventGroupCreate>
 80005a0:	4602      	mov	r2, r0
 80005a2:	69bb      	ldr	r3, [r7, #24]
 80005a4:	601a      	str	r2, [r3, #0]
 80005a6:	69bb      	ldr	r3, [r7, #24]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d100      	bne.n	80005b0 <rt_init+0x124>
			while (1)
 80005ae:	e7fe      	b.n	80005ae <rt_init+0x122>
			evgroup++) {
 80005b0:	7f3b      	ldrb	r3, [r7, #28]
 80005b2:	3301      	adds	r3, #1
 80005b4:	773b      	strb	r3, [r7, #28]
	for (rt_evgroup_t evgroup = rt_evgroup_0; evgroup < rt_evgroup_N;
 80005b6:	7f3b      	ldrb	r3, [r7, #28]
 80005b8:	2b02      	cmp	r3, #2
 80005ba:	d9ea      	bls.n	8000592 <rt_init+0x106>
				;
		}
	}

}
 80005bc:	bf00      	nop
 80005be:	3720      	adds	r7, #32
 80005c0:	46bd      	mov	sp, r7
 80005c2:	bdb0      	pop	{r4, r5, r7, pc}
 80005c4:	0800a408 	.word	0x0800a408
 80005c8:	20003540 	.word	0x20003540
 80005cc:	0800a46c 	.word	0x0800a46c
 80005d0:	20003568 	.word	0x20003568
 80005d4:	0800a48c 	.word	0x0800a48c
 80005d8:	20003554 	.word	0x20003554
 80005dc:	2000355c 	.word	0x2000355c

080005e0 <rt_evbitwait_any>:

uint32_t rt_evbitwait_any(rt_evgroup_t Ev) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b086      	sub	sp, #24
 80005e4:	af02      	add	r7, sp, #8
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
	EventGroupHandle_t Evh = rt_evgroups[Ev];
 80005ea:	79fb      	ldrb	r3, [r7, #7]
 80005ec:	4a09      	ldr	r2, [pc, #36]	; (8000614 <rt_evbitwait_any+0x34>)
 80005ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005f2:	60fb      	str	r3, [r7, #12]

	return xEventGroupWaitBits(Evh, 0x00FFFFFFu, pdTRUE, pdFALSE, portMAX_DELAY);
 80005f4:	f04f 33ff 	mov.w	r3, #4294967295
 80005f8:	9300      	str	r3, [sp, #0]
 80005fa:	2300      	movs	r3, #0
 80005fc:	2201      	movs	r2, #1
 80005fe:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8000602:	68f8      	ldr	r0, [r7, #12]
 8000604:	f006 fe0a 	bl	800721c <xEventGroupWaitBits>
 8000608:	4603      	mov	r3, r0
}
 800060a:	4618      	mov	r0, r3
 800060c:	3710      	adds	r7, #16
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	2000355c 	.word	0x2000355c

08000618 <rt_evbit_set>:

void rt_evbit_set(rt_evgroup_t Ev, uint32_t bit) {
 8000618:	b580      	push	{r7, lr}
 800061a:	b084      	sub	sp, #16
 800061c:	af00      	add	r7, sp, #0
 800061e:	4603      	mov	r3, r0
 8000620:	6039      	str	r1, [r7, #0]
 8000622:	71fb      	strb	r3, [r7, #7]
	EventBits_t msk = (1u << bit);
 8000624:	2201      	movs	r2, #1
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	fa02 f303 	lsl.w	r3, r2, r3
 800062c:	60fb      	str	r3, [r7, #12]
	EventGroupHandle_t Evh = rt_evgroups[Ev];
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	4a05      	ldr	r2, [pc, #20]	; (8000648 <rt_evbit_set+0x30>)
 8000632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000636:	60bb      	str	r3, [r7, #8]
	xEventGroupSetBits(Evh, msk);
 8000638:	68f9      	ldr	r1, [r7, #12]
 800063a:	68b8      	ldr	r0, [r7, #8]
 800063c:	f006 feb8 	bl	80073b0 <xEventGroupSetBits>
}
 8000640:	bf00      	nop
 8000642:	3710      	adds	r7, #16
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	2000355c 	.word	0x2000355c

0800064c <rt_evbit_set_from_ISR>:

void rt_evbit_set_from_ISR(rt_evgroup_t Ev, uint32_t bit) {
 800064c:	b580      	push	{r7, lr}
 800064e:	b084      	sub	sp, #16
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	6039      	str	r1, [r7, #0]
 8000656:	71fb      	strb	r3, [r7, #7]
	EventBits_t msk = (1u << bit);
 8000658:	2201      	movs	r2, #1
 800065a:	683b      	ldr	r3, [r7, #0]
 800065c:	fa02 f303 	lsl.w	r3, r2, r3
 8000660:	60fb      	str	r3, [r7, #12]
	EventGroupHandle_t Evh = rt_evgroups[Ev];
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	4a06      	ldr	r2, [pc, #24]	; (8000680 <rt_evbit_set_from_ISR+0x34>)
 8000666:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800066a:	60bb      	str	r3, [r7, #8]
	xEventGroupSetBitsFromISR(Evh, msk, pdFALSE);
 800066c:	2200      	movs	r2, #0
 800066e:	68f9      	ldr	r1, [r7, #12]
 8000670:	68b8      	ldr	r0, [r7, #8]
 8000672:	f006 ff55 	bl	8007520 <xEventGroupSetBitsFromISR>
	portYIELD_FROM_ISR(pdFALSE);
}
 8000676:	bf00      	nop
 8000678:	3710      	adds	r7, #16
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	2000355c 	.word	0x2000355c

08000684 <rt_enqueue_ISR>:
	}

	return false;
}

bool rt_enqueue_ISR(rt_queue_t Q, void const *bf) {
 8000684:	b580      	push	{r7, lr}
 8000686:	b084      	sub	sp, #16
 8000688:	af00      	add	r7, sp, #0
 800068a:	4603      	mov	r3, r0
 800068c:	6039      	str	r1, [r7, #0]
 800068e:	71fb      	strb	r3, [r7, #7]
//  assert(Q < rt_queue_N);

	QueueHandle_t Qh = rt_queues[Q];
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	4a0b      	ldr	r2, [pc, #44]	; (80006c0 <rt_enqueue_ISR+0x3c>)
 8000694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000698:	60fb      	str	r3, [r7, #12]
	BaseType_t xHigherPriorityTaskWoken;
	xHigherPriorityTaskWoken = pdFALSE;
 800069a:	2300      	movs	r3, #0
 800069c:	60bb      	str	r3, [r7, #8]
	if (xQueueSendToBackFromISR(Qh, bf, &xHigherPriorityTaskWoken) == pdPASS) {
 800069e:	f107 0208 	add.w	r2, r7, #8
 80006a2:	2300      	movs	r3, #0
 80006a4:	6839      	ldr	r1, [r7, #0]
 80006a6:	68f8      	ldr	r0, [r7, #12]
 80006a8:	f007 fa32 	bl	8007b10 <xQueueGenericSendFromISR>
 80006ac:	4603      	mov	r3, r0
 80006ae:	2b01      	cmp	r3, #1
 80006b0:	d101      	bne.n	80006b6 <rt_enqueue_ISR+0x32>
		return true;
 80006b2:	2301      	movs	r3, #1
 80006b4:	e000      	b.n	80006b8 <rt_enqueue_ISR+0x34>
	}

	return false;
 80006b6:	2300      	movs	r3, #0
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	3710      	adds	r7, #16
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20003568 	.word	0x20003568

080006c4 <rt_dequeue>:

bool rt_dequeue(rt_queue_t Q, void *bf) {
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b084      	sub	sp, #16
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	4603      	mov	r3, r0
 80006cc:	6039      	str	r1, [r7, #0]
 80006ce:	71fb      	strb	r3, [r7, #7]
//  assert(Q < rt_queue_N);

	QueueHandle_t Qh = rt_queues[Q];
 80006d0:	79fb      	ldrb	r3, [r7, #7]
 80006d2:	4a0d      	ldr	r2, [pc, #52]	; (8000708 <rt_dequeue+0x44>)
 80006d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006d8:	60fb      	str	r3, [r7, #12]
	TickType_t to = rt_queue_def[Q].timeout_deq;
 80006da:	79fb      	ldrb	r3, [r7, #7]
 80006dc:	4a0b      	ldr	r2, [pc, #44]	; (800070c <rt_dequeue+0x48>)
 80006de:	011b      	lsls	r3, r3, #4
 80006e0:	4413      	add	r3, r2
 80006e2:	330c      	adds	r3, #12
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	60bb      	str	r3, [r7, #8]

	if (xQueueReceive(Qh, bf, to) == pdPASS) {
 80006e8:	68ba      	ldr	r2, [r7, #8]
 80006ea:	6839      	ldr	r1, [r7, #0]
 80006ec:	68f8      	ldr	r0, [r7, #12]
 80006ee:	f007 faa3 	bl	8007c38 <xQueueReceive>
 80006f2:	4603      	mov	r3, r0
 80006f4:	2b01      	cmp	r3, #1
 80006f6:	d101      	bne.n	80006fc <rt_dequeue+0x38>
		return true;
 80006f8:	2301      	movs	r3, #1
 80006fa:	e000      	b.n	80006fe <rt_dequeue+0x3a>
	}

	return false;
 80006fc:	2300      	movs	r3, #0
}
 80006fe:	4618      	mov	r0, r3
 8000700:	3710      	adds	r7, #16
 8000702:	46bd      	mov	sp, r7
 8000704:	bd80      	pop	{r7, pc}
 8000706:	bf00      	nop
 8000708:	20003568 	.word	0x20003568
 800070c:	0800a46c 	.word	0x0800a46c

08000710 <rt_timer_start>:
	}

	return false;
}

bool rt_timer_start(rt_timer_t t, uint32_t timeout) {
 8000710:	b590      	push	{r4, r7, lr}
 8000712:	b085      	sub	sp, #20
 8000714:	af02      	add	r7, sp, #8
 8000716:	4603      	mov	r3, r0
 8000718:	6039      	str	r1, [r7, #0]
 800071a:	71fb      	strb	r3, [r7, #7]
	return xTimerStart(rt_timers[t], timeout);
 800071c:	79fb      	ldrb	r3, [r7, #7]
 800071e:	4a0b      	ldr	r2, [pc, #44]	; (800074c <rt_timer_start+0x3c>)
 8000720:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000724:	f008 f8b2 	bl	800888c <xTaskGetTickCount>
 8000728:	4602      	mov	r2, r0
 800072a:	683b      	ldr	r3, [r7, #0]
 800072c:	9300      	str	r3, [sp, #0]
 800072e:	2300      	movs	r3, #0
 8000730:	2101      	movs	r1, #1
 8000732:	4620      	mov	r0, r4
 8000734:	f008 fe30 	bl	8009398 <xTimerGenericCommand>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	bf14      	ite	ne
 800073e:	2301      	movne	r3, #1
 8000740:	2300      	moveq	r3, #0
 8000742:	b2db      	uxtb	r3, r3
}
 8000744:	4618      	mov	r0, r3
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	bd90      	pop	{r4, r7, pc}
 800074c:	20003554 	.word	0x20003554

08000750 <rt_timer_start_ISR>:

bool rt_timer_start_ISR(rt_timer_t t, BaseType_t *pxHigherPriorityTaskWoken) {
 8000750:	b590      	push	{r4, r7, lr}
 8000752:	b085      	sub	sp, #20
 8000754:	af02      	add	r7, sp, #8
 8000756:	4603      	mov	r3, r0
 8000758:	6039      	str	r1, [r7, #0]
 800075a:	71fb      	strb	r3, [r7, #7]
	return xTimerStartFromISR(rt_timers[t], pxHigherPriorityTaskWoken);
 800075c:	79fb      	ldrb	r3, [r7, #7]
 800075e:	4a0b      	ldr	r2, [pc, #44]	; (800078c <rt_timer_start_ISR+0x3c>)
 8000760:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000764:	f008 f8a0 	bl	80088a8 <xTaskGetTickCountFromISR>
 8000768:	4602      	mov	r2, r0
 800076a:	2300      	movs	r3, #0
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	2106      	movs	r1, #6
 8000772:	4620      	mov	r0, r4
 8000774:	f008 fe10 	bl	8009398 <xTimerGenericCommand>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	bf14      	ite	ne
 800077e:	2301      	movne	r3, #1
 8000780:	2300      	moveq	r3, #0
 8000782:	b2db      	uxtb	r3, r3
}
 8000784:	4618      	mov	r0, r3
 8000786:	370c      	adds	r7, #12
 8000788:	46bd      	mov	sp, r7
 800078a:	bd90      	pop	{r4, r7, pc}
 800078c:	20003554 	.word	0x20003554

08000790 <timer_BLE>:
// working all the time, checking if something is received or sending data to android device

/* ************************************************************************** */
// callback
/* ************************************************************************** */
void timer_BLE(TimerHandle_t xTimer) {
 8000790:	b580      	push	{r7, lr}
 8000792:	b082      	sub	sp, #8
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(&huart3, (uint8_t*) ble_pData, BLE_MAX_SIZE);
 8000798:	2203      	movs	r2, #3
 800079a:	4904      	ldr	r1, [pc, #16]	; (80007ac <timer_BLE+0x1c>)
 800079c:	4804      	ldr	r0, [pc, #16]	; (80007b0 <timer_BLE+0x20>)
 800079e:	f006 f85b 	bl	8006858 <HAL_UART_Receive_DMA>
}
 80007a2:	bf00      	nop
 80007a4:	3708      	adds	r7, #8
 80007a6:	46bd      	mov	sp, r7
 80007a8:	bd80      	pop	{r7, pc}
 80007aa:	bf00      	nop
 80007ac:	20003574 	.word	0x20003574
 80007b0:	20003758 	.word	0x20003758

080007b4 <timer_sent_test_BLE>:

/// auto-reload - testing purpose
void timer_sent_test_BLE(TimerHandle_t xTimer) {
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b082      	sub	sp, #8
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	6078      	str	r0, [r7, #4]
	ble_pDataSend[0] = 0x01;
 80007bc:	4b11      	ldr	r3, [pc, #68]	; (8000804 <timer_sent_test_BLE+0x50>)
 80007be:	2201      	movs	r2, #1
 80007c0:	701a      	strb	r2, [r3, #0]

//	ble_pDataSend[2] = 0x03;

	if (temp++ == 1) {
 80007c2:	4b11      	ldr	r3, [pc, #68]	; (8000808 <timer_sent_test_BLE+0x54>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	1c5a      	adds	r2, r3, #1
 80007c8:	490f      	ldr	r1, [pc, #60]	; (8000808 <timer_sent_test_BLE+0x54>)
 80007ca:	600a      	str	r2, [r1, #0]
 80007cc:	2b01      	cmp	r3, #1
 80007ce:	d109      	bne.n	80007e4 <timer_sent_test_BLE+0x30>
		ble_pDataSend[1] = 0x02;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	; (8000804 <timer_sent_test_BLE+0x50>)
 80007d2:	2202      	movs	r2, #2
 80007d4:	705a      	strb	r2, [r3, #1]
		ble_pDataSend[2] = 0x03;
 80007d6:	4b0b      	ldr	r3, [pc, #44]	; (8000804 <timer_sent_test_BLE+0x50>)
 80007d8:	2203      	movs	r2, #3
 80007da:	709a      	strb	r2, [r3, #2]
		temp = 0;
 80007dc:	4b0a      	ldr	r3, [pc, #40]	; (8000808 <timer_sent_test_BLE+0x54>)
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	e005      	b.n	80007f0 <timer_sent_test_BLE+0x3c>
	} else {
		ble_pDataSend[1] = 0x01;
 80007e4:	4b07      	ldr	r3, [pc, #28]	; (8000804 <timer_sent_test_BLE+0x50>)
 80007e6:	2201      	movs	r2, #1
 80007e8:	705a      	strb	r2, [r3, #1]
		ble_pDataSend[2] = 0x0D;
 80007ea:	4b06      	ldr	r3, [pc, #24]	; (8000804 <timer_sent_test_BLE+0x50>)
 80007ec:	220d      	movs	r2, #13
 80007ee:	709a      	strb	r2, [r3, #2]
	}

	HAL_UART_Transmit_DMA(&huart3, (uint8_t*) ble_pDataSend, BLE_MAX_SIZE);
 80007f0:	2203      	movs	r2, #3
 80007f2:	4904      	ldr	r1, [pc, #16]	; (8000804 <timer_sent_test_BLE+0x50>)
 80007f4:	4805      	ldr	r0, [pc, #20]	; (800080c <timer_sent_test_BLE+0x58>)
 80007f6:	f005 ffc3 	bl	8006780 <HAL_UART_Transmit_DMA>
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	20003570 	.word	0x20003570
 8000808:	2000002c 	.word	0x2000002c
 800080c:	20003758 	.word	0x20003758

08000810 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	__NOP();
 8000818:	bf00      	nop
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr

08000824 <HAL_UART_RxCpltCallback>:

void HAL_UART_TxHalfCallback(UART_HandleTypeDef *huart) {
	__NOP();
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
//	__NOP();
//	char ble_pData[BLE_MAX_SIZE];
//	memset(ble_pData, 1, BLE_MAX_SIZE);
//	ble_receive_data(ble_pData);
	xQueueBleData ble_queue = { 0 };
 800082c:	2300      	movs	r3, #0
 800082e:	60fb      	str	r3, [r7, #12]

	ble_queue.info = ble_received;
 8000830:	2300      	movs	r3, #0
 8000832:	733b      	strb	r3, [r7, #12]

	memcpy(&ble_queue.command, ble_pData, 1);
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <HAL_UART_RxCpltCallback+0x38>)
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	737b      	strb	r3, [r7, #13]
	memcpy(&ble_queue.valueReg1, ble_pData + 1, 1);
 800083a:	4b09      	ldr	r3, [pc, #36]	; (8000860 <HAL_UART_RxCpltCallback+0x3c>)
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	73bb      	strb	r3, [r7, #14]
	memcpy(&ble_queue.valueReg2, ble_pData + 2, 1);
 8000840:	4b08      	ldr	r3, [pc, #32]	; (8000864 <HAL_UART_RxCpltCallback+0x40>)
 8000842:	781b      	ldrb	r3, [r3, #0]
 8000844:	73fb      	strb	r3, [r7, #15]

	rt_enqueue_ISR(rt_queue_ble, &ble_queue);
 8000846:	f107 030c 	add.w	r3, r7, #12
 800084a:	4619      	mov	r1, r3
 800084c:	2000      	movs	r0, #0
 800084e:	f7ff ff19 	bl	8000684 <rt_enqueue_ISR>

}
 8000852:	bf00      	nop
 8000854:	3710      	adds	r7, #16
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20003574 	.word	0x20003574
 8000860:	20003575 	.word	0x20003575
 8000864:	20003576 	.word	0x20003576

08000868 <task_ble>:
void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart);

/* ************************************************************************** */
// task
/* ************************************************************************** */
void task_ble(void *pvParameters) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b088      	sub	sp, #32
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
	(void*) pvParameters;

//	int i = 0;
//	const TickType_t xDelay1000ms = pdMS_TO_TICKS(5000);
	bool status;
	xQueueBleData receivedBleData = { 0 };
 8000870:	2300      	movs	r3, #0
 8000872:	613b      	str	r3, [r7, #16]
	char ble_pData[BLE_MAX_SIZE] = { 0 };
 8000874:	f107 030c 	add.w	r3, r7, #12
 8000878:	2100      	movs	r1, #0
 800087a:	460a      	mov	r2, r1
 800087c:	801a      	strh	r2, [r3, #0]
 800087e:	460a      	mov	r2, r1
 8000880:	709a      	strb	r2, [r3, #2]

	for (;;) {

//		vTaskDelay(xDelay1000ms);

		status = rt_dequeue(rt_queue_ble, &receivedBleData);
 8000882:	f107 0310 	add.w	r3, r7, #16
 8000886:	4619      	mov	r1, r3
 8000888:	2000      	movs	r0, #0
 800088a:	f7ff ff1b 	bl	80006c4 <rt_dequeue>
 800088e:	4603      	mov	r3, r0
 8000890:	77fb      	strb	r3, [r7, #31]

		if (status) {
 8000892:	7ffb      	ldrb	r3, [r7, #31]
 8000894:	2b00      	cmp	r3, #0
 8000896:	d0f4      	beq.n	8000882 <task_ble+0x1a>
			if (receivedBleData.info == ble_received) {
 8000898:	7c3b      	ldrb	r3, [r7, #16]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d146      	bne.n	800092c <task_ble+0xc4>
//				memcpy(ble_pData, receivedBleData.value, BLE_MAX_SIZE);

				switch (receivedBleData.command) {
 800089e:	7c7b      	ldrb	r3, [r7, #17]
 80008a0:	2b02      	cmp	r3, #2
 80008a2:	d008      	beq.n	80008b6 <task_ble+0x4e>
 80008a4:	2b03      	cmp	r3, #3
 80008a6:	d00b      	beq.n	80008c0 <task_ble+0x58>
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d138      	bne.n	800091e <task_ble+0xb6>
				case BLE_RECEIVED_DO_NOTHING:
					rt_evbit_set(rt_evgroup_state_machine,
 80008ac:	2100      	movs	r1, #0
 80008ae:	2001      	movs	r0, #1
 80008b0:	f7ff feb2 	bl	8000618 <rt_evbit_set>
							evgroup_state_m_do_nothing);
					break;
 80008b4:	e03b      	b.n	800092e <task_ble+0xc6>
				case BLE_RECEIVED_AUTO_MANUAL:
					rt_evbit_set(rt_evgroup_state_machine,
 80008b6:	2101      	movs	r1, #1
 80008b8:	2001      	movs	r0, #1
 80008ba:	f7ff fead 	bl	8000618 <rt_evbit_set>
							evgroup_state_m_auto_manual);
					break;
 80008be:	e036      	b.n	800092e <task_ble+0xc6>
				case BLE_RECEIVED_MOVEMENT:
//					rt_evbit_set(rt_evgroup_state_machine,
//							evgroup_state_m_movement);

					left_engine = receivedBleData.valueReg1;
 80008c0:	7cbb      	ldrb	r3, [r7, #18]
 80008c2:	77bb      	strb	r3, [r7, #30]
					right_engine = receivedBleData.valueReg2;
 80008c4:	7cfb      	ldrb	r3, [r7, #19]
 80008c6:	777b      	strb	r3, [r7, #29]
					// 0	1	1	0	0	1	0	0
					// ^
					// ccw
					// --- |        PERCENTAGE       |

					int left = u2_to_decimal(left_engine);
 80008c8:	7fbb      	ldrb	r3, [r7, #30]
 80008ca:	4618      	mov	r0, r3
 80008cc:	f000 f938 	bl	8000b40 <u2_to_decimal>
 80008d0:	61b8      	str	r0, [r7, #24]
					int right = u2_to_decimal(right_engine);
 80008d2:	7f7b      	ldrb	r3, [r7, #29]
 80008d4:	4618      	mov	r0, r3
 80008d6:	f000 f933 	bl	8000b40 <u2_to_decimal>
 80008da:	6178      	str	r0, [r7, #20]

					// left engine
					if (left < 0) {
 80008dc:	69bb      	ldr	r3, [r7, #24]
 80008de:	2b00      	cmp	r3, #0
 80008e0:	da07      	bge.n	80008f2 <task_ble+0x8a>
						h_bridge_ccw_left();
 80008e2:	f7ff fcd5 	bl	8000290 <h_bridge_ccw_left>
						h_bridge_set_left_duty(-left);
 80008e6:	69bb      	ldr	r3, [r7, #24]
 80008e8:	425b      	negs	r3, r3
 80008ea:	4618      	mov	r0, r3
 80008ec:	f7ff fc60 	bl	80001b0 <h_bridge_set_left_duty>
 80008f0:	e004      	b.n	80008fc <task_ble+0x94>
					} else {
						h_bridge_cw_left();
 80008f2:	f7ff fca9 	bl	8000248 <h_bridge_cw_left>
						h_bridge_set_left_duty(left);
 80008f6:	69b8      	ldr	r0, [r7, #24]
 80008f8:	f7ff fc5a 	bl	80001b0 <h_bridge_set_left_duty>
					}

					// right engine
					if (right < 0) {
 80008fc:	697b      	ldr	r3, [r7, #20]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	da07      	bge.n	8000912 <task_ble+0xaa>
						h_bridge_ccw_right();
 8000902:	f7ff fcd5 	bl	80002b0 <h_bridge_ccw_right>
						h_bridge_set_right_duty(-right);
 8000906:	697b      	ldr	r3, [r7, #20]
 8000908:	425b      	negs	r3, r3
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff fc76 	bl	80001fc <h_bridge_set_right_duty>
					} else {
						h_bridge_cw_right();
						h_bridge_set_right_duty(right);
					}

					break;
 8000910:	e00d      	b.n	800092e <task_ble+0xc6>
						h_bridge_cw_right();
 8000912:	f7ff fca9 	bl	8000268 <h_bridge_cw_right>
						h_bridge_set_right_duty(right);
 8000916:	6978      	ldr	r0, [r7, #20]
 8000918:	f7ff fc70 	bl	80001fc <h_bridge_set_right_duty>
					break;
 800091c:	e007      	b.n	800092e <task_ble+0xc6>
				default:
					// unknow -> free
					rt_dequeue(rt_queue_ble, &receivedBleData);
 800091e:	f107 0310 	add.w	r3, r7, #16
 8000922:	4619      	mov	r1, r3
 8000924:	2000      	movs	r0, #0
 8000926:	f7ff fecd 	bl	80006c4 <rt_dequeue>
					break;
 800092a:	e000      	b.n	800092e <task_ble+0xc6>
				}

			}
 800092c:	bf00      	nop

			if (receivedBleData.info == ble_transmit) {
 800092e:	7c3b      	ldrb	r3, [r7, #16]
 8000930:	2b01      	cmp	r3, #1
 8000932:	d1a6      	bne.n	8000882 <task_ble+0x1a>

//				rt_dequeue(rt_queue_ble, &receivedBleData);
				memcpy(ble_pData, &receivedBleData.command, 1);
 8000934:	7c7b      	ldrb	r3, [r7, #17]
 8000936:	733b      	strb	r3, [r7, #12]
				memcpy(ble_pData + 1, &receivedBleData.valueReg1, 1);
 8000938:	f107 030c 	add.w	r3, r7, #12
 800093c:	3301      	adds	r3, #1
 800093e:	7cba      	ldrb	r2, [r7, #18]
 8000940:	701a      	strb	r2, [r3, #0]
				memcpy(ble_pData + 2, &receivedBleData.valueReg2, 1);
 8000942:	f107 030c 	add.w	r3, r7, #12
 8000946:	3302      	adds	r3, #2
 8000948:	7cfa      	ldrb	r2, [r7, #19]
 800094a:	701a      	strb	r2, [r3, #0]

//				ble_send_data(ble_pData, BLE_MAX_SIZE);
				HAL_UART_Transmit_DMA(&huart3, (uint8_t*) ble_pData,
 800094c:	f107 030c 	add.w	r3, r7, #12
 8000950:	2203      	movs	r2, #3
 8000952:	4619      	mov	r1, r3
 8000954:	4801      	ldr	r0, [pc, #4]	; (800095c <task_ble+0xf4>)
 8000956:	f005 ff13 	bl	8006780 <HAL_UART_Transmit_DMA>
		status = rt_dequeue(rt_queue_ble, &receivedBleData);
 800095a:	e792      	b.n	8000882 <task_ble+0x1a>
 800095c:	20003758 	.word	0x20003758

08000960 <task_eyes>:
 *      Author: Arkadiusz
 */

//#include "task_eyes.h"

void task_eyes(void *pvParameters) {
 8000960:	b480      	push	{r7}
 8000962:	b083      	sub	sp, #12
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]

	(void*) pvParameters;

	for (;;) {
 8000968:	e7fe      	b.n	8000968 <task_eyes+0x8>

0800096a <task_memory>:
//#include "task_memory.h"

#include "FreeRTOS.h"
#include "task.h"
#include "runtime.h"
void task_memory(void *pvParameters) {
 800096a:	b580      	push	{r7, lr}
 800096c:	b082      	sub	sp, #8
 800096e:	af00      	add	r7, sp, #0
 8000970:	6078      	str	r0, [r7, #4]

	(void*) pvParameters;
	rt_timer_start(rt_timer_jakis_tam, 300);
 8000972:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000976:	2001      	movs	r0, #1
 8000978:	f7ff feca 	bl	8000710 <rt_timer_start>
	for (;;) {
 800097c:	e7fe      	b.n	800097c <task_memory+0x12>
	...

08000980 <HAL_GPIO_EXTI_Callback>:
static uint32_t ultrasound_time = 0U;
bool ultrasound_was = false;
bool ultrasound_done = false;
uint8_t pData[BLE_MAX_SIZE];
// interrupt pin callback
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000980:	b580      	push	{r7, lr}
 8000982:	b084      	sub	sp, #16
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	80fb      	strh	r3, [r7, #6]
//	IRQ_ULTRASOUND_ECHO_Pin
	if (GPIO_Pin & IRQ_ULTRASOUND_ECHO_Pin) {
 800098a:	88fb      	ldrh	r3, [r7, #6]
 800098c:	f003 0302 	and.w	r3, r3, #2
 8000990:	2b00      	cmp	r3, #0
 8000992:	d01e      	beq.n	80009d2 <HAL_GPIO_EXTI_Callback+0x52>

		if (ultrasound_was == false) {
 8000994:	4b18      	ldr	r3, [pc, #96]	; (80009f8 <HAL_GPIO_EXTI_Callback+0x78>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	f083 0301 	eor.w	r3, r3, #1
 800099c:	b2db      	uxtb	r3, r3
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d008      	beq.n	80009b4 <HAL_GPIO_EXTI_Callback+0x34>
			ultrasound_time = HAL_GetTick();
 80009a2:	f001 f857 	bl	8001a54 <HAL_GetTick>
 80009a6:	4602      	mov	r2, r0
 80009a8:	4b14      	ldr	r3, [pc, #80]	; (80009fc <HAL_GPIO_EXTI_Callback+0x7c>)
 80009aa:	601a      	str	r2, [r3, #0]
			ultrasound_was = true;
 80009ac:	4b12      	ldr	r3, [pc, #72]	; (80009f8 <HAL_GPIO_EXTI_Callback+0x78>)
 80009ae:	2201      	movs	r2, #1
 80009b0:	701a      	strb	r2, [r3, #0]
 80009b2:	e00e      	b.n	80009d2 <HAL_GPIO_EXTI_Callback+0x52>
		} else {
			ultrasound_time = HAL_GetTick() - ultrasound_time;
 80009b4:	f001 f84e 	bl	8001a54 <HAL_GetTick>
 80009b8:	4602      	mov	r2, r0
 80009ba:	4b10      	ldr	r3, [pc, #64]	; (80009fc <HAL_GPIO_EXTI_Callback+0x7c>)
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	1ad3      	subs	r3, r2, r3
 80009c0:	4a0e      	ldr	r2, [pc, #56]	; (80009fc <HAL_GPIO_EXTI_Callback+0x7c>)
 80009c2:	6013      	str	r3, [r2, #0]
			ultrasound_was = false;
 80009c4:	4b0c      	ldr	r3, [pc, #48]	; (80009f8 <HAL_GPIO_EXTI_Callback+0x78>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	701a      	strb	r2, [r3, #0]
			rt_evbit_set_from_ISR(rt_evgroup_sensors,
 80009ca:	2100      	movs	r1, #0
 80009cc:	2000      	movs	r0, #0
 80009ce:	f7ff fe3d 	bl	800064c <rt_evbit_set_from_ISR>
//			ultrasound_done = true;
		}
	}

//	BLE INTERRUPT -> SOMETHING IS RECEIVED
	if (GPIO_Pin & IRQ_BLE_Pin) {
 80009d2:	88fb      	ldrh	r3, [r7, #6]
 80009d4:	f003 0301 	and.w	r3, r3, #1
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d009      	beq.n	80009f0 <HAL_GPIO_EXTI_Callback+0x70>
		BaseType_t pxHigherPriorityTaskWoken = pdFALSE;
 80009dc:	2300      	movs	r3, #0
 80009de:	60fb      	str	r3, [r7, #12]

//		ble_receive_data(pData);
		pxHigherPriorityTaskWoken = pdTRUE;
 80009e0:	2301      	movs	r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
		rt_timer_start_ISR(rt_timer_BLE, &pxHigherPriorityTaskWoken);
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	4619      	mov	r1, r3
 80009ea:	2000      	movs	r0, #0
 80009ec:	f7ff feb0 	bl	8000750 <rt_timer_start_ISR>
//			xTimerStartFromISR(rt_timers[T], pxHigherPriorityTaskWoken);

	}
}
 80009f0:	bf00      	nop
 80009f2:	3710      	adds	r7, #16
 80009f4:	46bd      	mov	sp, r7
 80009f6:	bd80      	pop	{r7, pc}
 80009f8:	20000034 	.word	0x20000034
 80009fc:	20000030 	.word	0x20000030

08000a00 <task_sensors>:

void task_sensors(void *pvParameters) {
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]

//	uint32_t evgroup = 0;

// TODO: delete this line!
//	magnetometer_init();
	QMC5883L_Initialize(MODE_CONTROL_CONTINUOUS, OUTPUT_DATA_RATE_200HZ,
 8000a08:	2380      	movs	r3, #128	; 0x80
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	210c      	movs	r1, #12
 8000a0e:	2000      	movs	r0, #0
 8000a10:	f7ff fced 	bl	80003ee <QMC5883L_Initialize>
			FULL_SCALE_2G, OVER_SAMPLE_RATIO_128);
	QMC5883L_InterruptConfig(INTERRUPT_DISABLE);
 8000a14:	2000      	movs	r0, #0
 8000a16:	f7ff fd0f 	bl	8000438 <QMC5883L_InterruptConfig>

	//Mode Register
	//Continuous-Measurement Mode
	QMC5883L_Write_Reg(0x02, 0x00);
 8000a1a:	2100      	movs	r1, #0
 8000a1c:	2002      	movs	r0, #2
 8000a1e:	f7ff fc93 	bl	8000348 <QMC5883L_Write_Reg>
		// na podstawie na danych zareaguj :)

		// jakis tam bit do ustawienia, np skret w lewo - uzupelnic
//			rt_evbit_set(rt_evgroup_state_machine, (1 << 8));
//		}
		int16_t X = 0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	823b      	strh	r3, [r7, #16]
		int16_t Y = 0;
 8000a26:	2300      	movs	r3, #0
 8000a28:	81fb      	strh	r3, [r7, #14]
		int16_t Z = 0;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	81bb      	strh	r3, [r7, #12]

		uint8_t status = QMC5883L_Read_Reg(0x09);
 8000a2e:	2009      	movs	r0, #9
 8000a30:	f7ff fc70 	bl	8000314 <QMC5883L_Read_Reg>
 8000a34:	4603      	mov	r3, r0
 8000a36:	75fb      	strb	r3, [r7, #23]
		uint8_t temp1 = 0;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	75bb      	strb	r3, [r7, #22]
		uint8_t temp2 = 0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	757b      	strb	r3, [r7, #21]

		temp1 = QMC5883L_Read_Reg(0x07);
 8000a40:	2007      	movs	r0, #7
 8000a42:	f7ff fc67 	bl	8000314 <QMC5883L_Read_Reg>
 8000a46:	4603      	mov	r3, r0
 8000a48:	75bb      	strb	r3, [r7, #22]
		temp2 = QMC5883L_Read_Reg(0x08);
 8000a4a:	2008      	movs	r0, #8
 8000a4c:	f7ff fc62 	bl	8000314 <QMC5883L_Read_Reg>
 8000a50:	4603      	mov	r3, r0
 8000a52:	757b      	strb	r3, [r7, #21]

		uint16_t temp = ~((temp2 << 8) | temp1) + 1;
 8000a54:	7d7b      	ldrb	r3, [r7, #21]
 8000a56:	021b      	lsls	r3, r3, #8
 8000a58:	b21a      	sxth	r2, r3
 8000a5a:	7dbb      	ldrb	r3, [r7, #22]
 8000a5c:	b21b      	sxth	r3, r3
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	b21b      	sxth	r3, r3
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	425b      	negs	r3, r3
 8000a66:	827b      	strh	r3, [r7, #18]
		temp /= 100;
 8000a68:	8a7b      	ldrh	r3, [r7, #18]
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <task_sensors+0xb4>)
 8000a6c:	fba2 2303 	umull	r2, r3, r2, r3
 8000a70:	095b      	lsrs	r3, r3, #5
 8000a72:	827b      	strh	r3, [r7, #18]

		temp += 1;
 8000a74:	8a7b      	ldrh	r3, [r7, #18]
 8000a76:	3301      	adds	r3, #1
 8000a78:	827b      	strh	r3, [r7, #18]

		if (status & (1 << 0)) {
 8000a7a:	7dfb      	ldrb	r3, [r7, #23]
 8000a7c:	f003 0301 	and.w	r3, r3, #1
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d009      	beq.n	8000a98 <task_sensors+0x98>
			QMC5883L_Read_Data(&X, &Y, &Z);
 8000a84:	f107 020c 	add.w	r2, r7, #12
 8000a88:	f107 010e 	add.w	r1, r7, #14
 8000a8c:	f107 0310 	add.w	r3, r7, #16
 8000a90:	4618      	mov	r0, r3
 8000a92:	f7ff fc75 	bl	8000380 <QMC5883L_Read_Data>
 8000a96:	e005      	b.n	8000aa4 <task_sensors+0xa4>
		} else {
			X = 0;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	823b      	strh	r3, [r7, #16]
			Y = 0;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	81fb      	strh	r3, [r7, #14]
			Z = 0;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	81bb      	strh	r3, [r7, #12]
		}

		X++;
 8000aa4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	3301      	adds	r3, #1
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	b21b      	sxth	r3, r3
 8000ab0:	823b      	strh	r3, [r7, #16]
	for (;;) {
 8000ab2:	e7b6      	b.n	8000a22 <task_sensors+0x22>
 8000ab4:	51eb851f 	.word	0x51eb851f

08000ab8 <task_state_machine>:
#include "runtime.h"
#include "state_machine.h"
#include "h_bridge.h"
#include "bluetooth_le.h"

void task_state_machine(void *pvParameters) {
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b084      	sub	sp, #16
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]

	(void*) pvParameters;

	uint32_t evgroup = 0;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	60fb      	str	r3, [r7, #12]
	bool tasks_disabled = false;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	72fb      	strb	r3, [r7, #11]
//	xQueueBleData receivedBleData = { 0 };

	for (;;) {

		evgroup = rt_evbitwait_any(rt_evgroup_state_machine);
 8000ac8:	2001      	movs	r0, #1
 8000aca:	f7ff fd89 	bl	80005e0 <rt_evbitwait_any>
 8000ace:	60f8      	str	r0, [r7, #12]

		if (evgroup & (1 << evgroup_state_m_do_nothing)) {
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	f003 0301 	and.w	r3, r3, #1
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d007      	beq.n	8000aea <task_state_machine+0x32>

			h_bridge_coast();
 8000ada:	f7ff fbfd 	bl	80002d8 <h_bridge_coast>
			h_bridge_set_left_duty(0);
 8000ade:	2000      	movs	r0, #0
 8000ae0:	f7ff fb66 	bl	80001b0 <h_bridge_set_left_duty>
			h_bridge_set_right_duty(0);
 8000ae4:	2000      	movs	r0, #0
 8000ae6:	f7ff fb89 	bl	80001fc <h_bridge_set_right_duty>
		}
		if (evgroup & (1 << evgroup_state_m_auto_manual)) {
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	f003 0302 	and.w	r3, r3, #2
 8000af0:	2b00      	cmp	r3, #0
 8000af2:	d0e9      	beq.n	8000ac8 <task_state_machine+0x10>
			if (tasks_disabled) {
 8000af4:	7afb      	ldrb	r3, [r7, #11]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d00f      	beq.n	8000b1a <task_state_machine+0x62>
				vTaskResume(rt_tasks[rt_task_eyes]);
 8000afa:	4b10      	ldr	r3, [pc, #64]	; (8000b3c <task_state_machine+0x84>)
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	4618      	mov	r0, r3
 8000b00:	f007 fd58 	bl	80085b4 <vTaskResume>
				vTaskResume(rt_tasks[rt_task_memory]);
 8000b04:	4b0d      	ldr	r3, [pc, #52]	; (8000b3c <task_state_machine+0x84>)
 8000b06:	689b      	ldr	r3, [r3, #8]
 8000b08:	4618      	mov	r0, r3
 8000b0a:	f007 fd53 	bl	80085b4 <vTaskResume>
				vTaskResume(rt_tasks[rt_task_sensors]);
 8000b0e:	4b0b      	ldr	r3, [pc, #44]	; (8000b3c <task_state_machine+0x84>)
 8000b10:	68db      	ldr	r3, [r3, #12]
 8000b12:	4618      	mov	r0, r3
 8000b14:	f007 fd4e 	bl	80085b4 <vTaskResume>
 8000b18:	e7d6      	b.n	8000ac8 <task_state_machine+0x10>
			} else {
				vTaskSuspend(rt_tasks[rt_task_eyes]);
 8000b1a:	4b08      	ldr	r3, [pc, #32]	; (8000b3c <task_state_machine+0x84>)
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f007 fc9a 	bl	8008458 <vTaskSuspend>
				vTaskSuspend(rt_tasks[rt_task_memory]);
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <task_state_machine+0x84>)
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f007 fc95 	bl	8008458 <vTaskSuspend>
				vTaskSuspend(rt_tasks[rt_task_sensors]);
 8000b2e:	4b03      	ldr	r3, [pc, #12]	; (8000b3c <task_state_machine+0x84>)
 8000b30:	68db      	ldr	r3, [r3, #12]
 8000b32:	4618      	mov	r0, r3
 8000b34:	f007 fc90 	bl	8008458 <vTaskSuspend>
		evgroup = rt_evbitwait_any(rt_evgroup_state_machine);
 8000b38:	e7c6      	b.n	8000ac8 <task_state_machine+0x10>
 8000b3a:	bf00      	nop
 8000b3c:	20003540 	.word	0x20003540

08000b40 <u2_to_decimal>:
 *      Author: Arkadiusz
 */

#include "utility.h"

int u2_to_decimal(uint8_t u2) {
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]

	char value = 0;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	73fb      	strb	r3, [r7, #15]

	if (u2 & (1 << 7)) {
 8000b4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	da0a      	bge.n	8000b6c <u2_to_decimal+0x2c>

		value = u2;
 8000b56:	79fb      	ldrb	r3, [r7, #7]
 8000b58:	73fb      	strb	r3, [r7, #15]
		value = ~value;
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	43db      	mvns	r3, r3
 8000b5e:	73fb      	strb	r3, [r7, #15]
		value += 1;
 8000b60:	7bfb      	ldrb	r3, [r7, #15]
 8000b62:	3301      	adds	r3, #1
 8000b64:	73fb      	strb	r3, [r7, #15]
		return (int) -value;
 8000b66:	7bfb      	ldrb	r3, [r7, #15]
 8000b68:	425b      	negs	r3, r3
 8000b6a:	e002      	b.n	8000b72 <u2_to_decimal+0x32>

	} else {
		value = u2;
 8000b6c:	79fb      	ldrb	r3, [r7, #7]
 8000b6e:	73fb      	strb	r3, [r7, #15]
		return (int) value;
 8000b70:	7bfb      	ldrb	r3, [r7, #15]
	}

}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3714      	adds	r7, #20
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bc80      	pop	{r7}
 8000b7a:	4770      	bx	lr

08000b7c <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b82:	1d3b      	adds	r3, r7, #4
 8000b84:	2200      	movs	r2, #0
 8000b86:	601a      	str	r2, [r3, #0]
 8000b88:	605a      	str	r2, [r3, #4]
 8000b8a:	609a      	str	r2, [r3, #8]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 8000b8c:	4b25      	ldr	r3, [pc, #148]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000b8e:	4a26      	ldr	r2, [pc, #152]	; (8000c28 <MX_ADC_Init+0xac>)
 8000b90:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b92:	4b24      	ldr	r3, [pc, #144]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000b98:	4b22      	ldr	r3, [pc, #136]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b9e:	4b21      	ldr	r3, [pc, #132]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000ba4:	4b1f      	ldr	r3, [pc, #124]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000baa:	4b1e      	ldr	r3, [pc, #120]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 8000bb0:	4b1c      	ldr	r3, [pc, #112]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8000bb6:	4b1b      	ldr	r3, [pc, #108]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8000bbc:	4b19      	ldr	r3, [pc, #100]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000bc2:	4b18      	ldr	r3, [pc, #96]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 8000bca:	4b16      	ldr	r3, [pc, #88]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000bd0:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000bd8:	4b12      	ldr	r3, [pc, #72]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000bda:	2210      	movs	r2, #16
 8000bdc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000bde:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000be4:	4b0f      	ldr	r3, [pc, #60]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000bec:	480d      	ldr	r0, [pc, #52]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000bee:	f000 ff3b 	bl	8001a68 <HAL_ADC_Init>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <MX_ADC_Init+0x80>
  {
    Error_Handler();
 8000bf8:	f000 fae2 	bl	80011c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000bfc:	2301      	movs	r3, #1
 8000bfe:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c00:	2301      	movs	r3, #1
 8000c02:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000c04:	2300      	movs	r3, #0
 8000c06:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	4619      	mov	r1, r3
 8000c0c:	4805      	ldr	r0, [pc, #20]	; (8000c24 <MX_ADC_Init+0xa8>)
 8000c0e:	f001 f9cf 	bl	8001fb0 <HAL_ADC_ConfigChannel>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 8000c18:	f000 fad2 	bl	80011c0 <Error_Handler>
  }

}
 8000c1c:	bf00      	nop
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20003578 	.word	0x20003578
 8000c28:	40012400 	.word	0x40012400

08000c2c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b08c      	sub	sp, #48	; 0x30
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c34:	f107 031c 	add.w	r3, r7, #28
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a2d      	ldr	r2, [pc, #180]	; (8000d00 <HAL_ADC_MspInit+0xd4>)
 8000c4a:	4293      	cmp	r3, r2
 8000c4c:	d154      	bne.n	8000cf8 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000c4e:	4b2d      	ldr	r3, [pc, #180]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c50:	6a1b      	ldr	r3, [r3, #32]
 8000c52:	4a2c      	ldr	r2, [pc, #176]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c58:	6213      	str	r3, [r2, #32]
 8000c5a:	4b2a      	ldr	r3, [pc, #168]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c5c:	6a1b      	ldr	r3, [r3, #32]
 8000c5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c62:	61bb      	str	r3, [r7, #24]
 8000c64:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c66:	4b27      	ldr	r3, [pc, #156]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c68:	69db      	ldr	r3, [r3, #28]
 8000c6a:	4a26      	ldr	r2, [pc, #152]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c6c:	f043 0304 	orr.w	r3, r3, #4
 8000c70:	61d3      	str	r3, [r2, #28]
 8000c72:	4b24      	ldr	r3, [pc, #144]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c74:	69db      	ldr	r3, [r3, #28]
 8000c76:	f003 0304 	and.w	r3, r3, #4
 8000c7a:	617b      	str	r3, [r7, #20]
 8000c7c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c7e:	4b21      	ldr	r3, [pc, #132]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c80:	69db      	ldr	r3, [r3, #28]
 8000c82:	4a20      	ldr	r2, [pc, #128]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c84:	f043 0301 	orr.w	r3, r3, #1
 8000c88:	61d3      	str	r3, [r2, #28]
 8000c8a:	4b1e      	ldr	r3, [pc, #120]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c8c:	69db      	ldr	r3, [r3, #28]
 8000c8e:	f003 0301 	and.w	r3, r3, #1
 8000c92:	613b      	str	r3, [r7, #16]
 8000c94:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c96:	4b1b      	ldr	r3, [pc, #108]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c98:	69db      	ldr	r3, [r3, #28]
 8000c9a:	4a1a      	ldr	r2, [pc, #104]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000c9c:	f043 0302 	orr.w	r3, r3, #2
 8000ca0:	61d3      	str	r3, [r2, #28]
 8000ca2:	4b18      	ldr	r3, [pc, #96]	; (8000d04 <HAL_ADC_MspInit+0xd8>)
 8000ca4:	69db      	ldr	r3, [r3, #28]
 8000ca6:	f003 0302 	and.w	r3, r3, #2
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    PA7     ------> ADC_IN7
    PB15     ------> ADC_IN21 
    */
    GPIO_InitStruct.Pin = ADC_BATTERY_VOLTAGE_Pin;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cb2:	2303      	movs	r3, #3
 8000cb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_BATTERY_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8000cba:	f107 031c 	add.w	r3, r7, #28
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	4811      	ldr	r0, [pc, #68]	; (8000d08 <HAL_ADC_MspInit+0xdc>)
 8000cc2:	f001 ffa7 	bl	8002c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_PHOTO_BACK_Pin|ADC_OPTO_LEFT_Pin|ADC_PHOTO_FRONT_Pin;
 8000cc6:	2386      	movs	r3, #134	; 0x86
 8000cc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd2:	f107 031c 	add.w	r3, r7, #28
 8000cd6:	4619      	mov	r1, r3
 8000cd8:	480c      	ldr	r0, [pc, #48]	; (8000d0c <HAL_ADC_MspInit+0xe0>)
 8000cda:	f001 ff9b 	bl	8002c14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_OPTO_RIGHT_Pin;
 8000cde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ce2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce8:	2300      	movs	r3, #0
 8000cea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_OPTO_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8000cec:	f107 031c 	add.w	r3, r7, #28
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4807      	ldr	r0, [pc, #28]	; (8000d10 <HAL_ADC_MspInit+0xe4>)
 8000cf4:	f001 ff8e 	bl	8002c14 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000cf8:	bf00      	nop
 8000cfa:	3730      	adds	r7, #48	; 0x30
 8000cfc:	46bd      	mov	sp, r7
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40012400 	.word	0x40012400
 8000d04:	40023800 	.word	0x40023800
 8000d08:	40020800 	.word	0x40020800
 8000d0c:	40020000 	.word	0x40020000
 8000d10:	40020400 	.word	0x40020400

08000d14 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d1a:	4b10      	ldr	r3, [pc, #64]	; (8000d5c <MX_DMA_Init+0x48>)
 8000d1c:	69db      	ldr	r3, [r3, #28]
 8000d1e:	4a0f      	ldr	r2, [pc, #60]	; (8000d5c <MX_DMA_Init+0x48>)
 8000d20:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000d24:	61d3      	str	r3, [r2, #28]
 8000d26:	4b0d      	ldr	r3, [pc, #52]	; (8000d5c <MX_DMA_Init+0x48>)
 8000d28:	69db      	ldr	r3, [r3, #28]
 8000d2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8000d2e:	607b      	str	r3, [r7, #4]
 8000d30:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000d32:	2200      	movs	r2, #0
 8000d34:	2105      	movs	r1, #5
 8000d36:	200c      	movs	r0, #12
 8000d38:	f001 fc9e 	bl	8002678 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000d3c:	200c      	movs	r0, #12
 8000d3e:	f001 fcc7 	bl	80026d0 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000d42:	2200      	movs	r2, #0
 8000d44:	2105      	movs	r1, #5
 8000d46:	200d      	movs	r0, #13
 8000d48:	f001 fc96 	bl	8002678 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000d4c:	200d      	movs	r0, #13
 8000d4e:	f001 fcbf 	bl	80026d0 <HAL_NVIC_EnableIRQ>

}
 8000d52:	bf00      	nop
 8000d54:	3708      	adds	r7, #8
 8000d56:	46bd      	mov	sp, r7
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	40023800 	.word	0x40023800

08000d60 <vApplicationIdleHook>:
void vApplicationMallocFailedHook(void);
void vApplicationDaemonTaskStartupHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000d64:	bf00      	nop
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bc80      	pop	{r7}
 8000d6a:	4770      	bx	lr

08000d6c <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
__weak void vApplicationTickHook( void )
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 8000d70:	bf00      	nop
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bc80      	pop	{r7}
 8000d76:	4770      	bx	lr

08000d78 <vApplicationStackOverflowHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000d78:	b480      	push	{r7}
 8000d7a:	b083      	sub	sp, #12
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
 8000d80:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bc80      	pop	{r7}
 8000d8a:	4770      	bx	lr

08000d8c <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bc80      	pop	{r7}
 8000d96:	4770      	bx	lr

08000d98 <vApplicationDaemonTaskStartupHook>:
/* USER CODE END 5 */

/* USER CODE BEGIN DAEMON_TASK_STARTUP_HOOK */
void vApplicationDaemonTaskStartupHook(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
}
 8000d9c:	bf00      	nop
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bc80      	pop	{r7}
 8000da2:	4770      	bx	lr

08000da4 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000da4:	b580      	push	{r7, lr}
 8000da6:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000da8:	4a05      	ldr	r2, [pc, #20]	; (8000dc0 <MX_FREERTOS_Init+0x1c>)
 8000daa:	2100      	movs	r1, #0
 8000dac:	4805      	ldr	r0, [pc, #20]	; (8000dc4 <MX_FREERTOS_Init+0x20>)
 8000dae:	f006 f911 	bl	8006fd4 <osThreadNew>
 8000db2:	4602      	mov	r2, r0
 8000db4:	4b04      	ldr	r3, [pc, #16]	; (8000dc8 <MX_FREERTOS_Init+0x24>)
 8000db6:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  rt_init();
 8000db8:	f7ff fb68 	bl	800048c <rt_init>
  /* USER CODE END RTOS_THREADS */

}
 8000dbc:	bf00      	nop
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	0800a4ac 	.word	0x0800a4ac
 8000dc4:	08000dcd 	.word	0x08000dcd
 8000dc8:	200035cc 	.word	0x200035cc

08000dcc <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f006 f9a7 	bl	8007128 <osDelay>
 8000dda:	e7fb      	b.n	8000dd4 <StartDefaultTask+0x8>

08000ddc <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08a      	sub	sp, #40	; 0x28
 8000de0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de2:	f107 0314 	add.w	r3, r7, #20
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]
 8000dec:	609a      	str	r2, [r3, #8]
 8000dee:	60da      	str	r2, [r3, #12]
 8000df0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df2:	4b72      	ldr	r3, [pc, #456]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000df4:	69db      	ldr	r3, [r3, #28]
 8000df6:	4a71      	ldr	r2, [pc, #452]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000df8:	f043 0304 	orr.w	r3, r3, #4
 8000dfc:	61d3      	str	r3, [r2, #28]
 8000dfe:	4b6f      	ldr	r3, [pc, #444]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e00:	69db      	ldr	r3, [r3, #28]
 8000e02:	f003 0304 	and.w	r3, r3, #4
 8000e06:	613b      	str	r3, [r7, #16]
 8000e08:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e0a:	4b6c      	ldr	r3, [pc, #432]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e0c:	69db      	ldr	r3, [r3, #28]
 8000e0e:	4a6b      	ldr	r2, [pc, #428]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e10:	f043 0320 	orr.w	r3, r3, #32
 8000e14:	61d3      	str	r3, [r2, #28]
 8000e16:	4b69      	ldr	r3, [pc, #420]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e18:	69db      	ldr	r3, [r3, #28]
 8000e1a:	f003 0320 	and.w	r3, r3, #32
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e22:	4b66      	ldr	r3, [pc, #408]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e24:	69db      	ldr	r3, [r3, #28]
 8000e26:	4a65      	ldr	r2, [pc, #404]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e28:	f043 0301 	orr.w	r3, r3, #1
 8000e2c:	61d3      	str	r3, [r2, #28]
 8000e2e:	4b63      	ldr	r3, [pc, #396]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	f003 0301 	and.w	r3, r3, #1
 8000e36:	60bb      	str	r3, [r7, #8]
 8000e38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e3a:	4b60      	ldr	r3, [pc, #384]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e3c:	69db      	ldr	r3, [r3, #28]
 8000e3e:	4a5f      	ldr	r2, [pc, #380]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e40:	f043 0302 	orr.w	r3, r3, #2
 8000e44:	61d3      	str	r3, [r2, #28]
 8000e46:	4b5d      	ldr	r3, [pc, #372]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e48:	69db      	ldr	r3, [r3, #28]
 8000e4a:	f003 0302 	and.w	r3, r3, #2
 8000e4e:	607b      	str	r3, [r7, #4]
 8000e50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e52:	4b5a      	ldr	r3, [pc, #360]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e54:	69db      	ldr	r3, [r3, #28]
 8000e56:	4a59      	ldr	r2, [pc, #356]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e58:	f043 0308 	orr.w	r3, r3, #8
 8000e5c:	61d3      	str	r3, [r2, #28]
 8000e5e:	4b57      	ldr	r3, [pc, #348]	; (8000fbc <MX_GPIO_Init+0x1e0>)
 8000e60:	69db      	ldr	r3, [r3, #28]
 8000e62:	f003 0308 	and.w	r3, r3, #8
 8000e66:	603b      	str	r3, [r7, #0]
 8000e68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_INa_ENGINE_LEFT_Pin|OUT_INb_ENGINE_LEFT_Pin|OUT_SEL0_ENGINE_LEFT_Pin|OUT_BLE_TEST_Pin 
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f640 616e 	movw	r1, #3694	; 0xe6e
 8000e70:	4853      	ldr	r0, [pc, #332]	; (8000fc0 <MX_GPIO_Init+0x1e4>)
 8000e72:	f002 f941 	bl	80030f8 <HAL_GPIO_WritePin>
                          |OUT_ULTRASOUND_TRIG_Pin|OUT_INb_ENGINE_RIGHT_Pin|OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_OPTO_EN_LEFT_Pin|OUT_INa_ENGINE_RIGHT_Pin|OUT_SEL0_ENGINE_RIGHT_Pin|OUT_OPTO_EN_RIGHT_Pin 
 8000e76:	2200      	movs	r2, #0
 8000e78:	f248 7108 	movw	r1, #34568	; 0x8708
 8000e7c:	4851      	ldr	r0, [pc, #324]	; (8000fc4 <MX_GPIO_Init+0x1e8>)
 8000e7e:	f002 f93b 	bl	80030f8 <HAL_GPIO_WritePin>
                          |OUT_LED0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_BLE_EN_GPIO_Port, OUT_BLE_EN_Pin, GPIO_PIN_SET);
 8000e82:	2201      	movs	r2, #1
 8000e84:	2110      	movs	r1, #16
 8000e86:	484e      	ldr	r0, [pc, #312]	; (8000fc0 <MX_GPIO_Init+0x1e4>)
 8000e88:	f002 f936 	bl	80030f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_12;
 8000e8c:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8000e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e92:	2303      	movs	r3, #3
 8000e94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e9a:	f107 0314 	add.w	r3, r7, #20
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4847      	ldr	r0, [pc, #284]	; (8000fc0 <MX_GPIO_Init+0x1e4>)
 8000ea2:	f001 feb7 	bl	8002c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = OUT_INa_ENGINE_LEFT_Pin|OUT_INb_ENGINE_LEFT_Pin|OUT_SEL0_ENGINE_LEFT_Pin|OUT_BLE_EN_Pin 
 8000ea6:	f640 637e 	movw	r3, #3710	; 0xe7e
 8000eaa:	617b      	str	r3, [r7, #20]
                          |OUT_BLE_TEST_Pin|OUT_ULTRASOUND_TRIG_Pin|OUT_INb_ENGINE_RIGHT_Pin|OUT_LED1_Pin 
                          |OUT_LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eac:	2301      	movs	r3, #1
 8000eae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000eb8:	f107 0314 	add.w	r3, r7, #20
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4840      	ldr	r0, [pc, #256]	; (8000fc0 <MX_GPIO_Init+0x1e4>)
 8000ec0:	f001 fea8 	bl	8002c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = OUT_OPTO_EN_LEFT_Pin|OUT_INa_ENGINE_RIGHT_Pin|OUT_SEL0_ENGINE_RIGHT_Pin|OUT_OPTO_EN_RIGHT_Pin 
 8000ec4:	f248 7308 	movw	r3, #34568	; 0x8708
 8000ec8:	617b      	str	r3, [r7, #20]
                          |OUT_LED0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eca:	2301      	movs	r3, #1
 8000ecc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed6:	f107 0314 	add.w	r3, r7, #20
 8000eda:	4619      	mov	r1, r3
 8000edc:	4839      	ldr	r0, [pc, #228]	; (8000fc4 <MX_GPIO_Init+0x1e8>)
 8000ede:	f001 fe99 	bl	8002c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_12;
 8000ee2:	f241 0370 	movw	r3, #4208	; 0x1070
 8000ee6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef0:	f107 0314 	add.w	r3, r7, #20
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4833      	ldr	r0, [pc, #204]	; (8000fc4 <MX_GPIO_Init+0x1e8>)
 8000ef8:	f001 fe8c 	bl	8002c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = IRQ_BLE_Pin|IRQ_ULTRASOUND_ECHO_Pin;
 8000efc:	2303      	movs	r3, #3
 8000efe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f00:	4b31      	ldr	r3, [pc, #196]	; (8000fc8 <MX_GPIO_Init+0x1ec>)
 8000f02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f08:	f107 0314 	add.w	r3, r7, #20
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	482f      	ldr	r0, [pc, #188]	; (8000fcc <MX_GPIO_Init+0x1f0>)
 8000f10:	f001 fe80 	bl	8002c14 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB13 PB3 PB4 
                           PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4 
 8000f14:	f242 333c 	movw	r3, #9020	; 0x233c
 8000f18:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f22:	f107 0314 	add.w	r3, r7, #20
 8000f26:	4619      	mov	r1, r3
 8000f28:	4828      	ldr	r0, [pc, #160]	; (8000fcc <MX_GPIO_Init+0x1f0>)
 8000f2a:	f001 fe73 	bl	8002c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INPUT_HALL_LEFT_Pin;
 8000f2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f34:	2300      	movs	r3, #0
 8000f36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INPUT_HALL_LEFT_GPIO_Port, &GPIO_InitStruct);
 8000f3c:	f107 0314 	add.w	r3, r7, #20
 8000f40:	4619      	mov	r1, r3
 8000f42:	4822      	ldr	r0, [pc, #136]	; (8000fcc <MX_GPIO_Init+0x1f0>)
 8000f44:	f001 fe66 	bl	8002c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_HALL_FRONT_Pin;
 8000f48:	2380      	movs	r3, #128	; 0x80
 8000f4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IN_HALL_FRONT_GPIO_Port, &GPIO_InitStruct);
 8000f54:	f107 0314 	add.w	r3, r7, #20
 8000f58:	4619      	mov	r1, r3
 8000f5a:	4819      	ldr	r0, [pc, #100]	; (8000fc0 <MX_GPIO_Init+0x1e4>)
 8000f5c:	f001 fe5a 	bl	8002c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INPUT_HALL_RIGHT_Pin;
 8000f60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f64:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f66:	2300      	movs	r3, #0
 8000f68:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INPUT_HALL_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	4619      	mov	r1, r3
 8000f74:	4813      	ldr	r0, [pc, #76]	; (8000fc4 <MX_GPIO_Init+0x1e8>)
 8000f76:	f001 fe4d 	bl	8002c14 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f7a:	2304      	movs	r3, #4
 8000f7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f7e:	2303      	movs	r3, #3
 8000f80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f82:	2300      	movs	r3, #0
 8000f84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f86:	f107 0314 	add.w	r3, r7, #20
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4810      	ldr	r0, [pc, #64]	; (8000fd0 <MX_GPIO_Init+0x1f4>)
 8000f8e:	f001 fe41 	bl	8002c14 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000f92:	2200      	movs	r2, #0
 8000f94:	2105      	movs	r1, #5
 8000f96:	2006      	movs	r0, #6
 8000f98:	f001 fb6e 	bl	8002678 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000f9c:	2006      	movs	r0, #6
 8000f9e:	f001 fb97 	bl	80026d0 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2105      	movs	r1, #5
 8000fa6:	2007      	movs	r0, #7
 8000fa8:	f001 fb66 	bl	8002678 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000fac:	2007      	movs	r0, #7
 8000fae:	f001 fb8f 	bl	80026d0 <HAL_NVIC_EnableIRQ>

}
 8000fb2:	bf00      	nop
 8000fb4:	3728      	adds	r7, #40	; 0x28
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40020800 	.word	0x40020800
 8000fc4:	40020000 	.word	0x40020000
 8000fc8:	10110000 	.word	0x10110000
 8000fcc:	40020400 	.word	0x40020400
 8000fd0:	40020c00 	.word	0x40020c00

08000fd4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <MX_I2C1_Init+0x50>)
 8000fda:	4a13      	ldr	r2, [pc, #76]	; (8001028 <MX_I2C1_Init+0x54>)
 8000fdc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000fde:	4b11      	ldr	r3, [pc, #68]	; (8001024 <MX_I2C1_Init+0x50>)
 8000fe0:	4a12      	ldr	r2, [pc, #72]	; (800102c <MX_I2C1_Init+0x58>)
 8000fe2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000fe4:	4b0f      	ldr	r3, [pc, #60]	; (8001024 <MX_I2C1_Init+0x50>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000fea:	4b0e      	ldr	r3, [pc, #56]	; (8001024 <MX_I2C1_Init+0x50>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ff0:	4b0c      	ldr	r3, [pc, #48]	; (8001024 <MX_I2C1_Init+0x50>)
 8000ff2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ff6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ff8:	4b0a      	ldr	r3, [pc, #40]	; (8001024 <MX_I2C1_Init+0x50>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000ffe:	4b09      	ldr	r3, [pc, #36]	; (8001024 <MX_I2C1_Init+0x50>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001004:	4b07      	ldr	r3, [pc, #28]	; (8001024 <MX_I2C1_Init+0x50>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800100a:	4b06      	ldr	r3, [pc, #24]	; (8001024 <MX_I2C1_Init+0x50>)
 800100c:	2200      	movs	r2, #0
 800100e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001010:	4804      	ldr	r0, [pc, #16]	; (8001024 <MX_I2C1_Init+0x50>)
 8001012:	f002 f8bb 	bl	800318c <HAL_I2C_Init>
 8001016:	4603      	mov	r3, r0
 8001018:	2b00      	cmp	r3, #0
 800101a:	d001      	beq.n	8001020 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800101c:	f000 f8d0 	bl	80011c0 <Error_Handler>
  }

}
 8001020:	bf00      	nop
 8001022:	bd80      	pop	{r7, pc}
 8001024:	200035d0 	.word	0x200035d0
 8001028:	40005400 	.word	0x40005400
 800102c:	000186a0 	.word	0x000186a0

08001030 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b08a      	sub	sp, #40	; 0x28
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001038:	f107 0314 	add.w	r3, r7, #20
 800103c:	2200      	movs	r2, #0
 800103e:	601a      	str	r2, [r3, #0]
 8001040:	605a      	str	r2, [r3, #4]
 8001042:	609a      	str	r2, [r3, #8]
 8001044:	60da      	str	r2, [r3, #12]
 8001046:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a17      	ldr	r2, [pc, #92]	; (80010ac <HAL_I2C_MspInit+0x7c>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d127      	bne.n	80010a2 <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001052:	4b17      	ldr	r3, [pc, #92]	; (80010b0 <HAL_I2C_MspInit+0x80>)
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	4a16      	ldr	r2, [pc, #88]	; (80010b0 <HAL_I2C_MspInit+0x80>)
 8001058:	f043 0302 	orr.w	r3, r3, #2
 800105c:	61d3      	str	r3, [r2, #28]
 800105e:	4b14      	ldr	r3, [pc, #80]	; (80010b0 <HAL_I2C_MspInit+0x80>)
 8001060:	69db      	ldr	r3, [r3, #28]
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	613b      	str	r3, [r7, #16]
 8001068:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800106a:	23c0      	movs	r3, #192	; 0xc0
 800106c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800106e:	2312      	movs	r3, #18
 8001070:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001072:	2301      	movs	r3, #1
 8001074:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001076:	2303      	movs	r3, #3
 8001078:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800107a:	2304      	movs	r3, #4
 800107c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800107e:	f107 0314 	add.w	r3, r7, #20
 8001082:	4619      	mov	r1, r3
 8001084:	480b      	ldr	r0, [pc, #44]	; (80010b4 <HAL_I2C_MspInit+0x84>)
 8001086:	f001 fdc5 	bl	8002c14 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800108a:	4b09      	ldr	r3, [pc, #36]	; (80010b0 <HAL_I2C_MspInit+0x80>)
 800108c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800108e:	4a08      	ldr	r2, [pc, #32]	; (80010b0 <HAL_I2C_MspInit+0x80>)
 8001090:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001094:	6253      	str	r3, [r2, #36]	; 0x24
 8001096:	4b06      	ldr	r3, [pc, #24]	; (80010b0 <HAL_I2C_MspInit+0x80>)
 8001098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800109a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800109e:	60fb      	str	r3, [r7, #12]
 80010a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80010a2:	bf00      	nop
 80010a4:	3728      	adds	r7, #40	; 0x28
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	40005400 	.word	0x40005400
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40020400 	.word	0x40020400

080010b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010bc:	f000 fc9f 	bl	80019fe <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010c0:	f000 f81c 	bl	80010fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c4:	f7ff fe8a 	bl	8000ddc <MX_GPIO_Init>
  MX_DMA_Init();
 80010c8:	f7ff fe24 	bl	8000d14 <MX_DMA_Init>
  MX_ADC_Init();
 80010cc:	f7ff fd56 	bl	8000b7c <MX_ADC_Init>
  MX_I2C1_Init();
 80010d0:	f7ff ff80 	bl	8000fd4 <MX_I2C1_Init>
  MX_TIM2_Init();
 80010d4:	f000 f986 	bl	80013e4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80010d8:	f000 f9f8 	bl	80014cc <MX_TIM3_Init>
  MX_TIM9_Init();
 80010dc:	f000 fa6a 	bl	80015b4 <MX_TIM9_Init>
  MX_USART3_UART_Init();
 80010e0:	f000 fba4 	bl	800182c <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	device_init();
 80010e4:	f7ff f9bd 	bl	8000462 <device_init>
	h_bridge_init();
 80010e8:	f7ff f84a 	bl	8000180 <h_bridge_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80010ec:	f005 ff0c 	bl	8006f08 <osKernelInitialize>
  MX_FREERTOS_Init(); 
 80010f0:	f7ff fe58 	bl	8000da4 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 80010f4:	f005 ff3a 	bl	8006f6c <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80010f8:	e7fe      	b.n	80010f8 <main+0x40>
	...

080010fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b092      	sub	sp, #72	; 0x48
 8001100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	2234      	movs	r2, #52	; 0x34
 8001108:	2100      	movs	r1, #0
 800110a:	4618      	mov	r0, r3
 800110c:	f009 f811 	bl	800a132 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001110:	463b      	mov	r3, r7
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
 800111c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800111e:	4b1e      	ldr	r3, [pc, #120]	; (8001198 <SystemClock_Config+0x9c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8001126:	4a1c      	ldr	r2, [pc, #112]	; (8001198 <SystemClock_Config+0x9c>)
 8001128:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800112c:	6013      	str	r3, [r2, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 800112e:	2303      	movs	r3, #3
 8001130:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001132:	2301      	movs	r3, #1
 8001134:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001136:	2301      	movs	r3, #1
 8001138:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800113a:	2310      	movs	r3, #16
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800113e:	2302      	movs	r3, #2
 8001140:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001142:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001146:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8001148:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 800114c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 800114e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001152:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001154:	f107 0314 	add.w	r3, r7, #20
 8001158:	4618      	mov	r0, r3
 800115a:	f003 f813 	bl	8004184 <HAL_RCC_OscConfig>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001164:	f000 f82c 	bl	80011c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001168:	230f      	movs	r3, #15
 800116a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800116c:	2303      	movs	r3, #3
 800116e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001170:	2300      	movs	r3, #0
 8001172:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001174:	2300      	movs	r3, #0
 8001176:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001178:	2300      	movs	r3, #0
 800117a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800117c:	463b      	mov	r3, r7
 800117e:	2101      	movs	r1, #1
 8001180:	4618      	mov	r0, r3
 8001182:	f003 fc7d 	bl	8004a80 <HAL_RCC_ClockConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800118c:	f000 f818 	bl	80011c0 <Error_Handler>
  }
}
 8001190:	bf00      	nop
 8001192:	3748      	adds	r7, #72	; 0x48
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40007000 	.word	0x40007000

0800119c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a04      	ldr	r2, [pc, #16]	; (80011bc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d101      	bne.n	80011b2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80011ae:	f000 fc3f 	bl	8001a30 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40000c00 	.word	0x40000c00

080011c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80011c4:	bf00      	nop
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bc80      	pop	{r7}
 80011ca:	4770      	bx	lr

080011cc <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{ 
 80011cc:	b480      	push	{r7}
 80011ce:	b083      	sub	sp, #12
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 80011d6:	bf00      	nop
 80011d8:	370c      	adds	r7, #12
 80011da:	46bd      	mov	sp, r7
 80011dc:	bc80      	pop	{r7}
 80011de:	4770      	bx	lr

080011e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80011e6:	4b17      	ldr	r3, [pc, #92]	; (8001244 <HAL_MspInit+0x64>)
 80011e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ea:	4a16      	ldr	r2, [pc, #88]	; (8001244 <HAL_MspInit+0x64>)
 80011ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011f0:	6253      	str	r3, [r2, #36]	; 0x24
 80011f2:	4b14      	ldr	r3, [pc, #80]	; (8001244 <HAL_MspInit+0x64>)
 80011f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80011fa:	60fb      	str	r3, [r7, #12]
 80011fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fe:	4b11      	ldr	r3, [pc, #68]	; (8001244 <HAL_MspInit+0x64>)
 8001200:	6a1b      	ldr	r3, [r3, #32]
 8001202:	4a10      	ldr	r2, [pc, #64]	; (8001244 <HAL_MspInit+0x64>)
 8001204:	f043 0301 	orr.w	r3, r3, #1
 8001208:	6213      	str	r3, [r2, #32]
 800120a:	4b0e      	ldr	r3, [pc, #56]	; (8001244 <HAL_MspInit+0x64>)
 800120c:	6a1b      	ldr	r3, [r3, #32]
 800120e:	f003 0301 	and.w	r3, r3, #1
 8001212:	60bb      	str	r3, [r7, #8]
 8001214:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001216:	4b0b      	ldr	r3, [pc, #44]	; (8001244 <HAL_MspInit+0x64>)
 8001218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121a:	4a0a      	ldr	r2, [pc, #40]	; (8001244 <HAL_MspInit+0x64>)
 800121c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001220:	6253      	str	r3, [r2, #36]	; 0x24
 8001222:	4b08      	ldr	r3, [pc, #32]	; (8001244 <HAL_MspInit+0x64>)
 8001224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800122a:	607b      	str	r3, [r7, #4]
 800122c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800122e:	2200      	movs	r2, #0
 8001230:	210f      	movs	r1, #15
 8001232:	f06f 0001 	mvn.w	r0, #1
 8001236:	f001 fa1f 	bl	8002678 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800123a:	bf00      	nop
 800123c:	3710      	adds	r7, #16
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40023800 	.word	0x40023800

08001248 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b08c      	sub	sp, #48	; 0x30
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001250:	2300      	movs	r3, #0
 8001252:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001254:	2300      	movs	r3, #0
 8001256:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0); 
 8001258:	2200      	movs	r2, #0
 800125a:	6879      	ldr	r1, [r7, #4]
 800125c:	202e      	movs	r0, #46	; 0x2e
 800125e:	f001 fa0b 	bl	8002678 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn); 
 8001262:	202e      	movs	r0, #46	; 0x2e
 8001264:	f001 fa34 	bl	80026d0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001268:	4b1e      	ldr	r3, [pc, #120]	; (80012e4 <HAL_InitTick+0x9c>)
 800126a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126c:	4a1d      	ldr	r2, [pc, #116]	; (80012e4 <HAL_InitTick+0x9c>)
 800126e:	f043 0308 	orr.w	r3, r3, #8
 8001272:	6253      	str	r3, [r2, #36]	; 0x24
 8001274:	4b1b      	ldr	r3, [pc, #108]	; (80012e4 <HAL_InitTick+0x9c>)
 8001276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001278:	f003 0308 	and.w	r3, r3, #8
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001280:	f107 0210 	add.w	r2, r7, #16
 8001284:	f107 0314 	add.w	r3, r7, #20
 8001288:	4611      	mov	r1, r2
 800128a:	4618      	mov	r0, r3
 800128c:	f003 fe40 	bl	8004f10 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM5 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001290:	f003 fe16 	bl	8004ec0 <HAL_RCC_GetPCLK1Freq>
 8001294:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001298:	4a13      	ldr	r2, [pc, #76]	; (80012e8 <HAL_InitTick+0xa0>)
 800129a:	fba2 2303 	umull	r2, r3, r2, r3
 800129e:	0c9b      	lsrs	r3, r3, #18
 80012a0:	3b01      	subs	r3, #1
 80012a2:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 80012a4:	4b11      	ldr	r3, [pc, #68]	; (80012ec <HAL_InitTick+0xa4>)
 80012a6:	4a12      	ldr	r2, [pc, #72]	; (80012f0 <HAL_InitTick+0xa8>)
 80012a8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000 / 1000) - 1;
 80012aa:	4b10      	ldr	r3, [pc, #64]	; (80012ec <HAL_InitTick+0xa4>)
 80012ac:	f240 32e7 	movw	r2, #999	; 0x3e7
 80012b0:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 80012b2:	4a0e      	ldr	r2, [pc, #56]	; (80012ec <HAL_InitTick+0xa4>)
 80012b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012b6:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 80012b8:	4b0c      	ldr	r3, [pc, #48]	; (80012ec <HAL_InitTick+0xa4>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012be:	4b0b      	ldr	r3, [pc, #44]	; (80012ec <HAL_InitTick+0xa4>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 80012c4:	4809      	ldr	r0, [pc, #36]	; (80012ec <HAL_InitTick+0xa4>)
 80012c6:	f003 fec5 	bl	8005054 <HAL_TIM_Base_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d104      	bne.n	80012da <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 80012d0:	4806      	ldr	r0, [pc, #24]	; (80012ec <HAL_InitTick+0xa4>)
 80012d2:	f003 ff67 	bl	80051a4 <HAL_TIM_Base_Start_IT>
 80012d6:	4603      	mov	r3, r0
 80012d8:	e000      	b.n	80012dc <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
}
 80012dc:	4618      	mov	r0, r3
 80012de:	3730      	adds	r7, #48	; 0x30
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40023800 	.word	0x40023800
 80012e8:	431bde83 	.word	0x431bde83
 80012ec:	20003624 	.word	0x20003624
 80012f0:	40000c00 	.word	0x40000c00

080012f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f4:	b480      	push	{r7}
 80012f6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80012f8:	bf00      	nop
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bc80      	pop	{r7}
 80012fe:	4770      	bx	lr

08001300 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001304:	e7fe      	b.n	8001304 <HardFault_Handler+0x4>

08001306 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001306:	b480      	push	{r7}
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800130a:	e7fe      	b.n	800130a <MemManage_Handler+0x4>

0800130c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001310:	e7fe      	b.n	8001310 <BusFault_Handler+0x4>

08001312 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001312:	b480      	push	{r7}
 8001314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001316:	e7fe      	b.n	8001316 <UsageFault_Handler+0x4>

08001318 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr

08001324 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8001328:	2001      	movs	r0, #1
 800132a:	f001 ff17 	bl	800315c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800132e:	bf00      	nop
 8001330:	bd80      	pop	{r7, pc}

08001332 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001332:	b580      	push	{r7, lr}
 8001334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001336:	2002      	movs	r0, #2
 8001338:	f001 ff10 	bl	800315c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}

08001340 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8001344:	4802      	ldr	r0, [pc, #8]	; (8001350 <DMA1_Channel2_IRQHandler+0x10>)
 8001346:	f001 fb87 	bl	8002a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800134a:	bf00      	nop
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	20003798 	.word	0x20003798

08001354 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001358:	4802      	ldr	r0, [pc, #8]	; (8001364 <DMA1_Channel3_IRQHandler+0x10>)
 800135a:	f001 fb7d 	bl	8002a58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20003714 	.word	0x20003714

08001368 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800136c:	4802      	ldr	r0, [pc, #8]	; (8001378 <TIM5_IRQHandler+0x10>)
 800136e:	f004 f8c5 	bl	80054fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001372:	bf00      	nop
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	20003624 	.word	0x20003624

0800137c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <SystemInit+0x5c>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a14      	ldr	r2, [pc, #80]	; (80013d8 <SystemInit+0x5c>)
 8001386:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800138a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 800138c:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <SystemInit+0x5c>)
 800138e:	689a      	ldr	r2, [r3, #8]
 8001390:	4911      	ldr	r1, [pc, #68]	; (80013d8 <SystemInit+0x5c>)
 8001392:	4b12      	ldr	r3, [pc, #72]	; (80013dc <SystemInit+0x60>)
 8001394:	4013      	ands	r3, r2
 8001396:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001398:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <SystemInit+0x5c>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <SystemInit+0x5c>)
 800139e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80013a2:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 80013a6:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80013a8:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <SystemInit+0x5c>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a0a      	ldr	r2, [pc, #40]	; (80013d8 <SystemInit+0x5c>)
 80013ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013b2:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80013b4:	4b08      	ldr	r3, [pc, #32]	; (80013d8 <SystemInit+0x5c>)
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	4a07      	ldr	r2, [pc, #28]	; (80013d8 <SystemInit+0x5c>)
 80013ba:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 80013be:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 80013c0:	4b05      	ldr	r3, [pc, #20]	; (80013d8 <SystemInit+0x5c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80013c6:	4b06      	ldr	r3, [pc, #24]	; (80013e0 <SystemInit+0x64>)
 80013c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80013cc:	609a      	str	r2, [r3, #8]
#endif
}
 80013ce:	bf00      	nop
 80013d0:	46bd      	mov	sp, r7
 80013d2:	bc80      	pop	{r7}
 80013d4:	4770      	bx	lr
 80013d6:	bf00      	nop
 80013d8:	40023800 	.word	0x40023800
 80013dc:	88ffc00c 	.word	0x88ffc00c
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b08a      	sub	sp, #40	; 0x28
 80013e8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013ea:	f107 0318 	add.w	r3, r7, #24
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
 80013f2:	605a      	str	r2, [r3, #4]
 80013f4:	609a      	str	r2, [r3, #8]
 80013f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f8:	f107 0310 	add.w	r3, r7, #16
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001402:	463b      	mov	r3, r7
 8001404:	2200      	movs	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
 8001408:	605a      	str	r2, [r3, #4]
 800140a:	609a      	str	r2, [r3, #8]
 800140c:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 800140e:	4b2e      	ldr	r3, [pc, #184]	; (80014c8 <MX_TIM2_Init+0xe4>)
 8001410:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001414:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001416:	4b2c      	ldr	r3, [pc, #176]	; (80014c8 <MX_TIM2_Init+0xe4>)
 8001418:	2200      	movs	r2, #0
 800141a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800141c:	4b2a      	ldr	r3, [pc, #168]	; (80014c8 <MX_TIM2_Init+0xe4>)
 800141e:	2200      	movs	r2, #0
 8001420:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3199;
 8001422:	4b29      	ldr	r3, [pc, #164]	; (80014c8 <MX_TIM2_Init+0xe4>)
 8001424:	f640 427f 	movw	r2, #3199	; 0xc7f
 8001428:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800142a:	4b27      	ldr	r3, [pc, #156]	; (80014c8 <MX_TIM2_Init+0xe4>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001430:	4b25      	ldr	r3, [pc, #148]	; (80014c8 <MX_TIM2_Init+0xe4>)
 8001432:	2280      	movs	r2, #128	; 0x80
 8001434:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001436:	4824      	ldr	r0, [pc, #144]	; (80014c8 <MX_TIM2_Init+0xe4>)
 8001438:	f003 fe0c 	bl	8005054 <HAL_TIM_Base_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001442:	f7ff febd 	bl	80011c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001446:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800144a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800144c:	f107 0318 	add.w	r3, r7, #24
 8001450:	4619      	mov	r1, r3
 8001452:	481d      	ldr	r0, [pc, #116]	; (80014c8 <MX_TIM2_Init+0xe4>)
 8001454:	f004 fabe 	bl	80059d4 <HAL_TIM_ConfigClockSource>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800145e:	f7ff feaf 	bl	80011c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001462:	4819      	ldr	r0, [pc, #100]	; (80014c8 <MX_TIM2_Init+0xe4>)
 8001464:	f003 ff04 	bl	8005270 <HAL_TIM_PWM_Init>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800146e:	f7ff fea7 	bl	80011c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001472:	2300      	movs	r3, #0
 8001474:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001476:	2300      	movs	r3, #0
 8001478:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800147a:	f107 0310 	add.w	r3, r7, #16
 800147e:	4619      	mov	r1, r3
 8001480:	4811      	ldr	r0, [pc, #68]	; (80014c8 <MX_TIM2_Init+0xe4>)
 8001482:	f005 f81f 	bl	80064c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 800148c:	f7ff fe98 	bl	80011c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001490:	2360      	movs	r3, #96	; 0x60
 8001492:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1599;
 8001494:	f240 633f 	movw	r3, #1599	; 0x63f
 8001498:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800149a:	2300      	movs	r3, #0
 800149c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800149e:	2304      	movs	r3, #4
 80014a0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014a2:	463b      	mov	r3, r7
 80014a4:	2200      	movs	r2, #0
 80014a6:	4619      	mov	r1, r3
 80014a8:	4807      	ldr	r0, [pc, #28]	; (80014c8 <MX_TIM2_Init+0xe4>)
 80014aa:	f004 f903 	bl	80056b4 <HAL_TIM_PWM_ConfigChannel>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <MX_TIM2_Init+0xd4>
  {
    Error_Handler();
 80014b4:	f7ff fe84 	bl	80011c0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 80014b8:	4803      	ldr	r0, [pc, #12]	; (80014c8 <MX_TIM2_Init+0xe4>)
 80014ba:	f000 f933 	bl	8001724 <HAL_TIM_MspPostInit>

}
 80014be:	bf00      	nop
 80014c0:	3728      	adds	r7, #40	; 0x28
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bd80      	pop	{r7, pc}
 80014c6:	bf00      	nop
 80014c8:	200036d8 	.word	0x200036d8

080014cc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b08a      	sub	sp, #40	; 0x28
 80014d0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014d2:	f107 0318 	add.w	r3, r7, #24
 80014d6:	2200      	movs	r2, #0
 80014d8:	601a      	str	r2, [r3, #0]
 80014da:	605a      	str	r2, [r3, #4]
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014e0:	f107 0310 	add.w	r3, r7, #16
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ea:	463b      	mov	r3, r7
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]

  htim3.Instance = TIM3;
 80014f6:	4b2d      	ldr	r3, [pc, #180]	; (80015ac <MX_TIM3_Init+0xe0>)
 80014f8:	4a2d      	ldr	r2, [pc, #180]	; (80015b0 <MX_TIM3_Init+0xe4>)
 80014fa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80014fc:	4b2b      	ldr	r3, [pc, #172]	; (80015ac <MX_TIM3_Init+0xe0>)
 80014fe:	2200      	movs	r2, #0
 8001500:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001502:	4b2a      	ldr	r3, [pc, #168]	; (80015ac <MX_TIM3_Init+0xe0>)
 8001504:	2200      	movs	r2, #0
 8001506:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3200-1;
 8001508:	4b28      	ldr	r3, [pc, #160]	; (80015ac <MX_TIM3_Init+0xe0>)
 800150a:	f640 427f 	movw	r2, #3199	; 0xc7f
 800150e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001510:	4b26      	ldr	r3, [pc, #152]	; (80015ac <MX_TIM3_Init+0xe0>)
 8001512:	2200      	movs	r2, #0
 8001514:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001516:	4b25      	ldr	r3, [pc, #148]	; (80015ac <MX_TIM3_Init+0xe0>)
 8001518:	2280      	movs	r2, #128	; 0x80
 800151a:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800151c:	4823      	ldr	r0, [pc, #140]	; (80015ac <MX_TIM3_Init+0xe0>)
 800151e:	f003 fd99 	bl	8005054 <HAL_TIM_Base_Init>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001528:	f7ff fe4a 	bl	80011c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800152c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001530:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001532:	f107 0318 	add.w	r3, r7, #24
 8001536:	4619      	mov	r1, r3
 8001538:	481c      	ldr	r0, [pc, #112]	; (80015ac <MX_TIM3_Init+0xe0>)
 800153a:	f004 fa4b 	bl	80059d4 <HAL_TIM_ConfigClockSource>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001544:	f7ff fe3c 	bl	80011c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001548:	4818      	ldr	r0, [pc, #96]	; (80015ac <MX_TIM3_Init+0xe0>)
 800154a:	f003 fe91 	bl	8005270 <HAL_TIM_PWM_Init>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001554:	f7ff fe34 	bl	80011c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001558:	2300      	movs	r3, #0
 800155a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800155c:	2300      	movs	r3, #0
 800155e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001560:	f107 0310 	add.w	r3, r7, #16
 8001564:	4619      	mov	r1, r3
 8001566:	4811      	ldr	r0, [pc, #68]	; (80015ac <MX_TIM3_Init+0xe0>)
 8001568:	f004 ffac 	bl	80064c4 <HAL_TIMEx_MasterConfigSynchronization>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001572:	f7ff fe25 	bl	80011c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001576:	2360      	movs	r3, #96	; 0x60
 8001578:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500;
 800157a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800157e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001580:	2300      	movs	r3, #0
 8001582:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001584:	2304      	movs	r3, #4
 8001586:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001588:	463b      	mov	r3, r7
 800158a:	2208      	movs	r2, #8
 800158c:	4619      	mov	r1, r3
 800158e:	4807      	ldr	r0, [pc, #28]	; (80015ac <MX_TIM3_Init+0xe0>)
 8001590:	f004 f890 	bl	80056b4 <HAL_TIM_PWM_ConfigChannel>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_TIM3_Init+0xd2>
  {
    Error_Handler();
 800159a:	f7ff fe11 	bl	80011c0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 800159e:	4803      	ldr	r0, [pc, #12]	; (80015ac <MX_TIM3_Init+0xe0>)
 80015a0:	f000 f8c0 	bl	8001724 <HAL_TIM_MspPostInit>

}
 80015a4:	bf00      	nop
 80015a6:	3728      	adds	r7, #40	; 0x28
 80015a8:	46bd      	mov	sp, r7
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	20003660 	.word	0x20003660
 80015b0:	40000400 	.word	0x40000400

080015b4 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b08a      	sub	sp, #40	; 0x28
 80015b8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015ba:	f107 0318 	add.w	r3, r7, #24
 80015be:	2200      	movs	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
 80015c2:	605a      	str	r2, [r3, #4]
 80015c4:	609a      	str	r2, [r3, #8]
 80015c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c8:	f107 0310 	add.w	r3, r7, #16
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015d2:	463b      	mov	r3, r7
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
 80015d8:	605a      	str	r2, [r3, #4]
 80015da:	609a      	str	r2, [r3, #8]
 80015dc:	60da      	str	r2, [r3, #12]

  htim9.Instance = TIM9;
 80015de:	4b2d      	ldr	r3, [pc, #180]	; (8001694 <MX_TIM9_Init+0xe0>)
 80015e0:	4a2d      	ldr	r2, [pc, #180]	; (8001698 <MX_TIM9_Init+0xe4>)
 80015e2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80015e4:	4b2b      	ldr	r3, [pc, #172]	; (8001694 <MX_TIM9_Init+0xe0>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015ea:	4b2a      	ldr	r3, [pc, #168]	; (8001694 <MX_TIM9_Init+0xe0>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 3200;
 80015f0:	4b28      	ldr	r3, [pc, #160]	; (8001694 <MX_TIM9_Init+0xe0>)
 80015f2:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 80015f6:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f8:	4b26      	ldr	r3, [pc, #152]	; (8001694 <MX_TIM9_Init+0xe0>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015fe:	4b25      	ldr	r3, [pc, #148]	; (8001694 <MX_TIM9_Init+0xe0>)
 8001600:	2280      	movs	r2, #128	; 0x80
 8001602:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001604:	4823      	ldr	r0, [pc, #140]	; (8001694 <MX_TIM9_Init+0xe0>)
 8001606:	f003 fd25 	bl	8005054 <HAL_TIM_Base_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM9_Init+0x60>
  {
    Error_Handler();
 8001610:	f7ff fdd6 	bl	80011c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001614:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001618:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 800161a:	f107 0318 	add.w	r3, r7, #24
 800161e:	4619      	mov	r1, r3
 8001620:	481c      	ldr	r0, [pc, #112]	; (8001694 <MX_TIM9_Init+0xe0>)
 8001622:	f004 f9d7 	bl	80059d4 <HAL_TIM_ConfigClockSource>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <MX_TIM9_Init+0x7c>
  {
    Error_Handler();
 800162c:	f7ff fdc8 	bl	80011c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001630:	4818      	ldr	r0, [pc, #96]	; (8001694 <MX_TIM9_Init+0xe0>)
 8001632:	f003 fe1d 	bl	8005270 <HAL_TIM_PWM_Init>
 8001636:	4603      	mov	r3, r0
 8001638:	2b00      	cmp	r3, #0
 800163a:	d001      	beq.n	8001640 <MX_TIM9_Init+0x8c>
  {
    Error_Handler();
 800163c:	f7ff fdc0 	bl	80011c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001640:	2300      	movs	r3, #0
 8001642:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001644:	2300      	movs	r3, #0
 8001646:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 8001648:	f107 0310 	add.w	r3, r7, #16
 800164c:	4619      	mov	r1, r3
 800164e:	4811      	ldr	r0, [pc, #68]	; (8001694 <MX_TIM9_Init+0xe0>)
 8001650:	f004 ff38 	bl	80064c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001654:	4603      	mov	r3, r0
 8001656:	2b00      	cmp	r3, #0
 8001658:	d001      	beq.n	800165e <MX_TIM9_Init+0xaa>
  {
    Error_Handler();
 800165a:	f7ff fdb1 	bl	80011c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800165e:	2360      	movs	r3, #96	; 0x60
 8001660:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 1500;
 8001662:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8001666:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001668:	2300      	movs	r3, #0
 800166a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800166c:	2300      	movs	r3, #0
 800166e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001670:	463b      	mov	r3, r7
 8001672:	2204      	movs	r2, #4
 8001674:	4619      	mov	r1, r3
 8001676:	4807      	ldr	r0, [pc, #28]	; (8001694 <MX_TIM9_Init+0xe0>)
 8001678:	f004 f81c 	bl	80056b4 <HAL_TIM_PWM_ConfigChannel>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_TIM9_Init+0xd2>
  {
    Error_Handler();
 8001682:	f7ff fd9d 	bl	80011c0 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim9);
 8001686:	4803      	ldr	r0, [pc, #12]	; (8001694 <MX_TIM9_Init+0xe0>)
 8001688:	f000 f84c 	bl	8001724 <HAL_TIM_MspPostInit>

}
 800168c:	bf00      	nop
 800168e:	3728      	adds	r7, #40	; 0x28
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	2000369c 	.word	0x2000369c
 8001698:	40010800 	.word	0x40010800

0800169c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800169c:	b480      	push	{r7}
 800169e:	b087      	sub	sp, #28
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016ac:	d10c      	bne.n	80016c8 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80016ae:	4b1a      	ldr	r3, [pc, #104]	; (8001718 <HAL_TIM_Base_MspInit+0x7c>)
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b2:	4a19      	ldr	r2, [pc, #100]	; (8001718 <HAL_TIM_Base_MspInit+0x7c>)
 80016b4:	f043 0301 	orr.w	r3, r3, #1
 80016b8:	6253      	str	r3, [r2, #36]	; 0x24
 80016ba:	4b17      	ldr	r3, [pc, #92]	; (8001718 <HAL_TIM_Base_MspInit+0x7c>)
 80016bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016be:	f003 0301 	and.w	r3, r3, #1
 80016c2:	617b      	str	r3, [r7, #20]
 80016c4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80016c6:	e022      	b.n	800170e <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a13      	ldr	r2, [pc, #76]	; (800171c <HAL_TIM_Base_MspInit+0x80>)
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d10c      	bne.n	80016ec <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80016d2:	4b11      	ldr	r3, [pc, #68]	; (8001718 <HAL_TIM_Base_MspInit+0x7c>)
 80016d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016d6:	4a10      	ldr	r2, [pc, #64]	; (8001718 <HAL_TIM_Base_MspInit+0x7c>)
 80016d8:	f043 0302 	orr.w	r3, r3, #2
 80016dc:	6253      	str	r3, [r2, #36]	; 0x24
 80016de:	4b0e      	ldr	r3, [pc, #56]	; (8001718 <HAL_TIM_Base_MspInit+0x7c>)
 80016e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	613b      	str	r3, [r7, #16]
 80016e8:	693b      	ldr	r3, [r7, #16]
}
 80016ea:	e010      	b.n	800170e <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM9)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4a0b      	ldr	r2, [pc, #44]	; (8001720 <HAL_TIM_Base_MspInit+0x84>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d10b      	bne.n	800170e <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80016f6:	4b08      	ldr	r3, [pc, #32]	; (8001718 <HAL_TIM_Base_MspInit+0x7c>)
 80016f8:	6a1b      	ldr	r3, [r3, #32]
 80016fa:	4a07      	ldr	r2, [pc, #28]	; (8001718 <HAL_TIM_Base_MspInit+0x7c>)
 80016fc:	f043 0304 	orr.w	r3, r3, #4
 8001700:	6213      	str	r3, [r2, #32]
 8001702:	4b05      	ldr	r3, [pc, #20]	; (8001718 <HAL_TIM_Base_MspInit+0x7c>)
 8001704:	6a1b      	ldr	r3, [r3, #32]
 8001706:	f003 0304 	and.w	r3, r3, #4
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
}
 800170e:	bf00      	nop
 8001710:	371c      	adds	r7, #28
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr
 8001718:	40023800 	.word	0x40023800
 800171c:	40000400 	.word	0x40000400
 8001720:	40010800 	.word	0x40010800

08001724 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b08a      	sub	sp, #40	; 0x28
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800172c:	f107 0314 	add.w	r3, r7, #20
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001744:	d11c      	bne.n	8001780 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001746:	4b33      	ldr	r3, [pc, #204]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	4a32      	ldr	r2, [pc, #200]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 800174c:	f043 0301 	orr.w	r3, r3, #1
 8001750:	61d3      	str	r3, [r2, #28]
 8001752:	4b30      	ldr	r3, [pc, #192]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 8001754:	69db      	ldr	r3, [r3, #28]
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA0-WKUP1     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = PWM_ENGINE_LEFT_Pin;
 800175e:	2301      	movs	r3, #1
 8001760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001762:	2302      	movs	r3, #2
 8001764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001766:	2300      	movs	r3, #0
 8001768:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800176a:	2300      	movs	r3, #0
 800176c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800176e:	2301      	movs	r3, #1
 8001770:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_ENGINE_LEFT_GPIO_Port, &GPIO_InitStruct);
 8001772:	f107 0314 	add.w	r3, r7, #20
 8001776:	4619      	mov	r1, r3
 8001778:	4827      	ldr	r0, [pc, #156]	; (8001818 <HAL_TIM_MspPostInit+0xf4>)
 800177a:	f001 fa4b 	bl	8002c14 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800177e:	e044      	b.n	800180a <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM3)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a25      	ldr	r2, [pc, #148]	; (800181c <HAL_TIM_MspPostInit+0xf8>)
 8001786:	4293      	cmp	r3, r2
 8001788:	d11d      	bne.n	80017c6 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800178a:	4b22      	ldr	r3, [pc, #136]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 800178c:	69db      	ldr	r3, [r3, #28]
 800178e:	4a21      	ldr	r2, [pc, #132]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 8001790:	f043 0304 	orr.w	r3, r3, #4
 8001794:	61d3      	str	r3, [r2, #28]
 8001796:	4b1f      	ldr	r3, [pc, #124]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 8001798:	69db      	ldr	r3, [r3, #28]
 800179a:	f003 0304 	and.w	r3, r3, #4
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_ENGINE_RIGHT_Pin;
 80017a2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017a8:	2302      	movs	r3, #2
 80017aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ac:	2300      	movs	r3, #0
 80017ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b0:	2300      	movs	r3, #0
 80017b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017b4:	2302      	movs	r3, #2
 80017b6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_ENGINE_RIGHT_GPIO_Port, &GPIO_InitStruct);
 80017b8:	f107 0314 	add.w	r3, r7, #20
 80017bc:	4619      	mov	r1, r3
 80017be:	4818      	ldr	r0, [pc, #96]	; (8001820 <HAL_TIM_MspPostInit+0xfc>)
 80017c0:	f001 fa28 	bl	8002c14 <HAL_GPIO_Init>
}
 80017c4:	e021      	b.n	800180a <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM9)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a16      	ldr	r2, [pc, #88]	; (8001824 <HAL_TIM_MspPostInit+0x100>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d11c      	bne.n	800180a <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d0:	4b10      	ldr	r3, [pc, #64]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	4a0f      	ldr	r2, [pc, #60]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 80017d6:	f043 0302 	orr.w	r3, r3, #2
 80017da:	61d3      	str	r3, [r2, #28]
 80017dc:	4b0d      	ldr	r3, [pc, #52]	; (8001814 <HAL_TIM_MspPostInit+0xf0>)
 80017de:	69db      	ldr	r3, [r3, #28]
 80017e0:	f003 0302 	and.w	r3, r3, #2
 80017e4:	60bb      	str	r3, [r7, #8]
 80017e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_SERVO_Pin;
 80017e8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ee:	2302      	movs	r3, #2
 80017f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f2:	2300      	movs	r3, #0
 80017f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f6:	2300      	movs	r3, #0
 80017f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80017fa:	2303      	movs	r3, #3
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_SERVO_GPIO_Port, &GPIO_InitStruct);
 80017fe:	f107 0314 	add.w	r3, r7, #20
 8001802:	4619      	mov	r1, r3
 8001804:	4808      	ldr	r0, [pc, #32]	; (8001828 <HAL_TIM_MspPostInit+0x104>)
 8001806:	f001 fa05 	bl	8002c14 <HAL_GPIO_Init>
}
 800180a:	bf00      	nop
 800180c:	3728      	adds	r7, #40	; 0x28
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	40023800 	.word	0x40023800
 8001818:	40020000 	.word	0x40020000
 800181c:	40000400 	.word	0x40000400
 8001820:	40020800 	.word	0x40020800
 8001824:	40010800 	.word	0x40010800
 8001828:	40020400 	.word	0x40020400

0800182c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8001830:	4b11      	ldr	r3, [pc, #68]	; (8001878 <MX_USART3_UART_Init+0x4c>)
 8001832:	4a12      	ldr	r2, [pc, #72]	; (800187c <MX_USART3_UART_Init+0x50>)
 8001834:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001836:	4b10      	ldr	r3, [pc, #64]	; (8001878 <MX_USART3_UART_Init+0x4c>)
 8001838:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800183c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800183e:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <MX_USART3_UART_Init+0x4c>)
 8001840:	2200      	movs	r2, #0
 8001842:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001844:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <MX_USART3_UART_Init+0x4c>)
 8001846:	2200      	movs	r2, #0
 8001848:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800184a:	4b0b      	ldr	r3, [pc, #44]	; (8001878 <MX_USART3_UART_Init+0x4c>)
 800184c:	2200      	movs	r2, #0
 800184e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001850:	4b09      	ldr	r3, [pc, #36]	; (8001878 <MX_USART3_UART_Init+0x4c>)
 8001852:	220c      	movs	r2, #12
 8001854:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001856:	4b08      	ldr	r3, [pc, #32]	; (8001878 <MX_USART3_UART_Init+0x4c>)
 8001858:	2200      	movs	r2, #0
 800185a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800185c:	4b06      	ldr	r3, [pc, #24]	; (8001878 <MX_USART3_UART_Init+0x4c>)
 800185e:	2200      	movs	r2, #0
 8001860:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001862:	4805      	ldr	r0, [pc, #20]	; (8001878 <MX_USART3_UART_Init+0x4c>)
 8001864:	f004 fec8 	bl	80065f8 <HAL_UART_Init>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d001      	beq.n	8001872 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800186e:	f7ff fca7 	bl	80011c0 <Error_Handler>
  }

}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20003758 	.word	0x20003758
 800187c:	40004800 	.word	0x40004800

08001880 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001880:	b580      	push	{r7, lr}
 8001882:	b08a      	sub	sp, #40	; 0x28
 8001884:	af00      	add	r7, sp, #0
 8001886:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001888:	f107 0314 	add.w	r3, r7, #20
 800188c:	2200      	movs	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	605a      	str	r2, [r3, #4]
 8001892:	609a      	str	r2, [r3, #8]
 8001894:	60da      	str	r2, [r3, #12]
 8001896:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a3e      	ldr	r2, [pc, #248]	; (8001998 <HAL_UART_MspInit+0x118>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d176      	bne.n	8001990 <HAL_UART_MspInit+0x110>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80018a2:	4b3e      	ldr	r3, [pc, #248]	; (800199c <HAL_UART_MspInit+0x11c>)
 80018a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a6:	4a3d      	ldr	r2, [pc, #244]	; (800199c <HAL_UART_MspInit+0x11c>)
 80018a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018ac:	6253      	str	r3, [r2, #36]	; 0x24
 80018ae:	4b3b      	ldr	r3, [pc, #236]	; (800199c <HAL_UART_MspInit+0x11c>)
 80018b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018ba:	4b38      	ldr	r3, [pc, #224]	; (800199c <HAL_UART_MspInit+0x11c>)
 80018bc:	69db      	ldr	r3, [r3, #28]
 80018be:	4a37      	ldr	r2, [pc, #220]	; (800199c <HAL_UART_MspInit+0x11c>)
 80018c0:	f043 0302 	orr.w	r3, r3, #2
 80018c4:	61d3      	str	r3, [r2, #28]
 80018c6:	4b35      	ldr	r3, [pc, #212]	; (800199c <HAL_UART_MspInit+0x11c>)
 80018c8:	69db      	ldr	r3, [r3, #28]
 80018ca:	f003 0302 	and.w	r3, r3, #2
 80018ce:	60fb      	str	r3, [r7, #12]
 80018d0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018d2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80018d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018d8:	2302      	movs	r3, #2
 80018da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e0:	2303      	movs	r3, #3
 80018e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80018e4:	2307      	movs	r3, #7
 80018e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018e8:	f107 0314 	add.w	r3, r7, #20
 80018ec:	4619      	mov	r1, r3
 80018ee:	482c      	ldr	r0, [pc, #176]	; (80019a0 <HAL_UART_MspInit+0x120>)
 80018f0:	f001 f990 	bl	8002c14 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80018f4:	4b2b      	ldr	r3, [pc, #172]	; (80019a4 <HAL_UART_MspInit+0x124>)
 80018f6:	4a2c      	ldr	r2, [pc, #176]	; (80019a8 <HAL_UART_MspInit+0x128>)
 80018f8:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80018fa:	4b2a      	ldr	r3, [pc, #168]	; (80019a4 <HAL_UART_MspInit+0x124>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001900:	4b28      	ldr	r3, [pc, #160]	; (80019a4 <HAL_UART_MspInit+0x124>)
 8001902:	2200      	movs	r2, #0
 8001904:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001906:	4b27      	ldr	r3, [pc, #156]	; (80019a4 <HAL_UART_MspInit+0x124>)
 8001908:	2280      	movs	r2, #128	; 0x80
 800190a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800190c:	4b25      	ldr	r3, [pc, #148]	; (80019a4 <HAL_UART_MspInit+0x124>)
 800190e:	2200      	movs	r2, #0
 8001910:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001912:	4b24      	ldr	r3, [pc, #144]	; (80019a4 <HAL_UART_MspInit+0x124>)
 8001914:	2200      	movs	r2, #0
 8001916:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001918:	4b22      	ldr	r3, [pc, #136]	; (80019a4 <HAL_UART_MspInit+0x124>)
 800191a:	2200      	movs	r2, #0
 800191c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800191e:	4b21      	ldr	r3, [pc, #132]	; (80019a4 <HAL_UART_MspInit+0x124>)
 8001920:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001924:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001926:	481f      	ldr	r0, [pc, #124]	; (80019a4 <HAL_UART_MspInit+0x124>)
 8001928:	f000 feea 	bl	8002700 <HAL_DMA_Init>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d001      	beq.n	8001936 <HAL_UART_MspInit+0xb6>
    {
      Error_Handler();
 8001932:	f7ff fc45 	bl	80011c0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4a1a      	ldr	r2, [pc, #104]	; (80019a4 <HAL_UART_MspInit+0x124>)
 800193a:	635a      	str	r2, [r3, #52]	; 0x34
 800193c:	4a19      	ldr	r2, [pc, #100]	; (80019a4 <HAL_UART_MspInit+0x124>)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001942:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <HAL_UART_MspInit+0x12c>)
 8001944:	4a1a      	ldr	r2, [pc, #104]	; (80019b0 <HAL_UART_MspInit+0x130>)
 8001946:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001948:	4b18      	ldr	r3, [pc, #96]	; (80019ac <HAL_UART_MspInit+0x12c>)
 800194a:	2210      	movs	r2, #16
 800194c:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800194e:	4b17      	ldr	r3, [pc, #92]	; (80019ac <HAL_UART_MspInit+0x12c>)
 8001950:	2200      	movs	r2, #0
 8001952:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001954:	4b15      	ldr	r3, [pc, #84]	; (80019ac <HAL_UART_MspInit+0x12c>)
 8001956:	2280      	movs	r2, #128	; 0x80
 8001958:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800195a:	4b14      	ldr	r3, [pc, #80]	; (80019ac <HAL_UART_MspInit+0x12c>)
 800195c:	2200      	movs	r2, #0
 800195e:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001960:	4b12      	ldr	r3, [pc, #72]	; (80019ac <HAL_UART_MspInit+0x12c>)
 8001962:	2200      	movs	r2, #0
 8001964:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001966:	4b11      	ldr	r3, [pc, #68]	; (80019ac <HAL_UART_MspInit+0x12c>)
 8001968:	2200      	movs	r2, #0
 800196a:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800196c:	4b0f      	ldr	r3, [pc, #60]	; (80019ac <HAL_UART_MspInit+0x12c>)
 800196e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001972:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001974:	480d      	ldr	r0, [pc, #52]	; (80019ac <HAL_UART_MspInit+0x12c>)
 8001976:	f000 fec3 	bl	8002700 <HAL_DMA_Init>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <HAL_UART_MspInit+0x104>
    {
      Error_Handler();
 8001980:	f7ff fc1e 	bl	80011c0 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	4a09      	ldr	r2, [pc, #36]	; (80019ac <HAL_UART_MspInit+0x12c>)
 8001988:	631a      	str	r2, [r3, #48]	; 0x30
 800198a:	4a08      	ldr	r2, [pc, #32]	; (80019ac <HAL_UART_MspInit+0x12c>)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6253      	str	r3, [r2, #36]	; 0x24

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001990:	bf00      	nop
 8001992:	3728      	adds	r7, #40	; 0x28
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	40004800 	.word	0x40004800
 800199c:	40023800 	.word	0x40023800
 80019a0:	40020400 	.word	0x40020400
 80019a4:	20003714 	.word	0x20003714
 80019a8:	40026030 	.word	0x40026030
 80019ac:	20003798 	.word	0x20003798
 80019b0:	4002601c 	.word	0x4002601c

080019b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80019b4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80019b6:	e003      	b.n	80019c0 <LoopCopyDataInit>

080019b8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80019b8:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80019ba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80019bc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80019be:	3104      	adds	r1, #4

080019c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80019c0:	480a      	ldr	r0, [pc, #40]	; (80019ec <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80019c2:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80019c4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80019c6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80019c8:	d3f6      	bcc.n	80019b8 <CopyDataInit>
  ldr r2, =_sbss
 80019ca:	4a0a      	ldr	r2, [pc, #40]	; (80019f4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80019cc:	e002      	b.n	80019d4 <LoopFillZerobss>

080019ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80019ce:	2300      	movs	r3, #0
  str r3, [r2], #4
 80019d0:	f842 3b04 	str.w	r3, [r2], #4

080019d4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80019d4:	4b08      	ldr	r3, [pc, #32]	; (80019f8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80019d6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80019d8:	d3f9      	bcc.n	80019ce <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019da:	f7ff fccf 	bl	800137c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019de:	f008 fb79 	bl	800a0d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019e2:	f7ff fb69 	bl	80010b8 <main>
  bx lr
 80019e6:	4770      	bx	lr
  ldr r3, =_sidata
 80019e8:	0800a4fc 	.word	0x0800a4fc
  ldr r0, =_sdata
 80019ec:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80019f0:	20000010 	.word	0x20000010
  ldr r2, =_sbss
 80019f4:	20000010 	.word	0x20000010
  ldr r3, = _ebss
 80019f8:	20003820 	.word	0x20003820

080019fc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019fc:	e7fe      	b.n	80019fc <ADC1_IRQHandler>

080019fe <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019fe:	b580      	push	{r7, lr}
 8001a00:	b082      	sub	sp, #8
 8001a02:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a04:	2300      	movs	r3, #0
 8001a06:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a08:	2003      	movs	r0, #3
 8001a0a:	f000 fe15 	bl	8002638 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a0e:	2000      	movs	r0, #0
 8001a10:	f7ff fc1a 	bl	8001248 <HAL_InitTick>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d002      	beq.n	8001a20 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	71fb      	strb	r3, [r7, #7]
 8001a1e:	e001      	b.n	8001a24 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a20:	f7ff fbde 	bl	80011e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a24:	79fb      	ldrb	r3, [r7, #7]
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
	...

08001a30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a34:	4b05      	ldr	r3, [pc, #20]	; (8001a4c <HAL_IncTick+0x1c>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <HAL_IncTick+0x20>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	4a03      	ldr	r2, [pc, #12]	; (8001a4c <HAL_IncTick+0x1c>)
 8001a40:	6013      	str	r3, [r2, #0]
}
 8001a42:	bf00      	nop
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bc80      	pop	{r7}
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	200037dc 	.word	0x200037dc
 8001a50:	20000008 	.word	0x20000008

08001a54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  return uwTick;
 8001a58:	4b02      	ldr	r3, [pc, #8]	; (8001a64 <HAL_GetTick+0x10>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr
 8001a64:	200037dc 	.word	0x200037dc

08001a68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08e      	sub	sp, #56	; 0x38
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001a70:	2300      	movs	r3, #0
 8001a72:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8001a76:	2300      	movs	r3, #0
 8001a78:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d101      	bne.n	8001a88 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e282      	b.n	8001f8e <HAL_ADC_Init+0x526>
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a9d      	ldr	r2, [pc, #628]	; (8001d04 <HAL_ADC_Init+0x29c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d004      	beq.n	8001a9c <HAL_ADC_Init+0x34>
 8001a92:	f240 11bd 	movw	r1, #445	; 0x1bd
 8001a96:	489c      	ldr	r0, [pc, #624]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001a98:	f7ff fb98 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d00e      	beq.n	8001ac2 <HAL_ADC_Init+0x5a>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001aac:	d009      	beq.n	8001ac2 <HAL_ADC_Init+0x5a>
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	685b      	ldr	r3, [r3, #4]
 8001ab2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ab6:	d004      	beq.n	8001ac2 <HAL_ADC_Init+0x5a>
 8001ab8:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8001abc:	4892      	ldr	r0, [pc, #584]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001abe:	f7ff fb85 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	689b      	ldr	r3, [r3, #8]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d013      	beq.n	8001af2 <HAL_ADC_Init+0x8a>
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	689b      	ldr	r3, [r3, #8]
 8001ace:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ad2:	d00e      	beq.n	8001af2 <HAL_ADC_Init+0x8a>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001adc:	d009      	beq.n	8001af2 <HAL_ADC_Init+0x8a>
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001ae6:	d004      	beq.n	8001af2 <HAL_ADC_Init+0x8a>
 8001ae8:	f240 11bf 	movw	r1, #447	; 0x1bf
 8001aec:	4886      	ldr	r0, [pc, #536]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001aee:	f7ff fb6d 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d009      	beq.n	8001b0e <HAL_ADC_Init+0xa6>
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	68db      	ldr	r3, [r3, #12]
 8001afe:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001b02:	d004      	beq.n	8001b0e <HAL_ADC_Init+0xa6>
 8001b04:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001b08:	487f      	ldr	r0, [pc, #508]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001b0a:	f7ff fb5f 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	691b      	ldr	r3, [r3, #16]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d009      	beq.n	8001b2a <HAL_ADC_Init+0xc2>
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	691b      	ldr	r3, [r3, #16]
 8001b1a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b1e:	d004      	beq.n	8001b2a <HAL_ADC_Init+0xc2>
 8001b20:	f240 11c1 	movw	r1, #449	; 0x1c1
 8001b24:	4878      	ldr	r0, [pc, #480]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001b26:	f7ff fb51 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	695b      	ldr	r3, [r3, #20]
 8001b2e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b32:	d008      	beq.n	8001b46 <HAL_ADC_Init+0xde>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d004      	beq.n	8001b46 <HAL_ADC_Init+0xde>
 8001b3c:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8001b40:	4871      	ldr	r0, [pc, #452]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001b42:	f7ff fb43 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_AUTOWAIT(hadc->Init.LowPowerAutoWait));
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	699b      	ldr	r3, [r3, #24]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d020      	beq.n	8001b90 <HAL_ADC_Init+0x128>
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	2b10      	cmp	r3, #16
 8001b54:	d01c      	beq.n	8001b90 <HAL_ADC_Init+0x128>
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	2b20      	cmp	r3, #32
 8001b5c:	d018      	beq.n	8001b90 <HAL_ADC_Init+0x128>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	699b      	ldr	r3, [r3, #24]
 8001b62:	2b30      	cmp	r3, #48	; 0x30
 8001b64:	d014      	beq.n	8001b90 <HAL_ADC_Init+0x128>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	699b      	ldr	r3, [r3, #24]
 8001b6a:	2b40      	cmp	r3, #64	; 0x40
 8001b6c:	d010      	beq.n	8001b90 <HAL_ADC_Init+0x128>
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	2b50      	cmp	r3, #80	; 0x50
 8001b74:	d00c      	beq.n	8001b90 <HAL_ADC_Init+0x128>
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	2b60      	cmp	r3, #96	; 0x60
 8001b7c:	d008      	beq.n	8001b90 <HAL_ADC_Init+0x128>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	699b      	ldr	r3, [r3, #24]
 8001b82:	2b70      	cmp	r3, #112	; 0x70
 8001b84:	d004      	beq.n	8001b90 <HAL_ADC_Init+0x128>
 8001b86:	f240 11c3 	movw	r1, #451	; 0x1c3
 8001b8a:	485f      	ldr	r0, [pc, #380]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001b8c:	f7ff fb1e 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_AUTOPOWEROFF(hadc->Init.LowPowerAutoPowerOff));
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d013      	beq.n	8001bc0 <HAL_ADC_Init+0x158>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	69db      	ldr	r3, [r3, #28]
 8001b9c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ba0:	d00e      	beq.n	8001bc0 <HAL_ADC_Init+0x158>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	69db      	ldr	r3, [r3, #28]
 8001ba6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001baa:	d009      	beq.n	8001bc0 <HAL_ADC_Init+0x158>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	69db      	ldr	r3, [r3, #28]
 8001bb0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8001bb4:	d004      	beq.n	8001bc0 <HAL_ADC_Init+0x158>
 8001bb6:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8001bba:	4853      	ldr	r0, [pc, #332]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001bbc:	f7ff fb06 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d008      	beq.n	8001bda <HAL_ADC_Init+0x172>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6a1b      	ldr	r3, [r3, #32]
 8001bcc:	2b04      	cmp	r3, #4
 8001bce:	d004      	beq.n	8001bda <HAL_ADC_Init+0x172>
 8001bd0:	f240 11c5 	movw	r1, #453	; 0x1c5
 8001bd4:	484c      	ldr	r0, [pc, #304]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001bd6:	f7ff faf9 	bl	80011cc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d009      	beq.n	8001bf8 <HAL_ADC_Init+0x190>
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bea:	2b01      	cmp	r3, #1
 8001bec:	d004      	beq.n	8001bf8 <HAL_ADC_Init+0x190>
 8001bee:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8001bf2:	4845      	ldr	r0, [pc, #276]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001bf4:	f7ff faea 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001bfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001c00:	d03e      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c06:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8001c0a:	d039      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c10:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8001c14:	d034      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c1a:	f1b3 6fe0 	cmp.w	r3, #117440512	; 0x7000000
 8001c1e:	d02f      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c24:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001c28:	d02a      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c2e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001c32:	d025      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c38:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 8001c3c:	d020      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c42:	f1b3 6f10 	cmp.w	r3, #150994944	; 0x9000000
 8001c46:	d01b      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c4c:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8001c50:	d016      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d012      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c62:	d00d      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c68:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8001c6c:	d008      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c72:	2b10      	cmp	r3, #16
 8001c74:	d004      	beq.n	8001c80 <HAL_ADC_Init+0x218>
 8001c76:	f240 11c7 	movw	r1, #455	; 0x1c7
 8001c7a:	4823      	ldr	r0, [pc, #140]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001c7c:	f7ff faa6 	bl	80011cc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d009      	beq.n	8001c9e <HAL_ADC_Init+0x236>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d004      	beq.n	8001c9e <HAL_ADC_Init+0x236>
 8001c94:	f44f 71e4 	mov.w	r1, #456	; 0x1c8
 8001c98:	481b      	ldr	r0, [pc, #108]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001c9a:	f7ff fa97 	bl	80011cc <assert_failed>
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	691b      	ldr	r3, [r3, #16]
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d032      	beq.n	8001d0c <HAL_ADC_Init+0x2a4>
  {
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d003      	beq.n	8001cb6 <HAL_ADC_Init+0x24e>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cb2:	2b1c      	cmp	r3, #28
 8001cb4:	d904      	bls.n	8001cc0 <HAL_ADC_Init+0x258>
 8001cb6:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 8001cba:	4813      	ldr	r0, [pc, #76]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001cbc:	f7ff fa86 	bl	80011cc <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d009      	beq.n	8001cde <HAL_ADC_Init+0x276>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001cd0:	2b01      	cmp	r3, #1
 8001cd2:	d004      	beq.n	8001cde <HAL_ADC_Init+0x276>
 8001cd4:	f240 11cd 	movw	r1, #461	; 0x1cd
 8001cd8:	480b      	ldr	r0, [pc, #44]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001cda:	f7ff fa77 	bl	80011cc <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d011      	beq.n	8001d0c <HAL_ADC_Init+0x2a4>
    {
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d003      	beq.n	8001cf8 <HAL_ADC_Init+0x290>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf4:	2b08      	cmp	r3, #8
 8001cf6:	d909      	bls.n	8001d0c <HAL_ADC_Init+0x2a4>
 8001cf8:	f44f 71e8 	mov.w	r1, #464	; 0x1d0
 8001cfc:	4802      	ldr	r0, [pc, #8]	; (8001d08 <HAL_ADC_Init+0x2a0>)
 8001cfe:	f7ff fa65 	bl	80011cc <assert_failed>
 8001d02:	e003      	b.n	8001d0c <HAL_ADC_Init+0x2a4>
 8001d04:	40012400 	.word	0x40012400
 8001d08:	0800a1e8 	.word	0x0800a1e8
    }
  }
      
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d10:	2b10      	cmp	r3, #16
 8001d12:	d017      	beq.n	8001d44 <HAL_ADC_Init+0x2dc>
  {
    assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d013      	beq.n	8001d44 <HAL_ADC_Init+0x2dc>
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d20:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001d24:	d00e      	beq.n	8001d44 <HAL_ADC_Init+0x2dc>
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d2a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001d2e:	d009      	beq.n	8001d44 <HAL_ADC_Init+0x2dc>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d34:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8001d38:	d004      	beq.n	8001d44 <HAL_ADC_Init+0x2dc>
 8001d3a:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8001d3e:	4896      	ldr	r0, [pc, #600]	; (8001f98 <HAL_ADC_Init+0x530>)
 8001d40:	f7ff fa44 	bl	80011cc <assert_failed>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d115      	bne.n	8001d78 <HAL_ADC_Init+0x310>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	2200      	movs	r2, #0
 8001d56:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5a:	4b90      	ldr	r3, [pc, #576]	; (8001f9c <HAL_ADC_Init+0x534>)
 8001d5c:	6a1b      	ldr	r3, [r3, #32]
 8001d5e:	4a8f      	ldr	r2, [pc, #572]	; (8001f9c <HAL_ADC_Init+0x534>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6213      	str	r3, [r2, #32]
 8001d66:	4b8d      	ldr	r3, [pc, #564]	; (8001f9c <HAL_ADC_Init+0x534>)
 8001d68:	6a1b      	ldr	r3, [r3, #32]
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	60bb      	str	r3, [r7, #8]
 8001d70:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7fe ff5a 	bl	8000c2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d7c:	f003 0310 	and.w	r3, r3, #16
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	f040 80ff 	bne.w	8001f84 <HAL_ADC_Init+0x51c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001d8e:	f023 0302 	bic.w	r3, r3, #2
 8001d92:	f043 0202 	orr.w	r2, r3, #2
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001d9a:	4b81      	ldr	r3, [pc, #516]	; (8001fa0 <HAL_ADC_Init+0x538>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	685b      	ldr	r3, [r3, #4]
 8001da6:	497e      	ldr	r1, [pc, #504]	; (8001fa0 <HAL_ADC_Init+0x538>)
 8001da8:	4313      	orrs	r3, r2
 8001daa:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001db4:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dc2:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dc4:	6a3b      	ldr	r3, [r7, #32]
 8001dc6:	fa93 f3a3 	rbit	r3, r3
 8001dca:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	fab3 f383 	clz	r3, r3
 8001dd2:	b2db      	uxtb	r3, r3
 8001dd4:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001dd8:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001dde:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001de6:	4619      	mov	r1, r3
 8001de8:	2302      	movs	r3, #2
 8001dea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dee:	fa93 f3a3 	rbit	r3, r3
 8001df2:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df6:	fab3 f383 	clz	r3, r3
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001e00:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001e02:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e04:	4313      	orrs	r3, r2
 8001e06:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e0c:	2b10      	cmp	r3, #16
 8001e0e:	d007      	beq.n	8001e20 <HAL_ADC_Init+0x3b8>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e2a:	2b40      	cmp	r3, #64	; 0x40
 8001e2c:	d04f      	beq.n	8001ece <HAL_ADC_Init+0x466>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e34:	4313      	orrs	r3, r2
 8001e36:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001e40:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8001e42:	687a      	ldr	r2, [r7, #4]
 8001e44:	6912      	ldr	r2, [r2, #16]
 8001e46:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001e4a:	d003      	beq.n	8001e54 <HAL_ADC_Init+0x3ec>
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	6912      	ldr	r2, [r2, #16]
 8001e50:	2a01      	cmp	r2, #1
 8001e52:	d102      	bne.n	8001e5a <HAL_ADC_Init+0x3f2>
 8001e54:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e58:	e000      	b.n	8001e5c <HAL_ADC_Init+0x3f4>
 8001e5a:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8001e5c:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001e5e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e60:	4313      	orrs	r3, r2
 8001e62:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8001e6a:	2b01      	cmp	r3, #1
 8001e6c:	d125      	bne.n	8001eba <HAL_ADC_Init+0x452>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d114      	bne.n	8001ea2 <HAL_ADC_Init+0x43a>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e7c:	3b01      	subs	r3, #1
 8001e7e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001e82:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	fa92 f2a2 	rbit	r2, r2
 8001e8a:	617a      	str	r2, [r7, #20]
  return result;
 8001e8c:	697a      	ldr	r2, [r7, #20]
 8001e8e:	fab2 f282 	clz	r2, r2
 8001e92:	b2d2      	uxtb	r2, r2
 8001e94:	4093      	lsls	r3, r2
 8001e96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001e9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	633b      	str	r3, [r7, #48]	; 0x30
 8001ea0:	e00b      	b.n	8001eba <HAL_ADC_Init+0x452>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea6:	f043 0220 	orr.w	r2, r3, #32
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001eb2:	f043 0201 	orr.w	r2, r3, #1
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	685a      	ldr	r2, [r3, #4]
 8001ec0:	4b38      	ldr	r3, [pc, #224]	; (8001fa4 <HAL_ADC_Init+0x53c>)
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	6812      	ldr	r2, [r2, #0]
 8001ec8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001eca:	430b      	orrs	r3, r1
 8001ecc:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	689a      	ldr	r2, [r3, #8]
 8001ed4:	4b34      	ldr	r3, [pc, #208]	; (8001fa8 <HAL_ADC_Init+0x540>)
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	6812      	ldr	r2, [r2, #0]
 8001edc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ede:	430b      	orrs	r3, r1
 8001ee0:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	691b      	ldr	r3, [r3, #16]
 8001ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001eea:	d003      	beq.n	8001ef4 <HAL_ADC_Init+0x48c>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	2b01      	cmp	r3, #1
 8001ef2:	d119      	bne.n	8001f28 <HAL_ADC_Init+0x4c0>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f02:	3b01      	subs	r3, #1
 8001f04:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8001f08:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	fa92 f2a2 	rbit	r2, r2
 8001f10:	60fa      	str	r2, [r7, #12]
  return result;
 8001f12:	68fa      	ldr	r2, [r7, #12]
 8001f14:	fab2 f282 	clz	r2, r2
 8001f18:	b2d2      	uxtb	r2, r2
 8001f1a:	fa03 f202 	lsl.w	r2, r3, r2
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	430a      	orrs	r2, r1
 8001f24:	631a      	str	r2, [r3, #48]	; 0x30
 8001f26:	e007      	b.n	8001f38 <HAL_ADC_Init+0x4d0>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8001f36:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	689a      	ldr	r2, [r3, #8]
 8001f3e:	4b1b      	ldr	r3, [pc, #108]	; (8001fac <HAL_ADC_Init+0x544>)
 8001f40:	4013      	ands	r3, r2
 8001f42:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d10b      	bne.n	8001f60 <HAL_ADC_Init+0x4f8>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f52:	f023 0303 	bic.w	r3, r3, #3
 8001f56:	f043 0201 	orr.w	r2, r3, #1
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	64da      	str	r2, [r3, #76]	; 0x4c
 8001f5e:	e014      	b.n	8001f8a <HAL_ADC_Init+0x522>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f64:	f023 0312 	bic.w	r3, r3, #18
 8001f68:	f043 0210 	orr.w	r2, r3, #16
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f74:	f043 0201 	orr.w	r2, r3, #1
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8001f82:	e002      	b.n	8001f8a <HAL_ADC_Init+0x522>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f8a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3738      	adds	r7, #56	; 0x38
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	0800a1e8 	.word	0x0800a1e8
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40012700 	.word	0x40012700
 8001fa4:	fcfc16ff 	.word	0xfcfc16ff
 8001fa8:	c0fff189 	.word	0xc0fff189
 8001fac:	bf80fffe 	.word	0xbf80fffe

08001fb0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b084      	sub	sp, #16
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
 8001fb8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4a94      	ldr	r2, [pc, #592]	; (8002218 <HAL_ADC_ConfigChannel+0x268>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d004      	beq.n	8001fd6 <HAL_ADC_ConfigChannel+0x26>
 8001fcc:	f240 7191 	movw	r1, #1937	; 0x791
 8001fd0:	4892      	ldr	r0, [pc, #584]	; (800221c <HAL_ADC_ConfigChannel+0x26c>)
 8001fd2:	f7ff f8fb 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	f000 8081 	beq.w	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	2b01      	cmp	r3, #1
 8001fe6:	d07c      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	d078      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b03      	cmp	r3, #3
 8001ff6:	d074      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2b04      	cmp	r3, #4
 8001ffe:	d070      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2b05      	cmp	r3, #5
 8002006:	d06c      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	2b06      	cmp	r3, #6
 800200e:	d068      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2b07      	cmp	r3, #7
 8002016:	d064      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2b08      	cmp	r3, #8
 800201e:	d060      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2b09      	cmp	r3, #9
 8002026:	d05c      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2b0a      	cmp	r3, #10
 800202e:	d058      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2b0b      	cmp	r3, #11
 8002036:	d054      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2b0c      	cmp	r3, #12
 800203e:	d050      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2b0d      	cmp	r3, #13
 8002046:	d04c      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2b0e      	cmp	r3, #14
 800204e:	d048      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	2b0f      	cmp	r3, #15
 8002056:	d044      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b10      	cmp	r3, #16
 800205e:	d040      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	2b11      	cmp	r3, #17
 8002066:	d03c      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2b12      	cmp	r3, #18
 800206e:	d038      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b13      	cmp	r3, #19
 8002076:	d034      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2b14      	cmp	r3, #20
 800207e:	d030      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002080:	683b      	ldr	r3, [r7, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	2b15      	cmp	r3, #21
 8002086:	d02c      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	2b16      	cmp	r3, #22
 800208e:	d028      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b17      	cmp	r3, #23
 8002096:	d024      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2b18      	cmp	r3, #24
 800209e:	d020      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	2b19      	cmp	r3, #25
 80020a6:	d01c      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2b1a      	cmp	r3, #26
 80020ae:	d018      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2b1b      	cmp	r3, #27
 80020b6:	d014      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2b1c      	cmp	r3, #28
 80020be:	d010      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b1d      	cmp	r3, #29
 80020c6:	d00c      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2b1e      	cmp	r3, #30
 80020ce:	d008      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2b1f      	cmp	r3, #31
 80020d6:	d004      	beq.n	80020e2 <HAL_ADC_ConfigChannel+0x132>
 80020d8:	f240 7192 	movw	r1, #1938	; 0x792
 80020dc:	484f      	ldr	r0, [pc, #316]	; (800221c <HAL_ADC_ConfigChannel+0x26c>)
 80020de:	f7ff f875 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	685b      	ldr	r3, [r3, #4]
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d070      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	2b02      	cmp	r3, #2
 80020f0:	d06c      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2b03      	cmp	r3, #3
 80020f8:	d068      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b04      	cmp	r3, #4
 8002100:	d064      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	2b05      	cmp	r3, #5
 8002108:	d060      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	2b06      	cmp	r3, #6
 8002110:	d05c      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b07      	cmp	r3, #7
 8002118:	d058      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	685b      	ldr	r3, [r3, #4]
 800211e:	2b08      	cmp	r3, #8
 8002120:	d054      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b09      	cmp	r3, #9
 8002128:	d050      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	2b0a      	cmp	r3, #10
 8002130:	d04c      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	685b      	ldr	r3, [r3, #4]
 8002136:	2b0b      	cmp	r3, #11
 8002138:	d048      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	2b0c      	cmp	r3, #12
 8002140:	d044      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	2b0d      	cmp	r3, #13
 8002148:	d040      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	2b0e      	cmp	r3, #14
 8002150:	d03c      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	2b0f      	cmp	r3, #15
 8002158:	d038      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	2b10      	cmp	r3, #16
 8002160:	d034      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b11      	cmp	r3, #17
 8002168:	d030      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 800216a:	683b      	ldr	r3, [r7, #0]
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	2b12      	cmp	r3, #18
 8002170:	d02c      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b13      	cmp	r3, #19
 8002178:	d028      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	2b14      	cmp	r3, #20
 8002180:	d024      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	2b15      	cmp	r3, #21
 8002188:	d020      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b16      	cmp	r3, #22
 8002190:	d01c      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b17      	cmp	r3, #23
 8002198:	d018      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b18      	cmp	r3, #24
 80021a0:	d014      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b19      	cmp	r3, #25
 80021a8:	d010      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b1a      	cmp	r3, #26
 80021b0:	d00c      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b1b      	cmp	r3, #27
 80021b8:	d008      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b1c      	cmp	r3, #28
 80021c0:	d004      	beq.n	80021cc <HAL_ADC_ConfigChannel+0x21c>
 80021c2:	f240 7193 	movw	r1, #1939	; 0x793
 80021c6:	4815      	ldr	r0, [pc, #84]	; (800221c <HAL_ADC_ConfigChannel+0x26c>)
 80021c8:	f7ff f800 	bl	80011cc <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d025      	beq.n	8002220 <HAL_ADC_ConfigChannel+0x270>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d021      	beq.n	8002220 <HAL_ADC_ConfigChannel+0x270>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	2b02      	cmp	r3, #2
 80021e2:	d01d      	beq.n	8002220 <HAL_ADC_ConfigChannel+0x270>
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	2b03      	cmp	r3, #3
 80021ea:	d019      	beq.n	8002220 <HAL_ADC_ConfigChannel+0x270>
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	2b04      	cmp	r3, #4
 80021f2:	d015      	beq.n	8002220 <HAL_ADC_ConfigChannel+0x270>
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	2b05      	cmp	r3, #5
 80021fa:	d011      	beq.n	8002220 <HAL_ADC_ConfigChannel+0x270>
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	2b06      	cmp	r3, #6
 8002202:	d00d      	beq.n	8002220 <HAL_ADC_ConfigChannel+0x270>
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	2b07      	cmp	r3, #7
 800220a:	d009      	beq.n	8002220 <HAL_ADC_ConfigChannel+0x270>
 800220c:	f240 7194 	movw	r1, #1940	; 0x794
 8002210:	4802      	ldr	r0, [pc, #8]	; (800221c <HAL_ADC_ConfigChannel+0x26c>)
 8002212:	f7fe ffdb 	bl	80011cc <assert_failed>
 8002216:	e003      	b.n	8002220 <HAL_ADC_ConfigChannel+0x270>
 8002218:	40012400 	.word	0x40012400
 800221c:	0800a1e8 	.word	0x0800a1e8
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8002226:	2b01      	cmp	r3, #1
 8002228:	d101      	bne.n	800222e <HAL_ADC_ConfigChannel+0x27e>
 800222a:	2302      	movs	r3, #2
 800222c:	e14f      	b.n	80024ce <HAL_ADC_ConfigChannel+0x51e>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2201      	movs	r2, #1
 8002232:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	2b06      	cmp	r3, #6
 800223c:	d81c      	bhi.n	8002278 <HAL_ADC_ConfigChannel+0x2c8>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	4613      	mov	r3, r2
 800224a:	009b      	lsls	r3, r3, #2
 800224c:	4413      	add	r3, r2
 800224e:	3b05      	subs	r3, #5
 8002250:	221f      	movs	r2, #31
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	43db      	mvns	r3, r3
 8002258:	4019      	ands	r1, r3
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	6818      	ldr	r0, [r3, #0]
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	685a      	ldr	r2, [r3, #4]
 8002262:	4613      	mov	r3, r2
 8002264:	009b      	lsls	r3, r3, #2
 8002266:	4413      	add	r3, r2
 8002268:	3b05      	subs	r3, #5
 800226a:	fa00 f203 	lsl.w	r2, r0, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	430a      	orrs	r2, r1
 8002274:	641a      	str	r2, [r3, #64]	; 0x40
 8002276:	e07e      	b.n	8002376 <HAL_ADC_ConfigChannel+0x3c6>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b0c      	cmp	r3, #12
 800227e:	d81c      	bhi.n	80022ba <HAL_ADC_ConfigChannel+0x30a>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	4613      	mov	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4413      	add	r3, r2
 8002290:	3b23      	subs	r3, #35	; 0x23
 8002292:	221f      	movs	r2, #31
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	43db      	mvns	r3, r3
 800229a:	4019      	ands	r1, r3
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	6818      	ldr	r0, [r3, #0]
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685a      	ldr	r2, [r3, #4]
 80022a4:	4613      	mov	r3, r2
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	4413      	add	r3, r2
 80022aa:	3b23      	subs	r3, #35	; 0x23
 80022ac:	fa00 f203 	lsl.w	r2, r0, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	430a      	orrs	r2, r1
 80022b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80022b8:	e05d      	b.n	8002376 <HAL_ADC_ConfigChannel+0x3c6>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b12      	cmp	r3, #18
 80022c0:	d81c      	bhi.n	80022fc <HAL_ADC_ConfigChannel+0x34c>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	4613      	mov	r3, r2
 80022ce:	009b      	lsls	r3, r3, #2
 80022d0:	4413      	add	r3, r2
 80022d2:	3b41      	subs	r3, #65	; 0x41
 80022d4:	221f      	movs	r2, #31
 80022d6:	fa02 f303 	lsl.w	r3, r2, r3
 80022da:	43db      	mvns	r3, r3
 80022dc:	4019      	ands	r1, r3
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	6818      	ldr	r0, [r3, #0]
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	685a      	ldr	r2, [r3, #4]
 80022e6:	4613      	mov	r3, r2
 80022e8:	009b      	lsls	r3, r3, #2
 80022ea:	4413      	add	r3, r2
 80022ec:	3b41      	subs	r3, #65	; 0x41
 80022ee:	fa00 f203 	lsl.w	r2, r0, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	430a      	orrs	r2, r1
 80022f8:	639a      	str	r2, [r3, #56]	; 0x38
 80022fa:	e03c      	b.n	8002376 <HAL_ADC_ConfigChannel+0x3c6>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	2b18      	cmp	r3, #24
 8002302:	d81c      	bhi.n	800233e <HAL_ADC_ConfigChannel+0x38e>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	4613      	mov	r3, r2
 8002310:	009b      	lsls	r3, r3, #2
 8002312:	4413      	add	r3, r2
 8002314:	3b5f      	subs	r3, #95	; 0x5f
 8002316:	221f      	movs	r2, #31
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	43db      	mvns	r3, r3
 800231e:	4019      	ands	r1, r3
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	6818      	ldr	r0, [r3, #0]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	685a      	ldr	r2, [r3, #4]
 8002328:	4613      	mov	r3, r2
 800232a:	009b      	lsls	r3, r3, #2
 800232c:	4413      	add	r3, r2
 800232e:	3b5f      	subs	r3, #95	; 0x5f
 8002330:	fa00 f203 	lsl.w	r2, r0, r3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	430a      	orrs	r2, r1
 800233a:	635a      	str	r2, [r3, #52]	; 0x34
 800233c:	e01b      	b.n	8002376 <HAL_ADC_ConfigChannel+0x3c6>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	685a      	ldr	r2, [r3, #4]
 8002348:	4613      	mov	r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	4413      	add	r3, r2
 800234e:	3b7d      	subs	r3, #125	; 0x7d
 8002350:	221f      	movs	r2, #31
 8002352:	fa02 f303 	lsl.w	r3, r2, r3
 8002356:	43db      	mvns	r3, r3
 8002358:	4019      	ands	r1, r3
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	6818      	ldr	r0, [r3, #0]
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	4613      	mov	r3, r2
 8002364:	009b      	lsls	r3, r3, #2
 8002366:	4413      	add	r3, r2
 8002368:	3b7d      	subs	r3, #125	; 0x7d
 800236a:	fa00 f203 	lsl.w	r2, r0, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	2b09      	cmp	r3, #9
 800237c:	d81a      	bhi.n	80023b4 <HAL_ADC_ConfigChannel+0x404>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6959      	ldr	r1, [r3, #20]
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	4613      	mov	r3, r2
 800238a:	005b      	lsls	r3, r3, #1
 800238c:	4413      	add	r3, r2
 800238e:	2207      	movs	r2, #7
 8002390:	fa02 f303 	lsl.w	r3, r2, r3
 8002394:	43db      	mvns	r3, r3
 8002396:	4019      	ands	r1, r3
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	6898      	ldr	r0, [r3, #8]
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4613      	mov	r3, r2
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	4413      	add	r3, r2
 80023a6:	fa00 f203 	lsl.w	r2, r0, r3
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	430a      	orrs	r2, r1
 80023b0:	615a      	str	r2, [r3, #20]
 80023b2:	e05d      	b.n	8002470 <HAL_ADC_ConfigChannel+0x4c0>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	2b13      	cmp	r3, #19
 80023ba:	d81c      	bhi.n	80023f6 <HAL_ADC_ConfigChannel+0x446>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6919      	ldr	r1, [r3, #16]
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	4613      	mov	r3, r2
 80023c8:	005b      	lsls	r3, r3, #1
 80023ca:	4413      	add	r3, r2
 80023cc:	3b1e      	subs	r3, #30
 80023ce:	2207      	movs	r2, #7
 80023d0:	fa02 f303 	lsl.w	r3, r2, r3
 80023d4:	43db      	mvns	r3, r3
 80023d6:	4019      	ands	r1, r3
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	6898      	ldr	r0, [r3, #8]
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	681a      	ldr	r2, [r3, #0]
 80023e0:	4613      	mov	r3, r2
 80023e2:	005b      	lsls	r3, r3, #1
 80023e4:	4413      	add	r3, r2
 80023e6:	3b1e      	subs	r3, #30
 80023e8:	fa00 f203 	lsl.w	r2, r0, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	430a      	orrs	r2, r1
 80023f2:	611a      	str	r2, [r3, #16]
 80023f4:	e03c      	b.n	8002470 <HAL_ADC_ConfigChannel+0x4c0>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2b1d      	cmp	r3, #29
 80023fc:	d81c      	bhi.n	8002438 <HAL_ADC_ConfigChannel+0x488>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	68d9      	ldr	r1, [r3, #12]
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	4613      	mov	r3, r2
 800240a:	005b      	lsls	r3, r3, #1
 800240c:	4413      	add	r3, r2
 800240e:	3b3c      	subs	r3, #60	; 0x3c
 8002410:	2207      	movs	r2, #7
 8002412:	fa02 f303 	lsl.w	r3, r2, r3
 8002416:	43db      	mvns	r3, r3
 8002418:	4019      	ands	r1, r3
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	6898      	ldr	r0, [r3, #8]
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	4613      	mov	r3, r2
 8002424:	005b      	lsls	r3, r3, #1
 8002426:	4413      	add	r3, r2
 8002428:	3b3c      	subs	r3, #60	; 0x3c
 800242a:	fa00 f203 	lsl.w	r2, r0, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	60da      	str	r2, [r3, #12]
 8002436:	e01b      	b.n	8002470 <HAL_ADC_ConfigChannel+0x4c0>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	4613      	mov	r3, r2
 8002444:	005b      	lsls	r3, r3, #1
 8002446:	4413      	add	r3, r2
 8002448:	3b5a      	subs	r3, #90	; 0x5a
 800244a:	2207      	movs	r2, #7
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	43db      	mvns	r3, r3
 8002452:	4019      	ands	r1, r3
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	6898      	ldr	r0, [r3, #8]
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681a      	ldr	r2, [r3, #0]
 800245c:	4613      	mov	r3, r2
 800245e:	005b      	lsls	r3, r3, #1
 8002460:	4413      	add	r3, r2
 8002462:	3b5a      	subs	r3, #90	; 0x5a
 8002464:	fa00 f203 	lsl.w	r2, r0, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	430a      	orrs	r2, r1
 800246e:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	2b10      	cmp	r3, #16
 8002476:	d003      	beq.n	8002480 <HAL_ADC_ConfigChannel+0x4d0>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800247c:	2b11      	cmp	r3, #17
 800247e:	d121      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x514>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002480:	4b15      	ldr	r3, [pc, #84]	; (80024d8 <HAL_ADC_ConfigChannel+0x528>)
 8002482:	685b      	ldr	r3, [r3, #4]
 8002484:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002488:	2b00      	cmp	r3, #0
 800248a:	d11b      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x514>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 800248c:	4b12      	ldr	r3, [pc, #72]	; (80024d8 <HAL_ADC_ConfigChannel+0x528>)
 800248e:	685b      	ldr	r3, [r3, #4]
 8002490:	4a11      	ldr	r2, [pc, #68]	; (80024d8 <HAL_ADC_ConfigChannel+0x528>)
 8002492:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002496:	6053      	str	r3, [r2, #4]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2b10      	cmp	r3, #16
 800249e:	d111      	bne.n	80024c4 <HAL_ADC_ConfigChannel+0x514>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80024a0:	4b0e      	ldr	r3, [pc, #56]	; (80024dc <HAL_ADC_ConfigChannel+0x52c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a0e      	ldr	r2, [pc, #56]	; (80024e0 <HAL_ADC_ConfigChannel+0x530>)
 80024a6:	fba2 2303 	umull	r2, r3, r2, r3
 80024aa:	0c9a      	lsrs	r2, r3, #18
 80024ac:	4613      	mov	r3, r2
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	4413      	add	r3, r2
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80024b6:	e002      	b.n	80024be <HAL_ADC_ConfigChannel+0x50e>
          {
            wait_loop_index--;
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	3b01      	subs	r3, #1
 80024bc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d1f9      	bne.n	80024b8 <HAL_ADC_ConfigChannel+0x508>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	2200      	movs	r2, #0
 80024c8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	40012700 	.word	0x40012700
 80024dc:	20000000 	.word	0x20000000
 80024e0:	431bde83 	.word	0x431bde83

080024e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024f4:	4b0c      	ldr	r3, [pc, #48]	; (8002528 <__NVIC_SetPriorityGrouping+0x44>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002500:	4013      	ands	r3, r2
 8002502:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800250c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002510:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002514:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002516:	4a04      	ldr	r2, [pc, #16]	; (8002528 <__NVIC_SetPriorityGrouping+0x44>)
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	60d3      	str	r3, [r2, #12]
}
 800251c:	bf00      	nop
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	bc80      	pop	{r7}
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002530:	4b04      	ldr	r3, [pc, #16]	; (8002544 <__NVIC_GetPriorityGrouping+0x18>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	0a1b      	lsrs	r3, r3, #8
 8002536:	f003 0307 	and.w	r3, r3, #7
}
 800253a:	4618      	mov	r0, r3
 800253c:	46bd      	mov	sp, r7
 800253e:	bc80      	pop	{r7}
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	2b00      	cmp	r3, #0
 8002558:	db0b      	blt.n	8002572 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	f003 021f 	and.w	r2, r3, #31
 8002560:	4906      	ldr	r1, [pc, #24]	; (800257c <__NVIC_EnableIRQ+0x34>)
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	095b      	lsrs	r3, r3, #5
 8002568:	2001      	movs	r0, #1
 800256a:	fa00 f202 	lsl.w	r2, r0, r2
 800256e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	e000e100 	.word	0xe000e100

08002580 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	4603      	mov	r3, r0
 8002588:	6039      	str	r1, [r7, #0]
 800258a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800258c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002590:	2b00      	cmp	r3, #0
 8002592:	db0a      	blt.n	80025aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	b2da      	uxtb	r2, r3
 8002598:	490c      	ldr	r1, [pc, #48]	; (80025cc <__NVIC_SetPriority+0x4c>)
 800259a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259e:	0112      	lsls	r2, r2, #4
 80025a0:	b2d2      	uxtb	r2, r2
 80025a2:	440b      	add	r3, r1
 80025a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a8:	e00a      	b.n	80025c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	4908      	ldr	r1, [pc, #32]	; (80025d0 <__NVIC_SetPriority+0x50>)
 80025b0:	79fb      	ldrb	r3, [r7, #7]
 80025b2:	f003 030f 	and.w	r3, r3, #15
 80025b6:	3b04      	subs	r3, #4
 80025b8:	0112      	lsls	r2, r2, #4
 80025ba:	b2d2      	uxtb	r2, r2
 80025bc:	440b      	add	r3, r1
 80025be:	761a      	strb	r2, [r3, #24]
}
 80025c0:	bf00      	nop
 80025c2:	370c      	adds	r7, #12
 80025c4:	46bd      	mov	sp, r7
 80025c6:	bc80      	pop	{r7}
 80025c8:	4770      	bx	lr
 80025ca:	bf00      	nop
 80025cc:	e000e100 	.word	0xe000e100
 80025d0:	e000ed00 	.word	0xe000ed00

080025d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b089      	sub	sp, #36	; 0x24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	60f8      	str	r0, [r7, #12]
 80025dc:	60b9      	str	r1, [r7, #8]
 80025de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e8:	69fb      	ldr	r3, [r7, #28]
 80025ea:	f1c3 0307 	rsb	r3, r3, #7
 80025ee:	2b04      	cmp	r3, #4
 80025f0:	bf28      	it	cs
 80025f2:	2304      	movcs	r3, #4
 80025f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f6:	69fb      	ldr	r3, [r7, #28]
 80025f8:	3304      	adds	r3, #4
 80025fa:	2b06      	cmp	r3, #6
 80025fc:	d902      	bls.n	8002604 <NVIC_EncodePriority+0x30>
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3b03      	subs	r3, #3
 8002602:	e000      	b.n	8002606 <NVIC_EncodePriority+0x32>
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002608:	f04f 32ff 	mov.w	r2, #4294967295
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	43da      	mvns	r2, r3
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	401a      	ands	r2, r3
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800261c:	f04f 31ff 	mov.w	r1, #4294967295
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	fa01 f303 	lsl.w	r3, r1, r3
 8002626:	43d9      	mvns	r1, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800262c:	4313      	orrs	r3, r2
         );
}
 800262e:	4618      	mov	r0, r3
 8002630:	3724      	adds	r7, #36	; 0x24
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr

08002638 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2b07      	cmp	r3, #7
 8002644:	d00f      	beq.n	8002666 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2b06      	cmp	r3, #6
 800264a:	d00c      	beq.n	8002666 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2b05      	cmp	r3, #5
 8002650:	d009      	beq.n	8002666 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2b04      	cmp	r3, #4
 8002656:	d006      	beq.n	8002666 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2b03      	cmp	r3, #3
 800265c:	d003      	beq.n	8002666 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800265e:	21ac      	movs	r1, #172	; 0xac
 8002660:	4804      	ldr	r0, [pc, #16]	; (8002674 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8002662:	f7fe fdb3 	bl	80011cc <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002666:	6878      	ldr	r0, [r7, #4]
 8002668:	f7ff ff3c 	bl	80024e4 <__NVIC_SetPriorityGrouping>
}
 800266c:	bf00      	nop
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	0800a220 	.word	0x0800a220

08002678 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b086      	sub	sp, #24
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	60b9      	str	r1, [r7, #8]
 8002682:	607a      	str	r2, [r7, #4]
 8002684:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002686:	2300      	movs	r3, #0
 8002688:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2b0f      	cmp	r3, #15
 800268e:	d903      	bls.n	8002698 <HAL_NVIC_SetPriority+0x20>
 8002690:	21c4      	movs	r1, #196	; 0xc4
 8002692:	480e      	ldr	r0, [pc, #56]	; (80026cc <HAL_NVIC_SetPriority+0x54>)
 8002694:	f7fe fd9a 	bl	80011cc <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	2b0f      	cmp	r3, #15
 800269c:	d903      	bls.n	80026a6 <HAL_NVIC_SetPriority+0x2e>
 800269e:	21c5      	movs	r1, #197	; 0xc5
 80026a0:	480a      	ldr	r0, [pc, #40]	; (80026cc <HAL_NVIC_SetPriority+0x54>)
 80026a2:	f7fe fd93 	bl	80011cc <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a6:	f7ff ff41 	bl	800252c <__NVIC_GetPriorityGrouping>
 80026aa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	68b9      	ldr	r1, [r7, #8]
 80026b0:	6978      	ldr	r0, [r7, #20]
 80026b2:	f7ff ff8f 	bl	80025d4 <NVIC_EncodePriority>
 80026b6:	4602      	mov	r2, r0
 80026b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026bc:	4611      	mov	r1, r2
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff ff5e 	bl	8002580 <__NVIC_SetPriority>
}
 80026c4:	bf00      	nop
 80026c6:	3718      	adds	r7, #24
 80026c8:	46bd      	mov	sp, r7
 80026ca:	bd80      	pop	{r7, pc}
 80026cc:	0800a220 	.word	0x0800a220

080026d0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80026da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	da03      	bge.n	80026ea <HAL_NVIC_EnableIRQ+0x1a>
 80026e2:	21d8      	movs	r1, #216	; 0xd8
 80026e4:	4805      	ldr	r0, [pc, #20]	; (80026fc <HAL_NVIC_EnableIRQ+0x2c>)
 80026e6:	f7fe fd71 	bl	80011cc <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff ff2a 	bl	8002548 <__NVIC_EnableIRQ>
}
 80026f4:	bf00      	nop
 80026f6:	3708      	adds	r7, #8
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	0800a220 	.word	0x0800a220

08002700 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d101      	bne.n	8002712 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e109      	b.n	8002926 <HAL_DMA_Init+0x226>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a86      	ldr	r2, [pc, #536]	; (8002930 <HAL_DMA_Init+0x230>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d03a      	beq.n	8002792 <HAL_DMA_Init+0x92>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a84      	ldr	r2, [pc, #528]	; (8002934 <HAL_DMA_Init+0x234>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d035      	beq.n	8002792 <HAL_DMA_Init+0x92>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a83      	ldr	r2, [pc, #524]	; (8002938 <HAL_DMA_Init+0x238>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d030      	beq.n	8002792 <HAL_DMA_Init+0x92>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a81      	ldr	r2, [pc, #516]	; (800293c <HAL_DMA_Init+0x23c>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d02b      	beq.n	8002792 <HAL_DMA_Init+0x92>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a80      	ldr	r2, [pc, #512]	; (8002940 <HAL_DMA_Init+0x240>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d026      	beq.n	8002792 <HAL_DMA_Init+0x92>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a7e      	ldr	r2, [pc, #504]	; (8002944 <HAL_DMA_Init+0x244>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d021      	beq.n	8002792 <HAL_DMA_Init+0x92>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a7d      	ldr	r2, [pc, #500]	; (8002948 <HAL_DMA_Init+0x248>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d01c      	beq.n	8002792 <HAL_DMA_Init+0x92>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a7b      	ldr	r2, [pc, #492]	; (800294c <HAL_DMA_Init+0x24c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d017      	beq.n	8002792 <HAL_DMA_Init+0x92>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a7a      	ldr	r2, [pc, #488]	; (8002950 <HAL_DMA_Init+0x250>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d012      	beq.n	8002792 <HAL_DMA_Init+0x92>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a78      	ldr	r2, [pc, #480]	; (8002954 <HAL_DMA_Init+0x254>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d00d      	beq.n	8002792 <HAL_DMA_Init+0x92>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a77      	ldr	r2, [pc, #476]	; (8002958 <HAL_DMA_Init+0x258>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d008      	beq.n	8002792 <HAL_DMA_Init+0x92>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a75      	ldr	r2, [pc, #468]	; (800295c <HAL_DMA_Init+0x25c>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d003      	beq.n	8002792 <HAL_DMA_Init+0x92>
 800278a:	219a      	movs	r1, #154	; 0x9a
 800278c:	4874      	ldr	r0, [pc, #464]	; (8002960 <HAL_DMA_Init+0x260>)
 800278e:	f7fe fd1d 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00c      	beq.n	80027b4 <HAL_DMA_Init+0xb4>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2b10      	cmp	r3, #16
 80027a0:	d008      	beq.n	80027b4 <HAL_DMA_Init+0xb4>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	685b      	ldr	r3, [r3, #4]
 80027a6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027aa:	d003      	beq.n	80027b4 <HAL_DMA_Init+0xb4>
 80027ac:	219b      	movs	r1, #155	; 0x9b
 80027ae:	486c      	ldr	r0, [pc, #432]	; (8002960 <HAL_DMA_Init+0x260>)
 80027b0:	f7fe fd0c 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	689b      	ldr	r3, [r3, #8]
 80027b8:	2b40      	cmp	r3, #64	; 0x40
 80027ba:	d007      	beq.n	80027cc <HAL_DMA_Init+0xcc>
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d003      	beq.n	80027cc <HAL_DMA_Init+0xcc>
 80027c4:	219c      	movs	r1, #156	; 0x9c
 80027c6:	4866      	ldr	r0, [pc, #408]	; (8002960 <HAL_DMA_Init+0x260>)
 80027c8:	f7fe fd00 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	68db      	ldr	r3, [r3, #12]
 80027d0:	2b80      	cmp	r3, #128	; 0x80
 80027d2:	d007      	beq.n	80027e4 <HAL_DMA_Init+0xe4>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d003      	beq.n	80027e4 <HAL_DMA_Init+0xe4>
 80027dc:	219d      	movs	r1, #157	; 0x9d
 80027de:	4860      	ldr	r0, [pc, #384]	; (8002960 <HAL_DMA_Init+0x260>)
 80027e0:	f7fe fcf4 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	691b      	ldr	r3, [r3, #16]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d00d      	beq.n	8002808 <HAL_DMA_Init+0x108>
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027f4:	d008      	beq.n	8002808 <HAL_DMA_Init+0x108>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80027fe:	d003      	beq.n	8002808 <HAL_DMA_Init+0x108>
 8002800:	219e      	movs	r1, #158	; 0x9e
 8002802:	4857      	ldr	r0, [pc, #348]	; (8002960 <HAL_DMA_Init+0x260>)
 8002804:	f7fe fce2 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00d      	beq.n	800282c <HAL_DMA_Init+0x12c>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	695b      	ldr	r3, [r3, #20]
 8002814:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002818:	d008      	beq.n	800282c <HAL_DMA_Init+0x12c>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002822:	d003      	beq.n	800282c <HAL_DMA_Init+0x12c>
 8002824:	219f      	movs	r1, #159	; 0x9f
 8002826:	484e      	ldr	r0, [pc, #312]	; (8002960 <HAL_DMA_Init+0x260>)
 8002828:	f7fe fcd0 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	2b00      	cmp	r3, #0
 8002832:	d007      	beq.n	8002844 <HAL_DMA_Init+0x144>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	699b      	ldr	r3, [r3, #24]
 8002838:	2b20      	cmp	r3, #32
 800283a:	d003      	beq.n	8002844 <HAL_DMA_Init+0x144>
 800283c:	21a0      	movs	r1, #160	; 0xa0
 800283e:	4848      	ldr	r0, [pc, #288]	; (8002960 <HAL_DMA_Init+0x260>)
 8002840:	f7fe fcc4 	bl	80011cc <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	69db      	ldr	r3, [r3, #28]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d012      	beq.n	8002872 <HAL_DMA_Init+0x172>
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	69db      	ldr	r3, [r3, #28]
 8002850:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002854:	d00d      	beq.n	8002872 <HAL_DMA_Init+0x172>
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	69db      	ldr	r3, [r3, #28]
 800285a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800285e:	d008      	beq.n	8002872 <HAL_DMA_Init+0x172>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	69db      	ldr	r3, [r3, #28]
 8002864:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8002868:	d003      	beq.n	8002872 <HAL_DMA_Init+0x172>
 800286a:	21a1      	movs	r1, #161	; 0xa1
 800286c:	483c      	ldr	r0, [pc, #240]	; (8002960 <HAL_DMA_Init+0x260>)
 800286e:	f7fe fcad 	bl	80011cc <assert_failed>

#if defined (DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	461a      	mov	r2, r3
 8002878:	4b3a      	ldr	r3, [pc, #232]	; (8002964 <HAL_DMA_Init+0x264>)
 800287a:	429a      	cmp	r2, r3
 800287c:	d80f      	bhi.n	800289e <HAL_DMA_Init+0x19e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	461a      	mov	r2, r3
 8002884:	4b38      	ldr	r3, [pc, #224]	; (8002968 <HAL_DMA_Init+0x268>)
 8002886:	4413      	add	r3, r2
 8002888:	4a38      	ldr	r2, [pc, #224]	; (800296c <HAL_DMA_Init+0x26c>)
 800288a:	fba2 2303 	umull	r2, r3, r2, r3
 800288e:	091b      	lsrs	r3, r3, #4
 8002890:	009a      	lsls	r2, r3, #2
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a35      	ldr	r2, [pc, #212]	; (8002970 <HAL_DMA_Init+0x270>)
 800289a:	63da      	str	r2, [r3, #60]	; 0x3c
 800289c:	e00e      	b.n	80028bc <HAL_DMA_Init+0x1bc>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	461a      	mov	r2, r3
 80028a4:	4b33      	ldr	r3, [pc, #204]	; (8002974 <HAL_DMA_Init+0x274>)
 80028a6:	4413      	add	r3, r2
 80028a8:	4a30      	ldr	r2, [pc, #192]	; (800296c <HAL_DMA_Init+0x26c>)
 80028aa:	fba2 2303 	umull	r2, r3, r2, r3
 80028ae:	091b      	lsrs	r3, r3, #4
 80028b0:	009a      	lsls	r2, r3, #2
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4a2f      	ldr	r2, [pc, #188]	; (8002978 <HAL_DMA_Init+0x278>)
 80028ba:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2202      	movs	r2, #2
 80028c0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE   | DMA_CCR_PSIZE  |
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80028d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80028d6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC    | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80028e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	68db      	ldr	r3, [r3, #12]
 80028e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	695b      	ldr	r3, [r3, #20]
 80028f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002900:	68fa      	ldr	r2, [r7, #12]
 8002902:	4313      	orrs	r3, r2
 8002904:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	68fa      	ldr	r2, [r7, #12]
 800290c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2200      	movs	r2, #0
 8002912:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2201      	movs	r2, #1
 8002918:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002924:	2300      	movs	r3, #0
}
 8002926:	4618      	mov	r0, r3
 8002928:	3710      	adds	r7, #16
 800292a:	46bd      	mov	sp, r7
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	40026008 	.word	0x40026008
 8002934:	4002601c 	.word	0x4002601c
 8002938:	40026030 	.word	0x40026030
 800293c:	40026044 	.word	0x40026044
 8002940:	40026058 	.word	0x40026058
 8002944:	4002606c 	.word	0x4002606c
 8002948:	40026080 	.word	0x40026080
 800294c:	40026408 	.word	0x40026408
 8002950:	4002641c 	.word	0x4002641c
 8002954:	40026430 	.word	0x40026430
 8002958:	40026444 	.word	0x40026444
 800295c:	40026458 	.word	0x40026458
 8002960:	0800a25c 	.word	0x0800a25c
 8002964:	40026407 	.word	0x40026407
 8002968:	bffd9ff8 	.word	0xbffd9ff8
 800296c:	cccccccd 	.word	0xcccccccd
 8002970:	40026000 	.word	0x40026000
 8002974:	bffd9bf8 	.word	0xbffd9bf8
 8002978:	40026400 	.word	0x40026400

0800297c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
 8002988:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800298a:	2300      	movs	r3, #0
 800298c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_DMA_Start_IT+0x20>
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800299a:	d304      	bcc.n	80029a6 <HAL_DMA_Start_IT+0x2a>
 800299c:	f44f 71b5 	mov.w	r1, #362	; 0x16a
 80029a0:	482c      	ldr	r0, [pc, #176]	; (8002a54 <HAL_DMA_Start_IT+0xd8>)
 80029a2:	f7fe fc13 	bl	80011cc <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d101      	bne.n	80029b4 <HAL_DMA_Start_IT+0x38>
 80029b0:	2302      	movs	r3, #2
 80029b2:	e04b      	b.n	8002a4c <HAL_DMA_Start_IT+0xd0>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	2201      	movs	r2, #1
 80029b8:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029c2:	b2db      	uxtb	r3, r3
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d13a      	bne.n	8002a3e <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	2202      	movs	r2, #2
 80029cc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2200      	movs	r2, #0
 80029d4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f022 0201 	bic.w	r2, r2, #1
 80029e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80029e6:	683b      	ldr	r3, [r7, #0]
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	68b9      	ldr	r1, [r7, #8]
 80029ec:	68f8      	ldr	r0, [r7, #12]
 80029ee:	f000 f8e2 	bl	8002bb6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d008      	beq.n	8002a0c <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	681a      	ldr	r2, [r3, #0]
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f042 020e 	orr.w	r2, r2, #14
 8002a08:	601a      	str	r2, [r3, #0]
 8002a0a:	e00f      	b.n	8002a2c <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f022 0204 	bic.w	r2, r2, #4
 8002a1a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f042 020a 	orr.w	r2, r2, #10
 8002a2a:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f042 0201 	orr.w	r2, r2, #1
 8002a3a:	601a      	str	r2, [r3, #0]
 8002a3c:	e005      	b.n	8002a4a <HAL_DMA_Start_IT+0xce>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002a46:	2302      	movs	r3, #2
 8002a48:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002a4a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	0800a25c 	.word	0x0800a25c

08002a58 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a74:	f003 031c 	and.w	r3, r3, #28
 8002a78:	2204      	movs	r2, #4
 8002a7a:	409a      	lsls	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	4013      	ands	r3, r2
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d026      	beq.n	8002ad2 <HAL_DMA_IRQHandler+0x7a>
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	f003 0304 	and.w	r3, r3, #4
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d021      	beq.n	8002ad2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f003 0320 	and.w	r3, r3, #32
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d107      	bne.n	8002aac <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	681a      	ldr	r2, [r3, #0]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f022 0204 	bic.w	r2, r2, #4
 8002aaa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	f003 021c 	and.w	r2, r3, #28
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab8:	2104      	movs	r1, #4
 8002aba:	fa01 f202 	lsl.w	r2, r1, r2
 8002abe:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d071      	beq.n	8002bac <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002ad0:	e06c      	b.n	8002bac <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	f003 031c 	and.w	r3, r3, #28
 8002ada:	2202      	movs	r2, #2
 8002adc:	409a      	lsls	r2, r3
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d02e      	beq.n	8002b44 <HAL_DMA_IRQHandler+0xec>
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	f003 0302 	and.w	r3, r3, #2
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d029      	beq.n	8002b44 <HAL_DMA_IRQHandler+0xec>
  {
    
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0320 	and.w	r3, r3, #32
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d10b      	bne.n	8002b16 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	681a      	ldr	r2, [r3, #0]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f022 020a 	bic.w	r2, r2, #10
 8002b0c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1a:	f003 021c 	and.w	r2, r3, #28
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b22:	2102      	movs	r1, #2
 8002b24:	fa01 f202 	lsl.w	r2, r1, r2
 8002b28:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d038      	beq.n	8002bac <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b3e:	6878      	ldr	r0, [r7, #4]
 8002b40:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002b42:	e033      	b.n	8002bac <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b48:	f003 031c 	and.w	r3, r3, #28
 8002b4c:	2208      	movs	r2, #8
 8002b4e:	409a      	lsls	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	4013      	ands	r3, r2
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d02a      	beq.n	8002bae <HAL_DMA_IRQHandler+0x156>
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	f003 0308 	and.w	r3, r3, #8
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d025      	beq.n	8002bae <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681a      	ldr	r2, [r3, #0]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f022 020e 	bic.w	r2, r2, #14
 8002b70:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b76:	f003 021c 	and.w	r2, r3, #28
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b7e:	2101      	movs	r1, #1
 8002b80:	fa01 f202 	lsl.w	r2, r1, r2
 8002b84:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2201      	movs	r2, #1
 8002b8a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d004      	beq.n	8002bae <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ba8:	6878      	ldr	r0, [r7, #4]
 8002baa:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002bac:	bf00      	nop
 8002bae:	bf00      	nop
}
 8002bb0:	3710      	adds	r7, #16
 8002bb2:	46bd      	mov	sp, r7
 8002bb4:	bd80      	pop	{r7, pc}

08002bb6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	b085      	sub	sp, #20
 8002bba:	af00      	add	r7, sp, #0
 8002bbc:	60f8      	str	r0, [r7, #12]
 8002bbe:	60b9      	str	r1, [r7, #8]
 8002bc0:	607a      	str	r2, [r7, #4]
 8002bc2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc8:	f003 021c 	and.w	r2, r3, #28
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bd0:	2101      	movs	r1, #1
 8002bd2:	fa01 f202 	lsl.w	r2, r1, r2
 8002bd6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	2b10      	cmp	r3, #16
 8002be6:	d108      	bne.n	8002bfa <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	687a      	ldr	r2, [r7, #4]
 8002bee:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68ba      	ldr	r2, [r7, #8]
 8002bf6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002bf8:	e007      	b.n	8002c0a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68ba      	ldr	r2, [r7, #8]
 8002c00:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	60da      	str	r2, [r3, #12]
}
 8002c0a:	bf00      	nop
 8002c0c:	3714      	adds	r7, #20
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bc80      	pop	{r7}
 8002c12:	4770      	bx	lr

08002c14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b086      	sub	sp, #24
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002c22:	2300      	movs	r3, #0
 8002c24:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8002c26:	2300      	movs	r3, #0
 8002c28:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	4a3f      	ldr	r2, [pc, #252]	; (8002d2c <HAL_GPIO_Init+0x118>)
 8002c2e:	4293      	cmp	r3, r2
 8002c30:	d01f      	beq.n	8002c72 <HAL_GPIO_Init+0x5e>
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	4a3e      	ldr	r2, [pc, #248]	; (8002d30 <HAL_GPIO_Init+0x11c>)
 8002c36:	4293      	cmp	r3, r2
 8002c38:	d01b      	beq.n	8002c72 <HAL_GPIO_Init+0x5e>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	4a3d      	ldr	r2, [pc, #244]	; (8002d34 <HAL_GPIO_Init+0x120>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d017      	beq.n	8002c72 <HAL_GPIO_Init+0x5e>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4a3c      	ldr	r2, [pc, #240]	; (8002d38 <HAL_GPIO_Init+0x124>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d013      	beq.n	8002c72 <HAL_GPIO_Init+0x5e>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a3b      	ldr	r2, [pc, #236]	; (8002d3c <HAL_GPIO_Init+0x128>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d00f      	beq.n	8002c72 <HAL_GPIO_Init+0x5e>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	4a3a      	ldr	r2, [pc, #232]	; (8002d40 <HAL_GPIO_Init+0x12c>)
 8002c56:	4293      	cmp	r3, r2
 8002c58:	d00b      	beq.n	8002c72 <HAL_GPIO_Init+0x5e>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a39      	ldr	r2, [pc, #228]	; (8002d44 <HAL_GPIO_Init+0x130>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d007      	beq.n	8002c72 <HAL_GPIO_Init+0x5e>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a38      	ldr	r2, [pc, #224]	; (8002d48 <HAL_GPIO_Init+0x134>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d003      	beq.n	8002c72 <HAL_GPIO_Init+0x5e>
 8002c6a:	21b9      	movs	r1, #185	; 0xb9
 8002c6c:	4837      	ldr	r0, [pc, #220]	; (8002d4c <HAL_GPIO_Init+0x138>)
 8002c6e:	f7fe faad 	bl	80011cc <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d005      	beq.n	8002c88 <HAL_GPIO_Init+0x74>
 8002c7c:	683b      	ldr	r3, [r7, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	0c1b      	lsrs	r3, r3, #16
 8002c82:	041b      	lsls	r3, r3, #16
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d003      	beq.n	8002c90 <HAL_GPIO_Init+0x7c>
 8002c88:	21ba      	movs	r1, #186	; 0xba
 8002c8a:	4830      	ldr	r0, [pc, #192]	; (8002d4c <HAL_GPIO_Init+0x138>)
 8002c8c:	f7fe fa9e 	bl	80011cc <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d035      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	2b01      	cmp	r3, #1
 8002c9e:	d031      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	2b11      	cmp	r3, #17
 8002ca6:	d02d      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d029      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	2b12      	cmp	r3, #18
 8002cb6:	d025      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	4a24      	ldr	r2, [pc, #144]	; (8002d50 <HAL_GPIO_Init+0x13c>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d020      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	4a23      	ldr	r2, [pc, #140]	; (8002d54 <HAL_GPIO_Init+0x140>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d01b      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	4a21      	ldr	r2, [pc, #132]	; (8002d58 <HAL_GPIO_Init+0x144>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d016      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002cd6:	683b      	ldr	r3, [r7, #0]
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	4a20      	ldr	r2, [pc, #128]	; (8002d5c <HAL_GPIO_Init+0x148>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d011      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	4a1e      	ldr	r2, [pc, #120]	; (8002d60 <HAL_GPIO_Init+0x14c>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d00c      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	4a1d      	ldr	r2, [pc, #116]	; (8002d64 <HAL_GPIO_Init+0x150>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d007      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	2b03      	cmp	r3, #3
 8002cfa:	d003      	beq.n	8002d04 <HAL_GPIO_Init+0xf0>
 8002cfc:	21bb      	movs	r1, #187	; 0xbb
 8002cfe:	4813      	ldr	r0, [pc, #76]	; (8002d4c <HAL_GPIO_Init+0x138>)
 8002d00:	f7fe fa64 	bl	80011cc <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	f000 81e4 	beq.w	80030d6 <HAL_GPIO_Init+0x4c2>
 8002d0e:	683b      	ldr	r3, [r7, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	f000 81df 	beq.w	80030d6 <HAL_GPIO_Init+0x4c2>
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	689b      	ldr	r3, [r3, #8]
 8002d1c:	2b02      	cmp	r3, #2
 8002d1e:	f000 81da 	beq.w	80030d6 <HAL_GPIO_Init+0x4c2>
 8002d22:	21bc      	movs	r1, #188	; 0xbc
 8002d24:	4809      	ldr	r0, [pc, #36]	; (8002d4c <HAL_GPIO_Init+0x138>)
 8002d26:	f7fe fa51 	bl	80011cc <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8002d2a:	e1d4      	b.n	80030d6 <HAL_GPIO_Init+0x4c2>
 8002d2c:	40020000 	.word	0x40020000
 8002d30:	40020400 	.word	0x40020400
 8002d34:	40020800 	.word	0x40020800
 8002d38:	40020c00 	.word	0x40020c00
 8002d3c:	40021000 	.word	0x40021000
 8002d40:	40021800 	.word	0x40021800
 8002d44:	40021c00 	.word	0x40021c00
 8002d48:	40021400 	.word	0x40021400
 8002d4c:	0800a294 	.word	0x0800a294
 8002d50:	10110000 	.word	0x10110000
 8002d54:	10210000 	.word	0x10210000
 8002d58:	10310000 	.word	0x10310000
 8002d5c:	10120000 	.word	0x10120000
 8002d60:	10220000 	.word	0x10220000
 8002d64:	10320000 	.word	0x10320000
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	697b      	ldr	r3, [r7, #20]
 8002d70:	fa01 f303 	lsl.w	r3, r1, r3
 8002d74:	4013      	ands	r3, r2
 8002d76:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f000 81a8 	beq.w	80030d0 <HAL_GPIO_Init+0x4bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8002d80:	683b      	ldr	r3, [r7, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d003      	beq.n	8002d90 <HAL_GPIO_Init+0x17c>
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	2b12      	cmp	r3, #18
 8002d8e:	d14f      	bne.n	8002e30 <HAL_GPIO_Init+0x21c>
      {
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	4a92      	ldr	r2, [pc, #584]	; (8002fdc <HAL_GPIO_Init+0x3c8>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d01f      	beq.n	8002dd8 <HAL_GPIO_Init+0x1c4>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a91      	ldr	r2, [pc, #580]	; (8002fe0 <HAL_GPIO_Init+0x3cc>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d01b      	beq.n	8002dd8 <HAL_GPIO_Init+0x1c4>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	4a90      	ldr	r2, [pc, #576]	; (8002fe4 <HAL_GPIO_Init+0x3d0>)
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d017      	beq.n	8002dd8 <HAL_GPIO_Init+0x1c4>
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	4a8f      	ldr	r2, [pc, #572]	; (8002fe8 <HAL_GPIO_Init+0x3d4>)
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d013      	beq.n	8002dd8 <HAL_GPIO_Init+0x1c4>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	4a8e      	ldr	r2, [pc, #568]	; (8002fec <HAL_GPIO_Init+0x3d8>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d00f      	beq.n	8002dd8 <HAL_GPIO_Init+0x1c4>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	4a8d      	ldr	r2, [pc, #564]	; (8002ff0 <HAL_GPIO_Init+0x3dc>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d00b      	beq.n	8002dd8 <HAL_GPIO_Init+0x1c4>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	4a8c      	ldr	r2, [pc, #560]	; (8002ff4 <HAL_GPIO_Init+0x3e0>)
 8002dc4:	4293      	cmp	r3, r2
 8002dc6:	d007      	beq.n	8002dd8 <HAL_GPIO_Init+0x1c4>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	4a8b      	ldr	r2, [pc, #556]	; (8002ff8 <HAL_GPIO_Init+0x3e4>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d003      	beq.n	8002dd8 <HAL_GPIO_Init+0x1c4>
 8002dd0:	21cb      	movs	r1, #203	; 0xcb
 8002dd2:	488a      	ldr	r0, [pc, #552]	; (8002ffc <HAL_GPIO_Init+0x3e8>)
 8002dd4:	f7fe f9fa 	bl	80011cc <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	2b0f      	cmp	r3, #15
 8002dde:	d903      	bls.n	8002de8 <HAL_GPIO_Init+0x1d4>
 8002de0:	21cc      	movs	r1, #204	; 0xcc
 8002de2:	4886      	ldr	r0, [pc, #536]	; (8002ffc <HAL_GPIO_Init+0x3e8>)
 8002de4:	f7fe f9f2 	bl	80011cc <assert_failed>
        
        /* Configure Alternate function mapped with the current IO */ 
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	08da      	lsrs	r2, r3, #3
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	3208      	adds	r2, #8
 8002df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002df4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	220f      	movs	r2, #15
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	43db      	mvns	r3, r3
 8002e06:	693a      	ldr	r2, [r7, #16]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	691a      	ldr	r2, [r3, #16]
 8002e10:	697b      	ldr	r3, [r7, #20]
 8002e12:	f003 0307 	and.w	r3, r3, #7
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1c:	693a      	ldr	r2, [r7, #16]
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	08da      	lsrs	r2, r3, #3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	3208      	adds	r2, #8
 8002e2a:	6939      	ldr	r1, [r7, #16]
 8002e2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	2203      	movs	r2, #3
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43db      	mvns	r3, r3
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4013      	ands	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f003 0203 	and.w	r2, r3, #3
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	693a      	ldr	r2, [r7, #16]
 8002e62:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d00b      	beq.n	8002e84 <HAL_GPIO_Init+0x270>
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685b      	ldr	r3, [r3, #4]
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d007      	beq.n	8002e84 <HAL_GPIO_Init+0x270>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e78:	2b11      	cmp	r3, #17
 8002e7a:	d003      	beq.n	8002e84 <HAL_GPIO_Init+0x270>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b12      	cmp	r3, #18
 8002e82:	d144      	bne.n	8002f0e <HAL_GPIO_Init+0x2fa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	68db      	ldr	r3, [r3, #12]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00f      	beq.n	8002eac <HAL_GPIO_Init+0x298>
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d00b      	beq.n	8002eac <HAL_GPIO_Init+0x298>
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	2b02      	cmp	r3, #2
 8002e9a:	d007      	beq.n	8002eac <HAL_GPIO_Init+0x298>
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	2b03      	cmp	r3, #3
 8002ea2:	d003      	beq.n	8002eac <HAL_GPIO_Init+0x298>
 8002ea4:	21e1      	movs	r1, #225	; 0xe1
 8002ea6:	4855      	ldr	r0, [pc, #340]	; (8002ffc <HAL_GPIO_Init+0x3e8>)
 8002ea8:	f7fe f990 	bl	80011cc <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	2203      	movs	r2, #3
 8002eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebc:	43db      	mvns	r3, r3
 8002ebe:	693a      	ldr	r2, [r7, #16]
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002ec4:	683b      	ldr	r3, [r7, #0]
 8002ec6:	68da      	ldr	r2, [r3, #12]
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	005b      	lsls	r3, r3, #1
 8002ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed0:	693a      	ldr	r2, [r7, #16]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	693a      	ldr	r2, [r7, #16]
 8002eda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002ee2:	2201      	movs	r2, #1
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	43db      	mvns	r3, r3
 8002eec:	693a      	ldr	r2, [r7, #16]
 8002eee:	4013      	ands	r3, r2
 8002ef0:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	091b      	lsrs	r3, r3, #4
 8002ef8:	f003 0201 	and.w	r2, r3, #1
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	fa02 f303 	lsl.w	r3, r2, r3
 8002f02:	693a      	ldr	r2, [r7, #16]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	2203      	movs	r2, #3
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	693a      	ldr	r2, [r7, #16]
 8002f22:	4013      	ands	r3, r2
 8002f24:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	693a      	ldr	r2, [r7, #16]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f000 80c2 	beq.w	80030d0 <HAL_GPIO_Init+0x4bc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f4c:	4b2c      	ldr	r3, [pc, #176]	; (8003000 <HAL_GPIO_Init+0x3ec>)
 8002f4e:	6a1b      	ldr	r3, [r3, #32]
 8002f50:	4a2b      	ldr	r2, [pc, #172]	; (8003000 <HAL_GPIO_Init+0x3ec>)
 8002f52:	f043 0301 	orr.w	r3, r3, #1
 8002f56:	6213      	str	r3, [r2, #32]
 8002f58:	4b29      	ldr	r3, [pc, #164]	; (8003000 <HAL_GPIO_Init+0x3ec>)
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	60bb      	str	r3, [r7, #8]
 8002f62:	68bb      	ldr	r3, [r7, #8]
        
        temp = SYSCFG->EXTICR[position >> 2];
 8002f64:	4a27      	ldr	r2, [pc, #156]	; (8003004 <HAL_GPIO_Init+0x3f0>)
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	089b      	lsrs	r3, r3, #2
 8002f6a:	3302      	adds	r3, #2
 8002f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f70:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f003 0303 	and.w	r3, r3, #3
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	220f      	movs	r2, #15
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	4013      	ands	r3, r2
 8002f86:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a14      	ldr	r2, [pc, #80]	; (8002fdc <HAL_GPIO_Init+0x3c8>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d03b      	beq.n	8003008 <HAL_GPIO_Init+0x3f4>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a13      	ldr	r2, [pc, #76]	; (8002fe0 <HAL_GPIO_Init+0x3cc>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d01f      	beq.n	8002fd8 <HAL_GPIO_Init+0x3c4>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a12      	ldr	r2, [pc, #72]	; (8002fe4 <HAL_GPIO_Init+0x3d0>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d019      	beq.n	8002fd4 <HAL_GPIO_Init+0x3c0>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a11      	ldr	r2, [pc, #68]	; (8002fe8 <HAL_GPIO_Init+0x3d4>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d013      	beq.n	8002fd0 <HAL_GPIO_Init+0x3bc>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a10      	ldr	r2, [pc, #64]	; (8002fec <HAL_GPIO_Init+0x3d8>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d00d      	beq.n	8002fcc <HAL_GPIO_Init+0x3b8>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a11      	ldr	r2, [pc, #68]	; (8002ff8 <HAL_GPIO_Init+0x3e4>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d007      	beq.n	8002fc8 <HAL_GPIO_Init+0x3b4>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a0d      	ldr	r2, [pc, #52]	; (8002ff0 <HAL_GPIO_Init+0x3dc>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d101      	bne.n	8002fc4 <HAL_GPIO_Init+0x3b0>
 8002fc0:	2306      	movs	r3, #6
 8002fc2:	e022      	b.n	800300a <HAL_GPIO_Init+0x3f6>
 8002fc4:	2307      	movs	r3, #7
 8002fc6:	e020      	b.n	800300a <HAL_GPIO_Init+0x3f6>
 8002fc8:	2305      	movs	r3, #5
 8002fca:	e01e      	b.n	800300a <HAL_GPIO_Init+0x3f6>
 8002fcc:	2304      	movs	r3, #4
 8002fce:	e01c      	b.n	800300a <HAL_GPIO_Init+0x3f6>
 8002fd0:	2303      	movs	r3, #3
 8002fd2:	e01a      	b.n	800300a <HAL_GPIO_Init+0x3f6>
 8002fd4:	2302      	movs	r3, #2
 8002fd6:	e018      	b.n	800300a <HAL_GPIO_Init+0x3f6>
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e016      	b.n	800300a <HAL_GPIO_Init+0x3f6>
 8002fdc:	40020000 	.word	0x40020000
 8002fe0:	40020400 	.word	0x40020400
 8002fe4:	40020800 	.word	0x40020800
 8002fe8:	40020c00 	.word	0x40020c00
 8002fec:	40021000 	.word	0x40021000
 8002ff0:	40021800 	.word	0x40021800
 8002ff4:	40021c00 	.word	0x40021c00
 8002ff8:	40021400 	.word	0x40021400
 8002ffc:	0800a294 	.word	0x0800a294
 8003000:	40023800 	.word	0x40023800
 8003004:	40010000 	.word	0x40010000
 8003008:	2300      	movs	r3, #0
 800300a:	697a      	ldr	r2, [r7, #20]
 800300c:	f002 0203 	and.w	r2, r2, #3
 8003010:	0092      	lsls	r2, r2, #2
 8003012:	4093      	lsls	r3, r2
 8003014:	693a      	ldr	r2, [r7, #16]
 8003016:	4313      	orrs	r3, r2
 8003018:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 800301a:	4935      	ldr	r1, [pc, #212]	; (80030f0 <HAL_GPIO_Init+0x4dc>)
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	089b      	lsrs	r3, r3, #2
 8003020:	3302      	adds	r3, #2
 8003022:	693a      	ldr	r2, [r7, #16]
 8003024:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003028:	4b32      	ldr	r3, [pc, #200]	; (80030f4 <HAL_GPIO_Init+0x4e0>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	43db      	mvns	r3, r3
 8003032:	693a      	ldr	r2, [r7, #16]
 8003034:	4013      	ands	r3, r2
 8003036:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d003      	beq.n	800304c <HAL_GPIO_Init+0x438>
        {
          SET_BIT(temp, iocurrent); 
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	4313      	orrs	r3, r2
 800304a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800304c:	4a29      	ldr	r2, [pc, #164]	; (80030f4 <HAL_GPIO_Init+0x4e0>)
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003052:	4b28      	ldr	r3, [pc, #160]	; (80030f4 <HAL_GPIO_Init+0x4e0>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	43db      	mvns	r3, r3
 800305c:	693a      	ldr	r2, [r7, #16]
 800305e:	4013      	ands	r3, r2
 8003060:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <HAL_GPIO_Init+0x462>
        {
          SET_BIT(temp, iocurrent); 
 800306e:	693a      	ldr	r2, [r7, #16]
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	4313      	orrs	r3, r2
 8003074:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003076:	4a1f      	ldr	r2, [pc, #124]	; (80030f4 <HAL_GPIO_Init+0x4e0>)
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	6053      	str	r3, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800307c:	4b1d      	ldr	r3, [pc, #116]	; (80030f4 <HAL_GPIO_Init+0x4e0>)
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	43db      	mvns	r3, r3
 8003086:	693a      	ldr	r2, [r7, #16]
 8003088:	4013      	ands	r3, r2
 800308a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d003      	beq.n	80030a0 <HAL_GPIO_Init+0x48c>
        {
          SET_BIT(temp, iocurrent); 
 8003098:	693a      	ldr	r2, [r7, #16]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	4313      	orrs	r3, r2
 800309e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80030a0:	4a14      	ldr	r2, [pc, #80]	; (80030f4 <HAL_GPIO_Init+0x4e0>)
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030a6:	4b13      	ldr	r3, [pc, #76]	; (80030f4 <HAL_GPIO_Init+0x4e0>)
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	43db      	mvns	r3, r3
 80030b0:	693a      	ldr	r2, [r7, #16]
 80030b2:	4013      	ands	r3, r2
 80030b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_GPIO_Init+0x4b6>
        {
          SET_BIT(temp, iocurrent); 
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80030ca:	4a0a      	ldr	r2, [pc, #40]	; (80030f4 <HAL_GPIO_Init+0x4e0>)
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	3301      	adds	r3, #1
 80030d4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	fa22 f303 	lsr.w	r3, r2, r3
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f47f ae41 	bne.w	8002d68 <HAL_GPIO_Init+0x154>
  } 
}
 80030e6:	bf00      	nop
 80030e8:	3718      	adds	r7, #24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40010000 	.word	0x40010000
 80030f4:	40010400 	.word	0x40010400

080030f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	460b      	mov	r3, r1
 8003102:	807b      	strh	r3, [r7, #2]
 8003104:	4613      	mov	r3, r2
 8003106:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003108:	887b      	ldrh	r3, [r7, #2]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d004      	beq.n	8003118 <HAL_GPIO_WritePin+0x20>
 800310e:	887b      	ldrh	r3, [r7, #2]
 8003110:	0c1b      	lsrs	r3, r3, #16
 8003112:	041b      	lsls	r3, r3, #16
 8003114:	2b00      	cmp	r3, #0
 8003116:	d004      	beq.n	8003122 <HAL_GPIO_WritePin+0x2a>
 8003118:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 800311c:	480e      	ldr	r0, [pc, #56]	; (8003158 <HAL_GPIO_WritePin+0x60>)
 800311e:	f7fe f855 	bl	80011cc <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003122:	787b      	ldrb	r3, [r7, #1]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d007      	beq.n	8003138 <HAL_GPIO_WritePin+0x40>
 8003128:	787b      	ldrb	r3, [r7, #1]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d004      	beq.n	8003138 <HAL_GPIO_WritePin+0x40>
 800312e:	f240 11a5 	movw	r1, #421	; 0x1a5
 8003132:	4809      	ldr	r0, [pc, #36]	; (8003158 <HAL_GPIO_WritePin+0x60>)
 8003134:	f7fe f84a 	bl	80011cc <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8003138:	787b      	ldrb	r3, [r7, #1]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800313e:	887a      	ldrh	r2, [r7, #2]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8003144:	e003      	b.n	800314e <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8003146:	887b      	ldrh	r3, [r7, #2]
 8003148:	041a      	lsls	r2, r3, #16
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	619a      	str	r2, [r3, #24]
}
 800314e:	bf00      	nop
 8003150:	3708      	adds	r7, #8
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	0800a294 	.word	0x0800a294

0800315c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800315c:	b580      	push	{r7, lr}
 800315e:	b082      	sub	sp, #8
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8003166:	4b08      	ldr	r3, [pc, #32]	; (8003188 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003168:	695a      	ldr	r2, [r3, #20]
 800316a:	88fb      	ldrh	r3, [r7, #6]
 800316c:	4013      	ands	r3, r2
 800316e:	2b00      	cmp	r3, #0
 8003170:	d006      	beq.n	8003180 <HAL_GPIO_EXTI_IRQHandler+0x24>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003172:	4a05      	ldr	r2, [pc, #20]	; (8003188 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003174:	88fb      	ldrh	r3, [r7, #6]
 8003176:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003178:	88fb      	ldrh	r3, [r7, #6]
 800317a:	4618      	mov	r0, r3
 800317c:	f7fd fc00 	bl	8000980 <HAL_GPIO_EXTI_Callback>
  }
}
 8003180:	bf00      	nop
 8003182:	3708      	adds	r7, #8
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	40010400 	.word	0x40010400

0800318c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2b00      	cmp	r3, #0
 8003198:	d101      	bne.n	800319e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e19b      	b.n	80034d6 <HAL_I2C_Init+0x34a>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a98      	ldr	r2, [pc, #608]	; (8003404 <HAL_I2C_Init+0x278>)
 80031a4:	4293      	cmp	r3, r2
 80031a6:	d009      	beq.n	80031bc <HAL_I2C_Init+0x30>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	4a96      	ldr	r2, [pc, #600]	; (8003408 <HAL_I2C_Init+0x27c>)
 80031ae:	4293      	cmp	r3, r2
 80031b0:	d004      	beq.n	80031bc <HAL_I2C_Init+0x30>
 80031b2:	f240 11bb 	movw	r1, #443	; 0x1bb
 80031b6:	4895      	ldr	r0, [pc, #596]	; (800340c <HAL_I2C_Init+0x280>)
 80031b8:	f7fe f808 	bl	80011cc <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d004      	beq.n	80031ce <HAL_I2C_Init+0x42>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	4a91      	ldr	r2, [pc, #580]	; (8003410 <HAL_I2C_Init+0x284>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d904      	bls.n	80031d8 <HAL_I2C_Init+0x4c>
 80031ce:	f44f 71de 	mov.w	r1, #444	; 0x1bc
 80031d2:	488e      	ldr	r0, [pc, #568]	; (800340c <HAL_I2C_Init+0x280>)
 80031d4:	f7fd fffa 	bl	80011cc <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d009      	beq.n	80031f4 <HAL_I2C_Init+0x68>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80031e8:	d004      	beq.n	80031f4 <HAL_I2C_Init+0x68>
 80031ea:	f240 11bd 	movw	r1, #445	; 0x1bd
 80031ee:	4887      	ldr	r0, [pc, #540]	; (800340c <HAL_I2C_Init+0x280>)
 80031f0:	f7fd ffec 	bl	80011cc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031fc:	f023 0303 	bic.w	r3, r3, #3
 8003200:	2b00      	cmp	r3, #0
 8003202:	d004      	beq.n	800320e <HAL_I2C_Init+0x82>
 8003204:	f44f 71df 	mov.w	r1, #446	; 0x1be
 8003208:	4880      	ldr	r0, [pc, #512]	; (800340c <HAL_I2C_Init+0x280>)
 800320a:	f7fd ffdf 	bl	80011cc <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	691b      	ldr	r3, [r3, #16]
 8003212:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003216:	d009      	beq.n	800322c <HAL_I2C_Init+0xa0>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	691b      	ldr	r3, [r3, #16]
 800321c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003220:	d004      	beq.n	800322c <HAL_I2C_Init+0xa0>
 8003222:	f240 11bf 	movw	r1, #447	; 0x1bf
 8003226:	4879      	ldr	r0, [pc, #484]	; (800340c <HAL_I2C_Init+0x280>)
 8003228:	f7fd ffd0 	bl	80011cc <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	695b      	ldr	r3, [r3, #20]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d008      	beq.n	8003246 <HAL_I2C_Init+0xba>
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	695b      	ldr	r3, [r3, #20]
 8003238:	2b01      	cmp	r3, #1
 800323a:	d004      	beq.n	8003246 <HAL_I2C_Init+0xba>
 800323c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8003240:	4872      	ldr	r0, [pc, #456]	; (800340c <HAL_I2C_Init+0x280>)
 8003242:	f7fd ffc3 	bl	80011cc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	699b      	ldr	r3, [r3, #24]
 800324a:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 800324e:	2b00      	cmp	r3, #0
 8003250:	d004      	beq.n	800325c <HAL_I2C_Init+0xd0>
 8003252:	f240 11c1 	movw	r1, #449	; 0x1c1
 8003256:	486d      	ldr	r0, [pc, #436]	; (800340c <HAL_I2C_Init+0x280>)
 8003258:	f7fd ffb8 	bl	80011cc <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	69db      	ldr	r3, [r3, #28]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d008      	beq.n	8003276 <HAL_I2C_Init+0xea>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	2b40      	cmp	r3, #64	; 0x40
 800326a:	d004      	beq.n	8003276 <HAL_I2C_Init+0xea>
 800326c:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8003270:	4866      	ldr	r0, [pc, #408]	; (800340c <HAL_I2C_Init+0x280>)
 8003272:	f7fd ffab 	bl	80011cc <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a1b      	ldr	r3, [r3, #32]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d008      	beq.n	8003290 <HAL_I2C_Init+0x104>
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	2b80      	cmp	r3, #128	; 0x80
 8003284:	d004      	beq.n	8003290 <HAL_I2C_Init+0x104>
 8003286:	f240 11c3 	movw	r1, #451	; 0x1c3
 800328a:	4860      	ldr	r0, [pc, #384]	; (800340c <HAL_I2C_Init+0x280>)
 800328c:	f7fd ff9e 	bl	80011cc <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	d106      	bne.n	80032aa <HAL_I2C_Init+0x11e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	2200      	movs	r2, #0
 80032a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f7fd fec3 	bl	8001030 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2224      	movs	r2, #36	; 0x24
 80032ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f022 0201 	bic.w	r2, r2, #1
 80032c0:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80032c2:	f001 fdfd 	bl	8004ec0 <HAL_RCC_GetPCLK1Freq>
 80032c6:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	685b      	ldr	r3, [r3, #4]
 80032cc:	4a51      	ldr	r2, [pc, #324]	; (8003414 <HAL_I2C_Init+0x288>)
 80032ce:	4293      	cmp	r3, r2
 80032d0:	d807      	bhi.n	80032e2 <HAL_I2C_Init+0x156>
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	4a50      	ldr	r2, [pc, #320]	; (8003418 <HAL_I2C_Init+0x28c>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	bf94      	ite	ls
 80032da:	2301      	movls	r3, #1
 80032dc:	2300      	movhi	r3, #0
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	e006      	b.n	80032f0 <HAL_I2C_Init+0x164>
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	4a4d      	ldr	r2, [pc, #308]	; (800341c <HAL_I2C_Init+0x290>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	bf94      	ite	ls
 80032ea:	2301      	movls	r3, #1
 80032ec:	2300      	movhi	r3, #0
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d001      	beq.n	80032f8 <HAL_I2C_Init+0x16c>
  {
    return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e0ee      	b.n	80034d6 <HAL_I2C_Init+0x34a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	4a49      	ldr	r2, [pc, #292]	; (8003420 <HAL_I2C_Init+0x294>)
 80032fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003300:	0c9b      	lsrs	r3, r3, #18
 8003302:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68ba      	ldr	r2, [r7, #8]
 8003314:	430a      	orrs	r2, r1
 8003316:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	4a3b      	ldr	r2, [pc, #236]	; (8003414 <HAL_I2C_Init+0x288>)
 8003328:	4293      	cmp	r3, r2
 800332a:	d802      	bhi.n	8003332 <HAL_I2C_Init+0x1a6>
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	3301      	adds	r3, #1
 8003330:	e009      	b.n	8003346 <HAL_I2C_Init+0x1ba>
 8003332:	68bb      	ldr	r3, [r7, #8]
 8003334:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003338:	fb02 f303 	mul.w	r3, r2, r3
 800333c:	4a39      	ldr	r2, [pc, #228]	; (8003424 <HAL_I2C_Init+0x298>)
 800333e:	fba2 2303 	umull	r2, r3, r2, r3
 8003342:	099b      	lsrs	r3, r3, #6
 8003344:	3301      	adds	r3, #1
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	6812      	ldr	r2, [r2, #0]
 800334a:	430b      	orrs	r3, r1
 800334c:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	69db      	ldr	r3, [r3, #28]
 8003354:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003358:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	492c      	ldr	r1, [pc, #176]	; (8003414 <HAL_I2C_Init+0x288>)
 8003362:	428b      	cmp	r3, r1
 8003364:	d80d      	bhi.n	8003382 <HAL_I2C_Init+0x1f6>
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	1e59      	subs	r1, r3, #1
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	685b      	ldr	r3, [r3, #4]
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	fbb1 f3f3 	udiv	r3, r1, r3
 8003374:	3301      	adds	r3, #1
 8003376:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800337a:	2b04      	cmp	r3, #4
 800337c:	bf38      	it	cc
 800337e:	2304      	movcc	r3, #4
 8003380:	e062      	b.n	8003448 <HAL_I2C_Init+0x2bc>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	689b      	ldr	r3, [r3, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d111      	bne.n	80033ae <HAL_I2C_Init+0x222>
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	1e58      	subs	r0, r3, #1
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6859      	ldr	r1, [r3, #4]
 8003392:	460b      	mov	r3, r1
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	440b      	add	r3, r1
 8003398:	fbb0 f3f3 	udiv	r3, r0, r3
 800339c:	3301      	adds	r3, #1
 800339e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	bf0c      	ite	eq
 80033a6:	2301      	moveq	r3, #1
 80033a8:	2300      	movne	r3, #0
 80033aa:	b2db      	uxtb	r3, r3
 80033ac:	e012      	b.n	80033d4 <HAL_I2C_Init+0x248>
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	1e58      	subs	r0, r3, #1
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6859      	ldr	r1, [r3, #4]
 80033b6:	460b      	mov	r3, r1
 80033b8:	009b      	lsls	r3, r3, #2
 80033ba:	440b      	add	r3, r1
 80033bc:	0099      	lsls	r1, r3, #2
 80033be:	440b      	add	r3, r1
 80033c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80033c4:	3301      	adds	r3, #1
 80033c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	bf0c      	ite	eq
 80033ce:	2301      	moveq	r3, #1
 80033d0:	2300      	movne	r3, #0
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d001      	beq.n	80033dc <HAL_I2C_Init+0x250>
 80033d8:	2301      	movs	r3, #1
 80033da:	e035      	b.n	8003448 <HAL_I2C_Init+0x2bc>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d121      	bne.n	8003428 <HAL_I2C_Init+0x29c>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	1e58      	subs	r0, r3, #1
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6859      	ldr	r1, [r3, #4]
 80033ec:	460b      	mov	r3, r1
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	440b      	add	r3, r1
 80033f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80033f6:	3301      	adds	r3, #1
 80033f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80033fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003400:	e022      	b.n	8003448 <HAL_I2C_Init+0x2bc>
 8003402:	bf00      	nop
 8003404:	40005400 	.word	0x40005400
 8003408:	40005800 	.word	0x40005800
 800340c:	0800a2d0 	.word	0x0800a2d0
 8003410:	00061a80 	.word	0x00061a80
 8003414:	000186a0 	.word	0x000186a0
 8003418:	001e847f 	.word	0x001e847f
 800341c:	003d08ff 	.word	0x003d08ff
 8003420:	431bde83 	.word	0x431bde83
 8003424:	10624dd3 	.word	0x10624dd3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	1e58      	subs	r0, r3, #1
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6859      	ldr	r1, [r3, #4]
 8003430:	460b      	mov	r3, r1
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	440b      	add	r3, r1
 8003436:	0099      	lsls	r1, r3, #2
 8003438:	440b      	add	r3, r1
 800343a:	fbb0 f3f3 	udiv	r3, r0, r3
 800343e:	3301      	adds	r3, #1
 8003440:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003444:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003448:	6879      	ldr	r1, [r7, #4]
 800344a:	6809      	ldr	r1, [r1, #0]
 800344c:	4313      	orrs	r3, r2
 800344e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	69da      	ldr	r2, [r3, #28]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6a1b      	ldr	r3, [r3, #32]
 8003462:	431a      	orrs	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	430a      	orrs	r2, r1
 800346a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003476:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800347a:	687a      	ldr	r2, [r7, #4]
 800347c:	6911      	ldr	r1, [r2, #16]
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	68d2      	ldr	r2, [r2, #12]
 8003482:	4311      	orrs	r1, r2
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	6812      	ldr	r2, [r2, #0]
 8003488:	430b      	orrs	r3, r1
 800348a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	68db      	ldr	r3, [r3, #12]
 8003492:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	695a      	ldr	r2, [r3, #20]
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	699b      	ldr	r3, [r3, #24]
 800349e:	431a      	orrs	r2, r3
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	430a      	orrs	r2, r1
 80034a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0201 	orr.w	r2, r2, #1
 80034b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2200      	movs	r2, #0
 80034bc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2220      	movs	r2, #32
 80034c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	2200      	movs	r2, #0
 80034ca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2200      	movs	r2, #0
 80034d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80034d4:	2300      	movs	r3, #0
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3710      	adds	r7, #16
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop

080034e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b088      	sub	sp, #32
 80034e4:	af02      	add	r7, sp, #8
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	607a      	str	r2, [r7, #4]
 80034ea:	461a      	mov	r2, r3
 80034ec:	460b      	mov	r3, r1
 80034ee:	817b      	strh	r3, [r7, #10]
 80034f0:	4613      	mov	r3, r2
 80034f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80034f4:	f7fe faae 	bl	8001a54 <HAL_GetTick>
 80034f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003500:	b2db      	uxtb	r3, r3
 8003502:	2b20      	cmp	r3, #32
 8003504:	f040 80e0 	bne.w	80036c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003508:	697b      	ldr	r3, [r7, #20]
 800350a:	9300      	str	r3, [sp, #0]
 800350c:	2319      	movs	r3, #25
 800350e:	2201      	movs	r2, #1
 8003510:	4970      	ldr	r1, [pc, #448]	; (80036d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f000 fc5a 	bl	8003dcc <I2C_WaitOnFlagUntilTimeout>
 8003518:	4603      	mov	r3, r0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d001      	beq.n	8003522 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800351e:	2302      	movs	r3, #2
 8003520:	e0d3      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003528:	2b01      	cmp	r3, #1
 800352a:	d101      	bne.n	8003530 <HAL_I2C_Master_Transmit+0x50>
 800352c:	2302      	movs	r3, #2
 800352e:	e0cc      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2201      	movs	r2, #1
 8003534:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f003 0301 	and.w	r3, r3, #1
 8003542:	2b01      	cmp	r3, #1
 8003544:	d007      	beq.n	8003556 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f042 0201 	orr.w	r2, r2, #1
 8003554:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003564:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2221      	movs	r2, #33	; 0x21
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2210      	movs	r2, #16
 8003572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2200      	movs	r2, #0
 800357a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	893a      	ldrh	r2, [r7, #8]
 8003586:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	4a50      	ldr	r2, [pc, #320]	; (80036d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003596:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003598:	8979      	ldrh	r1, [r7, #10]
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	6a3a      	ldr	r2, [r7, #32]
 800359e:	68f8      	ldr	r0, [r7, #12]
 80035a0:	f000 face 	bl	8003b40 <I2C_MasterRequestWrite>
 80035a4:	4603      	mov	r3, r0
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d001      	beq.n	80035ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e08d      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ae:	2300      	movs	r3, #0
 80035b0:	613b      	str	r3, [r7, #16]
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	695b      	ldr	r3, [r3, #20]
 80035b8:	613b      	str	r3, [r7, #16]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	699b      	ldr	r3, [r3, #24]
 80035c0:	613b      	str	r3, [r7, #16]
 80035c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80035c4:	e066      	b.n	8003694 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c6:	697a      	ldr	r2, [r7, #20]
 80035c8:	6a39      	ldr	r1, [r7, #32]
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 fcd4 	bl	8003f78 <I2C_WaitOnTXEFlagUntilTimeout>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00d      	beq.n	80035f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d107      	bne.n	80035ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e06b      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f6:	781a      	ldrb	r2, [r3, #0]
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003602:	1c5a      	adds	r2, r3, #1
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800361a:	3b01      	subs	r3, #1
 800361c:	b29a      	uxth	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	f003 0304 	and.w	r3, r3, #4
 800362c:	2b04      	cmp	r3, #4
 800362e:	d11b      	bne.n	8003668 <HAL_I2C_Master_Transmit+0x188>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003634:	2b00      	cmp	r3, #0
 8003636:	d017      	beq.n	8003668 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363c:	781a      	ldrb	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003648:	1c5a      	adds	r2, r3, #1
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003652:	b29b      	uxth	r3, r3
 8003654:	3b01      	subs	r3, #1
 8003656:	b29a      	uxth	r2, r3
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003660:	3b01      	subs	r3, #1
 8003662:	b29a      	uxth	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	6a39      	ldr	r1, [r7, #32]
 800366c:	68f8      	ldr	r0, [r7, #12]
 800366e:	f000 fcc4 	bl	8003ffa <I2C_WaitOnBTFFlagUntilTimeout>
 8003672:	4603      	mov	r3, r0
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00d      	beq.n	8003694 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367c:	2b04      	cmp	r3, #4
 800367e:	d107      	bne.n	8003690 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800368e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e01a      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003698:	2b00      	cmp	r3, #0
 800369a:	d194      	bne.n	80035c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2220      	movs	r2, #32
 80036b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2200      	movs	r2, #0
 80036c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80036c4:	2300      	movs	r3, #0
 80036c6:	e000      	b.n	80036ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80036c8:	2302      	movs	r3, #2
  }
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	00100002 	.word	0x00100002
 80036d8:	ffff0000 	.word	0xffff0000

080036dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b08c      	sub	sp, #48	; 0x30
 80036e0:	af02      	add	r7, sp, #8
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	4608      	mov	r0, r1
 80036e6:	4611      	mov	r1, r2
 80036e8:	461a      	mov	r2, r3
 80036ea:	4603      	mov	r3, r0
 80036ec:	817b      	strh	r3, [r7, #10]
 80036ee:	460b      	mov	r3, r1
 80036f0:	813b      	strh	r3, [r7, #8]
 80036f2:	4613      	mov	r3, r2
 80036f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80036f6:	f7fe f9ad 	bl	8001a54 <HAL_GetTick>
 80036fa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80036fc:	88fb      	ldrh	r3, [r7, #6]
 80036fe:	2b01      	cmp	r3, #1
 8003700:	d007      	beq.n	8003712 <HAL_I2C_Mem_Read+0x36>
 8003702:	88fb      	ldrh	r3, [r7, #6]
 8003704:	2b10      	cmp	r3, #16
 8003706:	d004      	beq.n	8003712 <HAL_I2C_Mem_Read+0x36>
 8003708:	f44f 611e 	mov.w	r1, #2528	; 0x9e0
 800370c:	4881      	ldr	r0, [pc, #516]	; (8003914 <HAL_I2C_Mem_Read+0x238>)
 800370e:	f7fd fd5d 	bl	80011cc <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003718:	b2db      	uxtb	r3, r3
 800371a:	2b20      	cmp	r3, #32
 800371c:	f040 8209 	bne.w	8003b32 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003722:	9300      	str	r3, [sp, #0]
 8003724:	2319      	movs	r3, #25
 8003726:	2201      	movs	r2, #1
 8003728:	497b      	ldr	r1, [pc, #492]	; (8003918 <HAL_I2C_Mem_Read+0x23c>)
 800372a:	68f8      	ldr	r0, [r7, #12]
 800372c:	f000 fb4e 	bl	8003dcc <I2C_WaitOnFlagUntilTimeout>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 8003736:	2302      	movs	r3, #2
 8003738:	e1fc      	b.n	8003b34 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003740:	2b01      	cmp	r3, #1
 8003742:	d101      	bne.n	8003748 <HAL_I2C_Mem_Read+0x6c>
 8003744:	2302      	movs	r3, #2
 8003746:	e1f5      	b.n	8003b34 <HAL_I2C_Mem_Read+0x458>
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	2201      	movs	r2, #1
 800374c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b01      	cmp	r3, #1
 800375c:	d007      	beq.n	800376e <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f042 0201 	orr.w	r2, r2, #1
 800376c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800377c:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2222      	movs	r2, #34	; 0x22
 8003782:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2240      	movs	r2, #64	; 0x40
 800378a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003798:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800379e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	4a5b      	ldr	r2, [pc, #364]	; (800391c <HAL_I2C_Mem_Read+0x240>)
 80037ae:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80037b0:	88f8      	ldrh	r0, [r7, #6]
 80037b2:	893a      	ldrh	r2, [r7, #8]
 80037b4:	8979      	ldrh	r1, [r7, #10]
 80037b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b8:	9301      	str	r3, [sp, #4]
 80037ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037bc:	9300      	str	r3, [sp, #0]
 80037be:	4603      	mov	r3, r0
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f000 fa33 	bl	8003c2c <I2C_RequestMemoryRead>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d001      	beq.n	80037d0 <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e1b1      	b.n	8003b34 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d113      	bne.n	8003800 <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037d8:	2300      	movs	r3, #0
 80037da:	623b      	str	r3, [r7, #32]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	623b      	str	r3, [r7, #32]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	623b      	str	r3, [r7, #32]
 80037ec:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037fc:	601a      	str	r2, [r3, #0]
 80037fe:	e185      	b.n	8003b0c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003804:	2b01      	cmp	r3, #1
 8003806:	d11b      	bne.n	8003840 <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003816:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003818:	2300      	movs	r3, #0
 800381a:	61fb      	str	r3, [r7, #28]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	695b      	ldr	r3, [r3, #20]
 8003822:	61fb      	str	r3, [r7, #28]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	61fb      	str	r3, [r7, #28]
 800382c:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800383c:	601a      	str	r2, [r3, #0]
 800383e:	e165      	b.n	8003b0c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003844:	2b02      	cmp	r3, #2
 8003846:	d11b      	bne.n	8003880 <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003856:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003866:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003868:	2300      	movs	r3, #0
 800386a:	61bb      	str	r3, [r7, #24]
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	695b      	ldr	r3, [r3, #20]
 8003872:	61bb      	str	r3, [r7, #24]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	699b      	ldr	r3, [r3, #24]
 800387a:	61bb      	str	r3, [r7, #24]
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	e145      	b.n	8003b0c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003880:	2300      	movs	r3, #0
 8003882:	617b      	str	r3, [r7, #20]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	617b      	str	r3, [r7, #20]
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	617b      	str	r3, [r7, #20]
 8003894:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003896:	e139      	b.n	8003b0c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800389c:	2b03      	cmp	r3, #3
 800389e:	f200 80f2 	bhi.w	8003a86 <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038a6:	2b01      	cmp	r3, #1
 80038a8:	d123      	bne.n	80038f2 <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038ac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80038ae:	68f8      	ldr	r0, [r7, #12]
 80038b0:	f000 fbe4 	bl	800407c <I2C_WaitOnRXNEFlagUntilTimeout>
 80038b4:	4603      	mov	r3, r0
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d001      	beq.n	80038be <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e13a      	b.n	8003b34 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	691a      	ldr	r2, [r3, #16]
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c8:	b2d2      	uxtb	r2, r2
 80038ca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d0:	1c5a      	adds	r2, r3, #1
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038da:	3b01      	subs	r3, #1
 80038dc:	b29a      	uxth	r2, r3
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038e6:	b29b      	uxth	r3, r3
 80038e8:	3b01      	subs	r3, #1
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80038f0:	e10c      	b.n	8003b0c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f6:	2b02      	cmp	r3, #2
 80038f8:	d14f      	bne.n	800399a <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003900:	2200      	movs	r2, #0
 8003902:	4907      	ldr	r1, [pc, #28]	; (8003920 <HAL_I2C_Mem_Read+0x244>)
 8003904:	68f8      	ldr	r0, [r7, #12]
 8003906:	f000 fa61 	bl	8003dcc <I2C_WaitOnFlagUntilTimeout>
 800390a:	4603      	mov	r3, r0
 800390c:	2b00      	cmp	r3, #0
 800390e:	d009      	beq.n	8003924 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e10f      	b.n	8003b34 <HAL_I2C_Mem_Read+0x458>
 8003914:	0800a2d0 	.word	0x0800a2d0
 8003918:	00100002 	.word	0x00100002
 800391c:	ffff0000 	.word	0xffff0000
 8003920:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	681a      	ldr	r2, [r3, #0]
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003932:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	691a      	ldr	r2, [r3, #16]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393e:	b2d2      	uxtb	r2, r2
 8003940:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003946:	1c5a      	adds	r2, r3, #1
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003950:	3b01      	subs	r3, #1
 8003952:	b29a      	uxth	r2, r3
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800395c:	b29b      	uxth	r3, r3
 800395e:	3b01      	subs	r3, #1
 8003960:	b29a      	uxth	r2, r3
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	691a      	ldr	r2, [r3, #16]
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003970:	b2d2      	uxtb	r2, r2
 8003972:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003978:	1c5a      	adds	r2, r3, #1
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003982:	3b01      	subs	r3, #1
 8003984:	b29a      	uxth	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398e:	b29b      	uxth	r3, r3
 8003990:	3b01      	subs	r3, #1
 8003992:	b29a      	uxth	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003998:	e0b8      	b.n	8003b0c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800399a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800399c:	9300      	str	r3, [sp, #0]
 800399e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039a0:	2200      	movs	r2, #0
 80039a2:	4966      	ldr	r1, [pc, #408]	; (8003b3c <HAL_I2C_Mem_Read+0x460>)
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 fa11 	bl	8003dcc <I2C_WaitOnFlagUntilTimeout>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e0bf      	b.n	8003b34 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	691a      	ldr	r2, [r3, #16]
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ce:	b2d2      	uxtb	r2, r2
 80039d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039d6:	1c5a      	adds	r2, r3, #1
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	3b01      	subs	r3, #1
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80039f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f8:	9300      	str	r3, [sp, #0]
 80039fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039fc:	2200      	movs	r2, #0
 80039fe:	494f      	ldr	r1, [pc, #316]	; (8003b3c <HAL_I2C_Mem_Read+0x460>)
 8003a00:	68f8      	ldr	r0, [r7, #12]
 8003a02:	f000 f9e3 	bl	8003dcc <I2C_WaitOnFlagUntilTimeout>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d001      	beq.n	8003a10 <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e091      	b.n	8003b34 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	691a      	ldr	r2, [r3, #16]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a2a:	b2d2      	uxtb	r2, r2
 8003a2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a32:	1c5a      	adds	r2, r3, #1
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	b29a      	uxth	r2, r3
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	3b01      	subs	r3, #1
 8003a4c:	b29a      	uxth	r2, r3
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	691a      	ldr	r2, [r3, #16]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5c:	b2d2      	uxtb	r2, r2
 8003a5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a64:	1c5a      	adds	r2, r3, #1
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a6e:	3b01      	subs	r3, #1
 8003a70:	b29a      	uxth	r2, r3
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	3b01      	subs	r3, #1
 8003a7e:	b29a      	uxth	r2, r3
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003a84:	e042      	b.n	8003b0c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a88:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003a8a:	68f8      	ldr	r0, [r7, #12]
 8003a8c:	f000 faf6 	bl	800407c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003a90:	4603      	mov	r3, r0
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d001      	beq.n	8003a9a <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e04c      	b.n	8003b34 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	691a      	ldr	r2, [r3, #16]
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aa4:	b2d2      	uxtb	r2, r2
 8003aa6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aac:	1c5a      	adds	r2, r3, #1
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	b29a      	uxth	r2, r3
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ac2:	b29b      	uxth	r3, r3
 8003ac4:	3b01      	subs	r3, #1
 8003ac6:	b29a      	uxth	r2, r3
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	f003 0304 	and.w	r3, r3, #4
 8003ad6:	2b04      	cmp	r3, #4
 8003ad8:	d118      	bne.n	8003b0c <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	691a      	ldr	r2, [r3, #16]
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae4:	b2d2      	uxtb	r2, r2
 8003ae6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aec:	1c5a      	adds	r2, r3, #1
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003af6:	3b01      	subs	r3, #1
 8003af8:	b29a      	uxth	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b02:	b29b      	uxth	r3, r3
 8003b04:	3b01      	subs	r3, #1
 8003b06:	b29a      	uxth	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	f47f aec1 	bne.w	8003898 <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	e000      	b.n	8003b34 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003b32:	2302      	movs	r3, #2
  }
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	3728      	adds	r7, #40	; 0x28
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}
 8003b3c:	00010004 	.word	0x00010004

08003b40 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b088      	sub	sp, #32
 8003b44:	af02      	add	r7, sp, #8
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	607a      	str	r2, [r7, #4]
 8003b4a:	603b      	str	r3, [r7, #0]
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b54:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	2b08      	cmp	r3, #8
 8003b5a:	d006      	beq.n	8003b6a <I2C_MasterRequestWrite+0x2a>
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d003      	beq.n	8003b6a <I2C_MasterRequestWrite+0x2a>
 8003b62:	697b      	ldr	r3, [r7, #20]
 8003b64:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b68:	d108      	bne.n	8003b7c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b78:	601a      	str	r2, [r3, #0]
 8003b7a:	e00b      	b.n	8003b94 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b80:	2b12      	cmp	r3, #18
 8003b82:	d107      	bne.n	8003b94 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b92:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	9300      	str	r3, [sp, #0]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ba0:	68f8      	ldr	r0, [r7, #12]
 8003ba2:	f000 f913 	bl	8003dcc <I2C_WaitOnFlagUntilTimeout>
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d001      	beq.n	8003bb0 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8003bac:	2301      	movs	r3, #1
 8003bae:	e035      	b.n	8003c1c <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	691b      	ldr	r3, [r3, #16]
 8003bb4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003bb8:	d108      	bne.n	8003bcc <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003bba:	897b      	ldrh	r3, [r7, #10]
 8003bbc:	b2db      	uxtb	r3, r3
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003bc8:	611a      	str	r2, [r3, #16]
 8003bca:	e01b      	b.n	8003c04 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003bcc:	897b      	ldrh	r3, [r7, #10]
 8003bce:	11db      	asrs	r3, r3, #7
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	f003 0306 	and.w	r3, r3, #6
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	f063 030f 	orn	r3, r3, #15
 8003bdc:	b2da      	uxtb	r2, r3
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	490e      	ldr	r1, [pc, #56]	; (8003c24 <I2C_MasterRequestWrite+0xe4>)
 8003bea:	68f8      	ldr	r0, [r7, #12]
 8003bec:	f000 f945 	bl	8003e7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8003bf6:	2301      	movs	r3, #1
 8003bf8:	e010      	b.n	8003c1c <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003bfa:	897b      	ldrh	r3, [r7, #10]
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	687a      	ldr	r2, [r7, #4]
 8003c08:	4907      	ldr	r1, [pc, #28]	; (8003c28 <I2C_MasterRequestWrite+0xe8>)
 8003c0a:	68f8      	ldr	r0, [r7, #12]
 8003c0c:	f000 f935 	bl	8003e7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c10:	4603      	mov	r3, r0
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d001      	beq.n	8003c1a <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e000      	b.n	8003c1c <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3718      	adds	r7, #24
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}
 8003c24:	00010008 	.word	0x00010008
 8003c28:	00010002 	.word	0x00010002

08003c2c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	af02      	add	r7, sp, #8
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	4608      	mov	r0, r1
 8003c36:	4611      	mov	r1, r2
 8003c38:	461a      	mov	r2, r3
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	817b      	strh	r3, [r7, #10]
 8003c3e:	460b      	mov	r3, r1
 8003c40:	813b      	strh	r3, [r7, #8]
 8003c42:	4613      	mov	r3, r2
 8003c44:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003c54:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c64:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c68:	9300      	str	r3, [sp, #0]
 8003c6a:	6a3b      	ldr	r3, [r7, #32]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003c72:	68f8      	ldr	r0, [r7, #12]
 8003c74:	f000 f8aa 	bl	8003dcc <I2C_WaitOnFlagUntilTimeout>
 8003c78:	4603      	mov	r3, r0
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d001      	beq.n	8003c82 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e09e      	b.n	8003dc0 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003c82:	897b      	ldrh	r3, [r7, #10]
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	461a      	mov	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003c90:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c94:	6a3a      	ldr	r2, [r7, #32]
 8003c96:	494c      	ldr	r1, [pc, #304]	; (8003dc8 <I2C_RequestMemoryRead+0x19c>)
 8003c98:	68f8      	ldr	r0, [r7, #12]
 8003c9a:	f000 f8ee 	bl	8003e7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d001      	beq.n	8003ca8 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e08b      	b.n	8003dc0 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ca8:	2300      	movs	r3, #0
 8003caa:	617b      	str	r3, [r7, #20]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	617b      	str	r3, [r7, #20]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	617b      	str	r3, [r7, #20]
 8003cbc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cc0:	6a39      	ldr	r1, [r7, #32]
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 f958 	bl	8003f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d00d      	beq.n	8003cea <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	d107      	bne.n	8003ce6 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ce4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e06a      	b.n	8003dc0 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003cea:	88fb      	ldrh	r3, [r7, #6]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d105      	bne.n	8003cfc <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003cf0:	893b      	ldrh	r3, [r7, #8]
 8003cf2:	b2da      	uxtb	r2, r3
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	611a      	str	r2, [r3, #16]
 8003cfa:	e021      	b.n	8003d40 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003cfc:	893b      	ldrh	r3, [r7, #8]
 8003cfe:	0a1b      	lsrs	r3, r3, #8
 8003d00:	b29b      	uxth	r3, r3
 8003d02:	b2da      	uxtb	r2, r3
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d0c:	6a39      	ldr	r1, [r7, #32]
 8003d0e:	68f8      	ldr	r0, [r7, #12]
 8003d10:	f000 f932 	bl	8003f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00d      	beq.n	8003d36 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d107      	bne.n	8003d32 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d30:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e044      	b.n	8003dc0 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d36:	893b      	ldrh	r3, [r7, #8]
 8003d38:	b2da      	uxtb	r2, r3
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d42:	6a39      	ldr	r1, [r7, #32]
 8003d44:	68f8      	ldr	r0, [r7, #12]
 8003d46:	f000 f917 	bl	8003f78 <I2C_WaitOnTXEFlagUntilTimeout>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d00d      	beq.n	8003d6c <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d54:	2b04      	cmp	r3, #4
 8003d56:	d107      	bne.n	8003d68 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d66:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e029      	b.n	8003dc0 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d7a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d7e:	9300      	str	r3, [sp, #0]
 8003d80:	6a3b      	ldr	r3, [r7, #32]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d88:	68f8      	ldr	r0, [r7, #12]
 8003d8a:	f000 f81f 	bl	8003dcc <I2C_WaitOnFlagUntilTimeout>
 8003d8e:	4603      	mov	r3, r0
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d001      	beq.n	8003d98 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e013      	b.n	8003dc0 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003d98:	897b      	ldrh	r3, [r7, #10]
 8003d9a:	b2db      	uxtb	r3, r3
 8003d9c:	f043 0301 	orr.w	r3, r3, #1
 8003da0:	b2da      	uxtb	r2, r3
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003daa:	6a3a      	ldr	r2, [r7, #32]
 8003dac:	4906      	ldr	r1, [pc, #24]	; (8003dc8 <I2C_RequestMemoryRead+0x19c>)
 8003dae:	68f8      	ldr	r0, [r7, #12]
 8003db0:	f000 f863 	bl	8003e7a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d001      	beq.n	8003dbe <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	e000      	b.n	8003dc0 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	3718      	adds	r7, #24
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	00010002 	.word	0x00010002

08003dcc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	603b      	str	r3, [r7, #0]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ddc:	e025      	b.n	8003e2a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003de4:	d021      	beq.n	8003e2a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003de6:	f7fd fe35 	bl	8001a54 <HAL_GetTick>
 8003dea:	4602      	mov	r2, r0
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	1ad3      	subs	r3, r2, r3
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d302      	bcc.n	8003dfc <I2C_WaitOnFlagUntilTimeout+0x30>
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d116      	bne.n	8003e2a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2220      	movs	r2, #32
 8003e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	f043 0220 	orr.w	r2, r3, #32
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e023      	b.n	8003e72 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	0c1b      	lsrs	r3, r3, #16
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d10d      	bne.n	8003e50 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	43da      	mvns	r2, r3
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	4013      	ands	r3, r2
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	bf0c      	ite	eq
 8003e46:	2301      	moveq	r3, #1
 8003e48:	2300      	movne	r3, #0
 8003e4a:	b2db      	uxtb	r3, r3
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	e00c      	b.n	8003e6a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	699b      	ldr	r3, [r3, #24]
 8003e56:	43da      	mvns	r2, r3
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	b29b      	uxth	r3, r3
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	bf0c      	ite	eq
 8003e62:	2301      	moveq	r3, #1
 8003e64:	2300      	movne	r3, #0
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	461a      	mov	r2, r3
 8003e6a:	79fb      	ldrb	r3, [r7, #7]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d0b6      	beq.n	8003dde <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b084      	sub	sp, #16
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	60f8      	str	r0, [r7, #12]
 8003e82:	60b9      	str	r1, [r7, #8]
 8003e84:	607a      	str	r2, [r7, #4]
 8003e86:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e88:	e051      	b.n	8003f2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e98:	d123      	bne.n	8003ee2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ea8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003eb2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	f043 0204 	orr.w	r2, r3, #4
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e046      	b.n	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ee8:	d021      	beq.n	8003f2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eea:	f7fd fdb3 	bl	8001a54 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d302      	bcc.n	8003f00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d116      	bne.n	8003f2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	2200      	movs	r2, #0
 8003f04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2220      	movs	r2, #32
 8003f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1a:	f043 0220 	orr.w	r2, r3, #32
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e020      	b.n	8003f70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	0c1b      	lsrs	r3, r3, #16
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	2b01      	cmp	r3, #1
 8003f36:	d10c      	bne.n	8003f52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	695b      	ldr	r3, [r3, #20]
 8003f3e:	43da      	mvns	r2, r3
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	4013      	ands	r3, r2
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	bf14      	ite	ne
 8003f4a:	2301      	movne	r3, #1
 8003f4c:	2300      	moveq	r3, #0
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	e00b      	b.n	8003f6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	699b      	ldr	r3, [r3, #24]
 8003f58:	43da      	mvns	r2, r3
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	bf14      	ite	ne
 8003f64:	2301      	movne	r3, #1
 8003f66:	2300      	moveq	r3, #0
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d18d      	bne.n	8003e8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003f6e:	2300      	movs	r3, #0
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3710      	adds	r7, #16
 8003f74:	46bd      	mov	sp, r7
 8003f76:	bd80      	pop	{r7, pc}

08003f78 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b084      	sub	sp, #16
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	60f8      	str	r0, [r7, #12]
 8003f80:	60b9      	str	r1, [r7, #8]
 8003f82:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f84:	e02d      	b.n	8003fe2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f000 f8ce 	bl	8004128 <I2C_IsAcknowledgeFailed>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d001      	beq.n	8003f96 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e02d      	b.n	8003ff2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f9c:	d021      	beq.n	8003fe2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f9e:	f7fd fd59 	bl	8001a54 <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	68ba      	ldr	r2, [r7, #8]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d302      	bcc.n	8003fb4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d116      	bne.n	8003fe2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2220      	movs	r2, #32
 8003fbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fce:	f043 0220 	orr.w	r2, r3, #32
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e007      	b.n	8003ff2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	695b      	ldr	r3, [r3, #20]
 8003fe8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fec:	2b80      	cmp	r3, #128	; 0x80
 8003fee:	d1ca      	bne.n	8003f86 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3710      	adds	r7, #16
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bd80      	pop	{r7, pc}

08003ffa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ffa:	b580      	push	{r7, lr}
 8003ffc:	b084      	sub	sp, #16
 8003ffe:	af00      	add	r7, sp, #0
 8004000:	60f8      	str	r0, [r7, #12]
 8004002:	60b9      	str	r1, [r7, #8]
 8004004:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004006:	e02d      	b.n	8004064 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004008:	68f8      	ldr	r0, [r7, #12]
 800400a:	f000 f88d 	bl	8004128 <I2C_IsAcknowledgeFailed>
 800400e:	4603      	mov	r3, r0
 8004010:	2b00      	cmp	r3, #0
 8004012:	d001      	beq.n	8004018 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	e02d      	b.n	8004074 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800401e:	d021      	beq.n	8004064 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004020:	f7fd fd18 	bl	8001a54 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	68ba      	ldr	r2, [r7, #8]
 800402c:	429a      	cmp	r2, r3
 800402e:	d302      	bcc.n	8004036 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d116      	bne.n	8004064 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2200      	movs	r2, #0
 800403a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2220      	movs	r2, #32
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	2200      	movs	r2, #0
 8004048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004050:	f043 0220 	orr.w	r2, r3, #32
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e007      	b.n	8004074 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	695b      	ldr	r3, [r3, #20]
 800406a:	f003 0304 	and.w	r3, r3, #4
 800406e:	2b04      	cmp	r3, #4
 8004070:	d1ca      	bne.n	8004008 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3710      	adds	r7, #16
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004088:	e042      	b.n	8004110 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	695b      	ldr	r3, [r3, #20]
 8004090:	f003 0310 	and.w	r3, r3, #16
 8004094:	2b10      	cmp	r3, #16
 8004096:	d119      	bne.n	80040cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f06f 0210 	mvn.w	r2, #16
 80040a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	2200      	movs	r2, #0
 80040a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2220      	movs	r2, #32
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80040c8:	2301      	movs	r3, #1
 80040ca:	e029      	b.n	8004120 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80040cc:	f7fd fcc2 	bl	8001a54 <HAL_GetTick>
 80040d0:	4602      	mov	r2, r0
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	68ba      	ldr	r2, [r7, #8]
 80040d8:	429a      	cmp	r2, r3
 80040da:	d302      	bcc.n	80040e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d116      	bne.n	8004110 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2220      	movs	r2, #32
 80040ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fc:	f043 0220 	orr.w	r2, r3, #32
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800410c:	2301      	movs	r3, #1
 800410e:	e007      	b.n	8004120 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	695b      	ldr	r3, [r3, #20]
 8004116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800411a:	2b40      	cmp	r3, #64	; 0x40
 800411c:	d1b5      	bne.n	800408a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800411e:	2300      	movs	r3, #0
}
 8004120:	4618      	mov	r0, r3
 8004122:	3710      	adds	r7, #16
 8004124:	46bd      	mov	sp, r7
 8004126:	bd80      	pop	{r7, pc}

08004128 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800413a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800413e:	d11b      	bne.n	8004178 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004148:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2220      	movs	r2, #32
 8004154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004164:	f043 0204 	orr.w	r2, r3, #4
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e000      	b.n	800417a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	370c      	adds	r7, #12
 800417e:	46bd      	mov	sp, r7
 8004180:	bc80      	pop	{r7}
 8004182:	4770      	bx	lr

08004184 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b088      	sub	sp, #32
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d102      	bne.n	8004198 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	f000 bc6c 	b.w	8004a70 <HAL_RCC_OscConfig+0x8ec>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d022      	beq.n	80041e6 <HAL_RCC_OscConfig+0x62>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f003 0301 	and.w	r3, r3, #1
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d11c      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d116      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f003 0308 	and.w	r3, r3, #8
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d110      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10a      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 0310 	and.w	r3, r3, #16
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d104      	bne.n	80041e6 <HAL_RCC_OscConfig+0x62>
 80041dc:	f44f 71a8 	mov.w	r1, #336	; 0x150
 80041e0:	4897      	ldr	r0, [pc, #604]	; (8004440 <HAL_RCC_OscConfig+0x2bc>)
 80041e2:	f7fc fff3 	bl	80011cc <assert_failed>

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80041e6:	4b97      	ldr	r3, [pc, #604]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	f003 030c 	and.w	r3, r3, #12
 80041ee:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80041f0:	4b94      	ldr	r3, [pc, #592]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041f8:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f003 0301 	and.w	r3, r3, #1
 8004202:	2b00      	cmp	r3, #0
 8004204:	f000 808e 	beq.w	8004324 <HAL_RCC_OscConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d00c      	beq.n	800422a <HAL_RCC_OscConfig+0xa6>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	2b01      	cmp	r3, #1
 8004216:	d008      	beq.n	800422a <HAL_RCC_OscConfig+0xa6>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	2b05      	cmp	r3, #5
 800421e:	d004      	beq.n	800422a <HAL_RCC_OscConfig+0xa6>
 8004220:	f240 1159 	movw	r1, #345	; 0x159
 8004224:	4886      	ldr	r0, [pc, #536]	; (8004440 <HAL_RCC_OscConfig+0x2bc>)
 8004226:	f7fc ffd1 	bl	80011cc <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800422a:	69bb      	ldr	r3, [r7, #24]
 800422c:	2b08      	cmp	r3, #8
 800422e:	d006      	beq.n	800423e <HAL_RCC_OscConfig+0xba>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	2b0c      	cmp	r3, #12
 8004234:	d110      	bne.n	8004258 <HAL_RCC_OscConfig+0xd4>
 8004236:	697b      	ldr	r3, [r7, #20]
 8004238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800423c:	d10c      	bne.n	8004258 <HAL_RCC_OscConfig+0xd4>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800423e:	4b81      	ldr	r3, [pc, #516]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d06b      	beq.n	8004322 <HAL_RCC_OscConfig+0x19e>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d167      	bne.n	8004322 <HAL_RCC_OscConfig+0x19e>
      {
        return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	f000 bc0c 	b.w	8004a70 <HAL_RCC_OscConfig+0x8ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	2b01      	cmp	r3, #1
 800425e:	d106      	bne.n	800426e <HAL_RCC_OscConfig+0xea>
 8004260:	4b78      	ldr	r3, [pc, #480]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a77      	ldr	r2, [pc, #476]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004266:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800426a:	6013      	str	r3, [r2, #0]
 800426c:	e02d      	b.n	80042ca <HAL_RCC_OscConfig+0x146>
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	685b      	ldr	r3, [r3, #4]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d10c      	bne.n	8004290 <HAL_RCC_OscConfig+0x10c>
 8004276:	4b73      	ldr	r3, [pc, #460]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4a72      	ldr	r2, [pc, #456]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 800427c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004280:	6013      	str	r3, [r2, #0]
 8004282:	4b70      	ldr	r3, [pc, #448]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a6f      	ldr	r2, [pc, #444]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004288:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800428c:	6013      	str	r3, [r2, #0]
 800428e:	e01c      	b.n	80042ca <HAL_RCC_OscConfig+0x146>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2b05      	cmp	r3, #5
 8004296:	d10c      	bne.n	80042b2 <HAL_RCC_OscConfig+0x12e>
 8004298:	4b6a      	ldr	r3, [pc, #424]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a69      	ldr	r2, [pc, #420]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 800429e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042a2:	6013      	str	r3, [r2, #0]
 80042a4:	4b67      	ldr	r3, [pc, #412]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a66      	ldr	r2, [pc, #408]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80042aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042ae:	6013      	str	r3, [r2, #0]
 80042b0:	e00b      	b.n	80042ca <HAL_RCC_OscConfig+0x146>
 80042b2:	4b64      	ldr	r3, [pc, #400]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a63      	ldr	r2, [pc, #396]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80042b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042bc:	6013      	str	r3, [r2, #0]
 80042be:	4b61      	ldr	r3, [pc, #388]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	4a60      	ldr	r2, [pc, #384]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80042c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042c8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d013      	beq.n	80042fa <HAL_RCC_OscConfig+0x176>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042d2:	f7fd fbbf 	bl	8001a54 <HAL_GetTick>
 80042d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x168>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042da:	f7fd fbbb 	bl	8001a54 <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b64      	cmp	r3, #100	; 0x64
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x168>
          {
            return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e3c1      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80042ec:	4b55      	ldr	r3, [pc, #340]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0f0      	beq.n	80042da <HAL_RCC_OscConfig+0x156>
 80042f8:	e014      	b.n	8004324 <HAL_RCC_OscConfig+0x1a0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042fa:	f7fd fbab 	bl	8001a54 <HAL_GetTick>
 80042fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004300:	e008      	b.n	8004314 <HAL_RCC_OscConfig+0x190>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004302:	f7fd fba7 	bl	8001a54 <HAL_GetTick>
 8004306:	4602      	mov	r2, r0
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	1ad3      	subs	r3, r2, r3
 800430c:	2b64      	cmp	r3, #100	; 0x64
 800430e:	d901      	bls.n	8004314 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004310:	2303      	movs	r3, #3
 8004312:	e3ad      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004314:	4b4b      	ldr	r3, [pc, #300]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800431c:	2b00      	cmp	r3, #0
 800431e:	d1f0      	bne.n	8004302 <HAL_RCC_OscConfig+0x17e>
 8004320:	e000      	b.n	8004324 <HAL_RCC_OscConfig+0x1a0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004322:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 0302 	and.w	r3, r3, #2
 800432c:	2b00      	cmp	r3, #0
 800432e:	d070      	beq.n	8004412 <HAL_RCC_OscConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d008      	beq.n	800434a <HAL_RCC_OscConfig+0x1c6>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	2b01      	cmp	r3, #1
 800433e:	d004      	beq.n	800434a <HAL_RCC_OscConfig+0x1c6>
 8004340:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8004344:	483e      	ldr	r0, [pc, #248]	; (8004440 <HAL_RCC_OscConfig+0x2bc>)
 8004346:	f7fc ff41 	bl	80011cc <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	691b      	ldr	r3, [r3, #16]
 800434e:	2b1f      	cmp	r3, #31
 8004350:	d904      	bls.n	800435c <HAL_RCC_OscConfig+0x1d8>
 8004352:	f240 118d 	movw	r1, #397	; 0x18d
 8004356:	483a      	ldr	r0, [pc, #232]	; (8004440 <HAL_RCC_OscConfig+0x2bc>)
 8004358:	f7fc ff38 	bl	80011cc <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	2b04      	cmp	r3, #4
 8004360:	d005      	beq.n	800436e <HAL_RCC_OscConfig+0x1ea>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	2b0c      	cmp	r3, #12
 8004366:	d119      	bne.n	800439c <HAL_RCC_OscConfig+0x218>
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d116      	bne.n	800439c <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800436e:	4b35      	ldr	r3, [pc, #212]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b00      	cmp	r3, #0
 8004378:	d005      	beq.n	8004386 <HAL_RCC_OscConfig+0x202>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d001      	beq.n	8004386 <HAL_RCC_OscConfig+0x202>
      {
        return HAL_ERROR;
 8004382:	2301      	movs	r3, #1
 8004384:	e374      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004386:	4b2f      	ldr	r3, [pc, #188]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	021b      	lsls	r3, r3, #8
 8004394:	492b      	ldr	r1, [pc, #172]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004396:	4313      	orrs	r3, r2
 8004398:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800439a:	e03a      	b.n	8004412 <HAL_RCC_OscConfig+0x28e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d020      	beq.n	80043e6 <HAL_RCC_OscConfig+0x262>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043a4:	4b28      	ldr	r3, [pc, #160]	; (8004448 <HAL_RCC_OscConfig+0x2c4>)
 80043a6:	2201      	movs	r2, #1
 80043a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043aa:	f7fd fb53 	bl	8001a54 <HAL_GetTick>
 80043ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80043b0:	e008      	b.n	80043c4 <HAL_RCC_OscConfig+0x240>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043b2:	f7fd fb4f 	bl	8001a54 <HAL_GetTick>
 80043b6:	4602      	mov	r2, r0
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	1ad3      	subs	r3, r2, r3
 80043bc:	2b02      	cmp	r3, #2
 80043be:	d901      	bls.n	80043c4 <HAL_RCC_OscConfig+0x240>
          {
            return HAL_TIMEOUT;
 80043c0:	2303      	movs	r3, #3
 80043c2:	e355      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80043c4:	4b1f      	ldr	r3, [pc, #124]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f003 0302 	and.w	r3, r3, #2
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0f0      	beq.n	80043b2 <HAL_RCC_OscConfig+0x22e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d0:	4b1c      	ldr	r3, [pc, #112]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	691b      	ldr	r3, [r3, #16]
 80043dc:	021b      	lsls	r3, r3, #8
 80043de:	4919      	ldr	r1, [pc, #100]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 80043e0:	4313      	orrs	r3, r2
 80043e2:	604b      	str	r3, [r1, #4]
 80043e4:	e015      	b.n	8004412 <HAL_RCC_OscConfig+0x28e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043e6:	4b18      	ldr	r3, [pc, #96]	; (8004448 <HAL_RCC_OscConfig+0x2c4>)
 80043e8:	2200      	movs	r2, #0
 80043ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ec:	f7fd fb32 	bl	8001a54 <HAL_GetTick>
 80043f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80043f2:	e008      	b.n	8004406 <HAL_RCC_OscConfig+0x282>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043f4:	f7fd fb2e 	bl	8001a54 <HAL_GetTick>
 80043f8:	4602      	mov	r2, r0
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d901      	bls.n	8004406 <HAL_RCC_OscConfig+0x282>
          {
            return HAL_TIMEOUT;
 8004402:	2303      	movs	r3, #3
 8004404:	e334      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004406:	4b0f      	ldr	r3, [pc, #60]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d1f0      	bne.n	80043f4 <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0310 	and.w	r3, r3, #16
 800441a:	2b00      	cmp	r3, #0
 800441c:	f000 8129 	beq.w	8004672 <HAL_RCC_OscConfig+0x4ee>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	2b00      	cmp	r3, #0
 8004424:	f040 80a4 	bne.w	8004570 <HAL_RCC_OscConfig+0x3ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004428:	4b06      	ldr	r3, [pc, #24]	; (8004444 <HAL_RCC_OscConfig+0x2c0>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00b      	beq.n	800444c <HAL_RCC_OscConfig+0x2c8>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	699b      	ldr	r3, [r3, #24]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d107      	bne.n	800444c <HAL_RCC_OscConfig+0x2c8>
      {
        return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e317      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
 8004440:	0800a308 	.word	0x0800a308
 8004444:	40023800 	.word	0x40023800
 8004448:	42470000 	.word	0x42470000
      }
      /* Otherwise, just the calibration and MSI range change are allowed */
      else
      {
       /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	69db      	ldr	r3, [r3, #28]
 8004450:	2bff      	cmp	r3, #255	; 0xff
 8004452:	d904      	bls.n	800445e <HAL_RCC_OscConfig+0x2da>
 8004454:	f240 11d7 	movw	r1, #471	; 0x1d7
 8004458:	48a5      	ldr	r0, [pc, #660]	; (80046f0 <HAL_RCC_OscConfig+0x56c>)
 800445a:	f7fc feb7 	bl	80011cc <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6a1b      	ldr	r3, [r3, #32]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d022      	beq.n	80044ac <HAL_RCC_OscConfig+0x328>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6a1b      	ldr	r3, [r3, #32]
 800446a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800446e:	d01d      	beq.n	80044ac <HAL_RCC_OscConfig+0x328>
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6a1b      	ldr	r3, [r3, #32]
 8004474:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004478:	d018      	beq.n	80044ac <HAL_RCC_OscConfig+0x328>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004482:	d013      	beq.n	80044ac <HAL_RCC_OscConfig+0x328>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6a1b      	ldr	r3, [r3, #32]
 8004488:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800448c:	d00e      	beq.n	80044ac <HAL_RCC_OscConfig+0x328>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a1b      	ldr	r3, [r3, #32]
 8004492:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004496:	d009      	beq.n	80044ac <HAL_RCC_OscConfig+0x328>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6a1b      	ldr	r3, [r3, #32]
 800449c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80044a0:	d004      	beq.n	80044ac <HAL_RCC_OscConfig+0x328>
 80044a2:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 80044a6:	4892      	ldr	r0, [pc, #584]	; (80046f0 <HAL_RCC_OscConfig+0x56c>)
 80044a8:	f7fc fe90 	bl	80011cc <assert_failed>

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a1a      	ldr	r2, [r3, #32]
 80044b0:	4b90      	ldr	r3, [pc, #576]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80044b8:	429a      	cmp	r2, r3
 80044ba:	d91d      	bls.n	80044f8 <HAL_RCC_OscConfig+0x374>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6a1b      	ldr	r3, [r3, #32]
 80044c0:	4618      	mov	r0, r3
 80044c2:	f000 fd67 	bl	8004f94 <RCC_SetFlashLatencyFromMSIRange>
 80044c6:	4603      	mov	r3, r0
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d001      	beq.n	80044d0 <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_ERROR;
 80044cc:	2301      	movs	r3, #1
 80044ce:	e2cf      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044d0:	4b88      	ldr	r3, [pc, #544]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	4985      	ldr	r1, [pc, #532]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 80044de:	4313      	orrs	r3, r2
 80044e0:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80044e2:	4b84      	ldr	r3, [pc, #528]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	69db      	ldr	r3, [r3, #28]
 80044ee:	061b      	lsls	r3, r3, #24
 80044f0:	4980      	ldr	r1, [pc, #512]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	604b      	str	r3, [r1, #4]
 80044f6:	e01c      	b.n	8004532 <HAL_RCC_OscConfig+0x3ae>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044f8:	4b7e      	ldr	r3, [pc, #504]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6a1b      	ldr	r3, [r3, #32]
 8004504:	497b      	ldr	r1, [pc, #492]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 8004506:	4313      	orrs	r3, r2
 8004508:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800450a:	4b7a      	ldr	r3, [pc, #488]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	69db      	ldr	r3, [r3, #28]
 8004516:	061b      	lsls	r3, r3, #24
 8004518:	4976      	ldr	r1, [pc, #472]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 800451a:	4313      	orrs	r3, r2
 800451c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	4618      	mov	r0, r3
 8004524:	f000 fd36 	bl	8004f94 <RCC_SetFlashLatencyFromMSIRange>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e29e      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6a1b      	ldr	r3, [r3, #32]
 8004536:	0b5b      	lsrs	r3, r3, #13
 8004538:	3301      	adds	r3, #1
 800453a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800453e:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004542:	4a6c      	ldr	r2, [pc, #432]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 8004544:	6892      	ldr	r2, [r2, #8]
 8004546:	0912      	lsrs	r2, r2, #4
 8004548:	f002 020f 	and.w	r2, r2, #15
 800454c:	496a      	ldr	r1, [pc, #424]	; (80046f8 <HAL_RCC_OscConfig+0x574>)
 800454e:	5c8a      	ldrb	r2, [r1, r2]
 8004550:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004552:	4a6a      	ldr	r2, [pc, #424]	; (80046fc <HAL_RCC_OscConfig+0x578>)
 8004554:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004556:	4b6a      	ldr	r3, [pc, #424]	; (8004700 <HAL_RCC_OscConfig+0x57c>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4618      	mov	r0, r3
 800455c:	f7fc fe74 	bl	8001248 <HAL_InitTick>
 8004560:	4603      	mov	r3, r0
 8004562:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004564:	7bfb      	ldrb	r3, [r7, #15]
 8004566:	2b00      	cmp	r3, #0
 8004568:	f000 8083 	beq.w	8004672 <HAL_RCC_OscConfig+0x4ee>
        {
          return status;
 800456c:	7bfb      	ldrb	r3, [r7, #15]
 800456e:	e27f      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
      }
    }
    else
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	699b      	ldr	r3, [r3, #24]
 8004574:	2b00      	cmp	r3, #0
 8004576:	d008      	beq.n	800458a <HAL_RCC_OscConfig+0x406>
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	699b      	ldr	r3, [r3, #24]
 800457c:	2b01      	cmp	r3, #1
 800457e:	d004      	beq.n	800458a <HAL_RCC_OscConfig+0x406>
 8004580:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004584:	485a      	ldr	r0, [pc, #360]	; (80046f0 <HAL_RCC_OscConfig+0x56c>)
 8004586:	f7fc fe21 	bl	80011cc <assert_failed>

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d059      	beq.n	8004646 <HAL_RCC_OscConfig+0x4c2>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004592:	4b5c      	ldr	r3, [pc, #368]	; (8004704 <HAL_RCC_OscConfig+0x580>)
 8004594:	2201      	movs	r2, #1
 8004596:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004598:	f7fd fa5c 	bl	8001a54 <HAL_GetTick>
 800459c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800459e:	e008      	b.n	80045b2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80045a0:	f7fd fa58 	bl	8001a54 <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	2b02      	cmp	r3, #2
 80045ac:	d901      	bls.n	80045b2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e25e      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80045b2:	4b50      	ldr	r3, [pc, #320]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d0f0      	beq.n	80045a0 <HAL_RCC_OscConfig+0x41c>
          }
        }
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	69db      	ldr	r3, [r3, #28]
 80045c2:	2bff      	cmp	r3, #255	; 0xff
 80045c4:	d904      	bls.n	80045d0 <HAL_RCC_OscConfig+0x44c>
 80045c6:	f44f 7107 	mov.w	r1, #540	; 0x21c
 80045ca:	4849      	ldr	r0, [pc, #292]	; (80046f0 <HAL_RCC_OscConfig+0x56c>)
 80045cc:	f7fc fdfe 	bl	80011cc <assert_failed>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d022      	beq.n	800461e <HAL_RCC_OscConfig+0x49a>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045e0:	d01d      	beq.n	800461e <HAL_RCC_OscConfig+0x49a>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045ea:	d018      	beq.n	800461e <HAL_RCC_OscConfig+0x49a>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a1b      	ldr	r3, [r3, #32]
 80045f0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 80045f4:	d013      	beq.n	800461e <HAL_RCC_OscConfig+0x49a>
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045fe:	d00e      	beq.n	800461e <HAL_RCC_OscConfig+0x49a>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6a1b      	ldr	r3, [r3, #32]
 8004604:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004608:	d009      	beq.n	800461e <HAL_RCC_OscConfig+0x49a>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	6a1b      	ldr	r3, [r3, #32]
 800460e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004612:	d004      	beq.n	800461e <HAL_RCC_OscConfig+0x49a>
 8004614:	f240 211d 	movw	r1, #541	; 0x21d
 8004618:	4835      	ldr	r0, [pc, #212]	; (80046f0 <HAL_RCC_OscConfig+0x56c>)
 800461a:	f7fc fdd7 	bl	80011cc <assert_failed>

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800461e:	4b35      	ldr	r3, [pc, #212]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a1b      	ldr	r3, [r3, #32]
 800462a:	4932      	ldr	r1, [pc, #200]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 800462c:	4313      	orrs	r3, r2
 800462e:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004630:	4b30      	ldr	r3, [pc, #192]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	061b      	lsls	r3, r3, #24
 800463e:	492d      	ldr	r1, [pc, #180]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 8004640:	4313      	orrs	r3, r2
 8004642:	604b      	str	r3, [r1, #4]
 8004644:	e015      	b.n	8004672 <HAL_RCC_OscConfig+0x4ee>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004646:	4b2f      	ldr	r3, [pc, #188]	; (8004704 <HAL_RCC_OscConfig+0x580>)
 8004648:	2200      	movs	r2, #0
 800464a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800464c:	f7fd fa02 	bl	8001a54 <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0x4e2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004654:	f7fd f9fe 	bl	8001a54 <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0x4e2>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e204      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004666:	4b23      	ldr	r3, [pc, #140]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800466e:	2b00      	cmp	r3, #0
 8004670:	d1f0      	bne.n	8004654 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0308 	and.w	r3, r3, #8
 800467a:	2b00      	cmp	r3, #0
 800467c:	d04c      	beq.n	8004718 <HAL_RCC_OscConfig+0x594>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d008      	beq.n	8004698 <HAL_RCC_OscConfig+0x514>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	2b01      	cmp	r3, #1
 800468c:	d004      	beq.n	8004698 <HAL_RCC_OscConfig+0x514>
 800468e:	f44f 710f 	mov.w	r1, #572	; 0x23c
 8004692:	4817      	ldr	r0, [pc, #92]	; (80046f0 <HAL_RCC_OscConfig+0x56c>)
 8004694:	f7fc fd9a 	bl	80011cc <assert_failed>

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	695b      	ldr	r3, [r3, #20]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d016      	beq.n	80046ce <HAL_RCC_OscConfig+0x54a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046a0:	4b19      	ldr	r3, [pc, #100]	; (8004708 <HAL_RCC_OscConfig+0x584>)
 80046a2:	2201      	movs	r2, #1
 80046a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046a6:	f7fd f9d5 	bl	8001a54 <HAL_GetTick>
 80046aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046ac:	e008      	b.n	80046c0 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046ae:	f7fd f9d1 	bl	8001a54 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e1d7      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80046c0:	4b0c      	ldr	r3, [pc, #48]	; (80046f4 <HAL_RCC_OscConfig+0x570>)
 80046c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046c4:	f003 0302 	and.w	r3, r3, #2
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d0f0      	beq.n	80046ae <HAL_RCC_OscConfig+0x52a>
 80046cc:	e024      	b.n	8004718 <HAL_RCC_OscConfig+0x594>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046ce:	4b0e      	ldr	r3, [pc, #56]	; (8004708 <HAL_RCC_OscConfig+0x584>)
 80046d0:	2200      	movs	r2, #0
 80046d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046d4:	f7fd f9be 	bl	8001a54 <HAL_GetTick>
 80046d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80046da:	e017      	b.n	800470c <HAL_RCC_OscConfig+0x588>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046dc:	f7fd f9ba 	bl	8001a54 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d910      	bls.n	800470c <HAL_RCC_OscConfig+0x588>
        {
          return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e1c0      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
 80046ee:	bf00      	nop
 80046f0:	0800a308 	.word	0x0800a308
 80046f4:	40023800 	.word	0x40023800
 80046f8:	0800a4dc 	.word	0x0800a4dc
 80046fc:	20000000 	.word	0x20000000
 8004700:	20000004 	.word	0x20000004
 8004704:	42470020 	.word	0x42470020
 8004708:	42470680 	.word	0x42470680
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800470c:	4ba2      	ldr	r3, [pc, #648]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 800470e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d1e1      	bne.n	80046dc <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0304 	and.w	r3, r3, #4
 8004720:	2b00      	cmp	r3, #0
 8004722:	f000 80b7 	beq.w	8004894 <HAL_RCC_OscConfig+0x710>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004726:	2300      	movs	r3, #0
 8004728:	77fb      	strb	r3, [r7, #31]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00c      	beq.n	800474c <HAL_RCC_OscConfig+0x5c8>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	689b      	ldr	r3, [r3, #8]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d008      	beq.n	800474c <HAL_RCC_OscConfig+0x5c8>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	2b05      	cmp	r3, #5
 8004740:	d004      	beq.n	800474c <HAL_RCC_OscConfig+0x5c8>
 8004742:	f44f 711a 	mov.w	r1, #616	; 0x268
 8004746:	4895      	ldr	r0, [pc, #596]	; (800499c <HAL_RCC_OscConfig+0x818>)
 8004748:	f7fc fd40 	bl	80011cc <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800474c:	4b92      	ldr	r3, [pc, #584]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 800474e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004750:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10d      	bne.n	8004774 <HAL_RCC_OscConfig+0x5f0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004758:	4b8f      	ldr	r3, [pc, #572]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 800475a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800475c:	4a8e      	ldr	r2, [pc, #568]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 800475e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004762:	6253      	str	r3, [r2, #36]	; 0x24
 8004764:	4b8c      	ldr	r3, [pc, #560]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 8004766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004768:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800476c:	60bb      	str	r3, [r7, #8]
 800476e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004770:	2301      	movs	r3, #1
 8004772:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004774:	4b8a      	ldr	r3, [pc, #552]	; (80049a0 <HAL_RCC_OscConfig+0x81c>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800477c:	2b00      	cmp	r3, #0
 800477e:	d118      	bne.n	80047b2 <HAL_RCC_OscConfig+0x62e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004780:	4b87      	ldr	r3, [pc, #540]	; (80049a0 <HAL_RCC_OscConfig+0x81c>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a86      	ldr	r2, [pc, #536]	; (80049a0 <HAL_RCC_OscConfig+0x81c>)
 8004786:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800478a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800478c:	f7fd f962 	bl	8001a54 <HAL_GetTick>
 8004790:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004792:	e008      	b.n	80047a6 <HAL_RCC_OscConfig+0x622>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004794:	f7fd f95e 	bl	8001a54 <HAL_GetTick>
 8004798:	4602      	mov	r2, r0
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	1ad3      	subs	r3, r2, r3
 800479e:	2b64      	cmp	r3, #100	; 0x64
 80047a0:	d901      	bls.n	80047a6 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 80047a2:	2303      	movs	r3, #3
 80047a4:	e164      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047a6:	4b7e      	ldr	r3, [pc, #504]	; (80049a0 <HAL_RCC_OscConfig+0x81c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d0f0      	beq.n	8004794 <HAL_RCC_OscConfig+0x610>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	689b      	ldr	r3, [r3, #8]
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d106      	bne.n	80047c8 <HAL_RCC_OscConfig+0x644>
 80047ba:	4b77      	ldr	r3, [pc, #476]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 80047bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047be:	4a76      	ldr	r2, [pc, #472]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 80047c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047c4:	6353      	str	r3, [r2, #52]	; 0x34
 80047c6:	e02d      	b.n	8004824 <HAL_RCC_OscConfig+0x6a0>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d10c      	bne.n	80047ea <HAL_RCC_OscConfig+0x666>
 80047d0:	4b71      	ldr	r3, [pc, #452]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 80047d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047d4:	4a70      	ldr	r2, [pc, #448]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 80047d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047da:	6353      	str	r3, [r2, #52]	; 0x34
 80047dc:	4b6e      	ldr	r3, [pc, #440]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 80047de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047e0:	4a6d      	ldr	r2, [pc, #436]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 80047e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047e6:	6353      	str	r3, [r2, #52]	; 0x34
 80047e8:	e01c      	b.n	8004824 <HAL_RCC_OscConfig+0x6a0>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	2b05      	cmp	r3, #5
 80047f0:	d10c      	bne.n	800480c <HAL_RCC_OscConfig+0x688>
 80047f2:	4b69      	ldr	r3, [pc, #420]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 80047f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047f6:	4a68      	ldr	r2, [pc, #416]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 80047f8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047fc:	6353      	str	r3, [r2, #52]	; 0x34
 80047fe:	4b66      	ldr	r3, [pc, #408]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 8004800:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004802:	4a65      	ldr	r2, [pc, #404]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 8004804:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004808:	6353      	str	r3, [r2, #52]	; 0x34
 800480a:	e00b      	b.n	8004824 <HAL_RCC_OscConfig+0x6a0>
 800480c:	4b62      	ldr	r3, [pc, #392]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 800480e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004810:	4a61      	ldr	r2, [pc, #388]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 8004812:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004816:	6353      	str	r3, [r2, #52]	; 0x34
 8004818:	4b5f      	ldr	r3, [pc, #380]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 800481a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800481c:	4a5e      	ldr	r2, [pc, #376]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 800481e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004822:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d015      	beq.n	8004858 <HAL_RCC_OscConfig+0x6d4>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800482c:	f7fd f912 	bl	8001a54 <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004832:	e00a      	b.n	800484a <HAL_RCC_OscConfig+0x6c6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004834:	f7fd f90e 	bl	8001a54 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004842:	4293      	cmp	r3, r2
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e112      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800484a:	4b53      	ldr	r3, [pc, #332]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 800484c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800484e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004852:	2b00      	cmp	r3, #0
 8004854:	d0ee      	beq.n	8004834 <HAL_RCC_OscConfig+0x6b0>
 8004856:	e014      	b.n	8004882 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004858:	f7fd f8fc 	bl	8001a54 <HAL_GetTick>
 800485c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800485e:	e00a      	b.n	8004876 <HAL_RCC_OscConfig+0x6f2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004860:	f7fd f8f8 	bl	8001a54 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	f241 3288 	movw	r2, #5000	; 0x1388
 800486e:	4293      	cmp	r3, r2
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0x6f2>
        {
          return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e0fc      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004876:	4b48      	ldr	r3, [pc, #288]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 8004878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800487a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1ee      	bne.n	8004860 <HAL_RCC_OscConfig+0x6dc>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004882:	7ffb      	ldrb	r3, [r7, #31]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d105      	bne.n	8004894 <HAL_RCC_OscConfig+0x710>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004888:	4b43      	ldr	r3, [pc, #268]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 800488a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800488c:	4a42      	ldr	r2, [pc, #264]	; (8004998 <HAL_RCC_OscConfig+0x814>)
 800488e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004892:	6253      	str	r3, [r2, #36]	; 0x24
    }
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004898:	2b00      	cmp	r3, #0
 800489a:	d00c      	beq.n	80048b6 <HAL_RCC_OscConfig+0x732>
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d008      	beq.n	80048b6 <HAL_RCC_OscConfig+0x732>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d004      	beq.n	80048b6 <HAL_RCC_OscConfig+0x732>
 80048ac:	f44f 712b 	mov.w	r1, #684	; 0x2ac
 80048b0:	483a      	ldr	r0, [pc, #232]	; (800499c <HAL_RCC_OscConfig+0x818>)
 80048b2:	f7fc fc8b 	bl	80011cc <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	f000 80d7 	beq.w	8004a6e <HAL_RCC_OscConfig+0x8ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80048c0:	69bb      	ldr	r3, [r7, #24]
 80048c2:	2b0c      	cmp	r3, #12
 80048c4:	f000 80b3 	beq.w	8004a2e <HAL_RCC_OscConfig+0x8aa>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048cc:	2b02      	cmp	r3, #2
 80048ce:	f040 8097 	bne.w	8004a00 <HAL_RCC_OscConfig+0x87c>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d009      	beq.n	80048ee <HAL_RCC_OscConfig+0x76a>
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048e2:	d004      	beq.n	80048ee <HAL_RCC_OscConfig+0x76a>
 80048e4:	f240 21b5 	movw	r1, #693	; 0x2b5
 80048e8:	482c      	ldr	r0, [pc, #176]	; (800499c <HAL_RCC_OscConfig+0x818>)
 80048ea:	f7fc fc6f 	bl	80011cc <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d02c      	beq.n	8004950 <HAL_RCC_OscConfig+0x7cc>
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048fa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80048fe:	d027      	beq.n	8004950 <HAL_RCC_OscConfig+0x7cc>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004904:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004908:	d022      	beq.n	8004950 <HAL_RCC_OscConfig+0x7cc>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800490e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004912:	d01d      	beq.n	8004950 <HAL_RCC_OscConfig+0x7cc>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004918:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800491c:	d018      	beq.n	8004950 <HAL_RCC_OscConfig+0x7cc>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004922:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004926:	d013      	beq.n	8004950 <HAL_RCC_OscConfig+0x7cc>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800492c:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004930:	d00e      	beq.n	8004950 <HAL_RCC_OscConfig+0x7cc>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004936:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 800493a:	d009      	beq.n	8004950 <HAL_RCC_OscConfig+0x7cc>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004940:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004944:	d004      	beq.n	8004950 <HAL_RCC_OscConfig+0x7cc>
 8004946:	f240 21b6 	movw	r1, #694	; 0x2b6
 800494a:	4814      	ldr	r0, [pc, #80]	; (800499c <HAL_RCC_OscConfig+0x818>)
 800494c:	f7fc fc3e 	bl	80011cc <assert_failed>
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004954:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004958:	d00e      	beq.n	8004978 <HAL_RCC_OscConfig+0x7f4>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800495e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004962:	d009      	beq.n	8004978 <HAL_RCC_OscConfig+0x7f4>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004968:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800496c:	d004      	beq.n	8004978 <HAL_RCC_OscConfig+0x7f4>
 800496e:	f240 21b7 	movw	r1, #695	; 0x2b7
 8004972:	480a      	ldr	r0, [pc, #40]	; (800499c <HAL_RCC_OscConfig+0x818>)
 8004974:	f7fc fc2a 	bl	80011cc <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004978:	4b0a      	ldr	r3, [pc, #40]	; (80049a4 <HAL_RCC_OscConfig+0x820>)
 800497a:	2200      	movs	r2, #0
 800497c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800497e:	f7fd f869 	bl	8001a54 <HAL_GetTick>
 8004982:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004984:	e010      	b.n	80049a8 <HAL_RCC_OscConfig+0x824>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004986:	f7fd f865 	bl	8001a54 <HAL_GetTick>
 800498a:	4602      	mov	r2, r0
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	1ad3      	subs	r3, r2, r3
 8004990:	2b02      	cmp	r3, #2
 8004992:	d909      	bls.n	80049a8 <HAL_RCC_OscConfig+0x824>
          {
            return HAL_TIMEOUT;
 8004994:	2303      	movs	r3, #3
 8004996:	e06b      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
 8004998:	40023800 	.word	0x40023800
 800499c:	0800a308 	.word	0x0800a308
 80049a0:	40007000 	.word	0x40007000
 80049a4:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80049a8:	4b33      	ldr	r3, [pc, #204]	; (8004a78 <HAL_RCC_OscConfig+0x8f4>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d1e8      	bne.n	8004986 <HAL_RCC_OscConfig+0x802>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049b4:	4b30      	ldr	r3, [pc, #192]	; (8004a78 <HAL_RCC_OscConfig+0x8f4>)
 80049b6:	689b      	ldr	r3, [r3, #8]
 80049b8:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049c4:	4319      	orrs	r1, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ca:	430b      	orrs	r3, r1
 80049cc:	492a      	ldr	r1, [pc, #168]	; (8004a78 <HAL_RCC_OscConfig+0x8f4>)
 80049ce:	4313      	orrs	r3, r2
 80049d0:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049d2:	4b2a      	ldr	r3, [pc, #168]	; (8004a7c <HAL_RCC_OscConfig+0x8f8>)
 80049d4:	2201      	movs	r2, #1
 80049d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d8:	f7fd f83c 	bl	8001a54 <HAL_GetTick>
 80049dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049de:	e008      	b.n	80049f2 <HAL_RCC_OscConfig+0x86e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049e0:	f7fd f838 	bl	8001a54 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d901      	bls.n	80049f2 <HAL_RCC_OscConfig+0x86e>
          {
            return HAL_TIMEOUT;
 80049ee:	2303      	movs	r3, #3
 80049f0:	e03e      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80049f2:	4b21      	ldr	r3, [pc, #132]	; (8004a78 <HAL_RCC_OscConfig+0x8f4>)
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d0f0      	beq.n	80049e0 <HAL_RCC_OscConfig+0x85c>
 80049fe:	e036      	b.n	8004a6e <HAL_RCC_OscConfig+0x8ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a00:	4b1e      	ldr	r3, [pc, #120]	; (8004a7c <HAL_RCC_OscConfig+0x8f8>)
 8004a02:	2200      	movs	r2, #0
 8004a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a06:	f7fd f825 	bl	8001a54 <HAL_GetTick>
 8004a0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a0c:	e008      	b.n	8004a20 <HAL_RCC_OscConfig+0x89c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a0e:	f7fd f821 	bl	8001a54 <HAL_GetTick>
 8004a12:	4602      	mov	r2, r0
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	1ad3      	subs	r3, r2, r3
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d901      	bls.n	8004a20 <HAL_RCC_OscConfig+0x89c>
          {
            return HAL_TIMEOUT;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	e027      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a20:	4b15      	ldr	r3, [pc, #84]	; (8004a78 <HAL_RCC_OscConfig+0x8f4>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d1f0      	bne.n	8004a0e <HAL_RCC_OscConfig+0x88a>
 8004a2c:	e01f      	b.n	8004a6e <HAL_RCC_OscConfig+0x8ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a32:	2b01      	cmp	r3, #1
 8004a34:	d101      	bne.n	8004a3a <HAL_RCC_OscConfig+0x8b6>
      {
        return HAL_ERROR;
 8004a36:	2301      	movs	r3, #1
 8004a38:	e01a      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004a3a:	4b0f      	ldr	r3, [pc, #60]	; (8004a78 <HAL_RCC_OscConfig+0x8f4>)
 8004a3c:	689b      	ldr	r3, [r3, #8]
 8004a3e:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a40:	697b      	ldr	r3, [r7, #20]
 8004a42:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d10d      	bne.n	8004a6a <HAL_RCC_OscConfig+0x8e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	d106      	bne.n	8004a6a <HAL_RCC_OscConfig+0x8e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8004a66:	429a      	cmp	r2, r3
 8004a68:	d001      	beq.n	8004a6e <HAL_RCC_OscConfig+0x8ea>
        {
          return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e000      	b.n	8004a70 <HAL_RCC_OscConfig+0x8ec>
        }
      }
    }
  }

  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3720      	adds	r7, #32
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	40023800 	.word	0x40023800
 8004a7c:	42470060 	.word	0x42470060

08004a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d101      	bne.n	8004a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e1a4      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
  }

  assert_param(IS_FLASH_LATENCY(FLatency));
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d007      	beq.n	8004aaa <HAL_RCC_ClockConfig+0x2a>
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d004      	beq.n	8004aaa <HAL_RCC_ClockConfig+0x2a>
 8004aa0:	f240 312a 	movw	r1, #810	; 0x32a
 8004aa4:	4893      	ldr	r0, [pc, #588]	; (8004cf4 <HAL_RCC_ClockConfig+0x274>)
 8004aa6:	f7fc fb91 	bl	80011cc <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004aaa:	4b93      	ldr	r3, [pc, #588]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f003 0301 	and.w	r3, r3, #1
 8004ab2:	683a      	ldr	r2, [r7, #0]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d919      	bls.n	8004aec <HAL_RCC_ClockConfig+0x6c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d105      	bne.n	8004aca <HAL_RCC_ClockConfig+0x4a>
 8004abe:	4b8e      	ldr	r3, [pc, #568]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a8d      	ldr	r2, [pc, #564]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004ac4:	f043 0304 	orr.w	r3, r3, #4
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	4b8b      	ldr	r3, [pc, #556]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f023 0201 	bic.w	r2, r3, #1
 8004ad2:	4989      	ldr	r1, [pc, #548]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ada:	4b87      	ldr	r3, [pc, #540]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0301 	and.w	r3, r3, #1
 8004ae2:	683a      	ldr	r2, [r7, #0]
 8004ae4:	429a      	cmp	r2, r3
 8004ae6:	d001      	beq.n	8004aec <HAL_RCC_ClockConfig+0x6c>
    {
      return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e178      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d031      	beq.n	8004b5c <HAL_RCC_ClockConfig+0xdc>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d024      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xca>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	689b      	ldr	r3, [r3, #8]
 8004b04:	2b80      	cmp	r3, #128	; 0x80
 8004b06:	d020      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xca>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	2b90      	cmp	r3, #144	; 0x90
 8004b0e:	d01c      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xca>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	2ba0      	cmp	r3, #160	; 0xa0
 8004b16:	d018      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xca>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	2bb0      	cmp	r3, #176	; 0xb0
 8004b1e:	d014      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xca>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2bc0      	cmp	r3, #192	; 0xc0
 8004b26:	d010      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xca>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	689b      	ldr	r3, [r3, #8]
 8004b2c:	2bd0      	cmp	r3, #208	; 0xd0
 8004b2e:	d00c      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xca>
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	689b      	ldr	r3, [r3, #8]
 8004b34:	2be0      	cmp	r3, #224	; 0xe0
 8004b36:	d008      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xca>
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	2bf0      	cmp	r3, #240	; 0xf0
 8004b3e:	d004      	beq.n	8004b4a <HAL_RCC_ClockConfig+0xca>
 8004b40:	f240 3141 	movw	r1, #833	; 0x341
 8004b44:	486b      	ldr	r0, [pc, #428]	; (8004cf4 <HAL_RCC_ClockConfig+0x274>)
 8004b46:	f7fc fb41 	bl	80011cc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b4a:	4b6c      	ldr	r3, [pc, #432]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	4969      	ldr	r1, [pc, #420]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0301 	and.w	r3, r3, #1
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	f000 80a3 	beq.w	8004cb0 <HAL_RCC_ClockConfig+0x230>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d010      	beq.n	8004b94 <HAL_RCC_ClockConfig+0x114>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	685b      	ldr	r3, [r3, #4]
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d00c      	beq.n	8004b94 <HAL_RCC_ClockConfig+0x114>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d008      	beq.n	8004b94 <HAL_RCC_ClockConfig+0x114>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2b03      	cmp	r3, #3
 8004b88:	d004      	beq.n	8004b94 <HAL_RCC_ClockConfig+0x114>
 8004b8a:	f44f 7152 	mov.w	r1, #840	; 0x348
 8004b8e:	4859      	ldr	r0, [pc, #356]	; (8004cf4 <HAL_RCC_ClockConfig+0x274>)
 8004b90:	f7fc fb1c 	bl	80011cc <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	2b02      	cmp	r3, #2
 8004b9a:	d107      	bne.n	8004bac <HAL_RCC_ClockConfig+0x12c>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004b9c:	4b57      	ldr	r3, [pc, #348]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d121      	bne.n	8004bec <HAL_RCC_ClockConfig+0x16c>
      {
        return HAL_ERROR;
 8004ba8:	2301      	movs	r3, #1
 8004baa:	e118      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	2b03      	cmp	r3, #3
 8004bb2:	d107      	bne.n	8004bc4 <HAL_RCC_ClockConfig+0x144>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004bb4:	4b51      	ldr	r3, [pc, #324]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d115      	bne.n	8004bec <HAL_RCC_ClockConfig+0x16c>
      {
        return HAL_ERROR;
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	e10c      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d107      	bne.n	8004bdc <HAL_RCC_ClockConfig+0x15c>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004bcc:	4b4b      	ldr	r3, [pc, #300]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f003 0302 	and.w	r3, r3, #2
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d109      	bne.n	8004bec <HAL_RCC_ClockConfig+0x16c>
      {
        return HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e100      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004bdc:	4b47      	ldr	r3, [pc, #284]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d101      	bne.n	8004bec <HAL_RCC_ClockConfig+0x16c>
      {
        return HAL_ERROR;
 8004be8:	2301      	movs	r3, #1
 8004bea:	e0f8      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bec:	4b43      	ldr	r3, [pc, #268]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004bee:	689b      	ldr	r3, [r3, #8]
 8004bf0:	f023 0203 	bic.w	r2, r3, #3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	4940      	ldr	r1, [pc, #256]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bfe:	f7fc ff29 	bl	8001a54 <HAL_GetTick>
 8004c02:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	2b02      	cmp	r3, #2
 8004c0a:	d112      	bne.n	8004c32 <HAL_RCC_ClockConfig+0x1b2>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c0c:	e00a      	b.n	8004c24 <HAL_RCC_ClockConfig+0x1a4>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c0e:	f7fc ff21 	bl	8001a54 <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d901      	bls.n	8004c24 <HAL_RCC_ClockConfig+0x1a4>
        {
          return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e0dc      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c24:	4b35      	ldr	r3, [pc, #212]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004c26:	689b      	ldr	r3, [r3, #8]
 8004c28:	f003 030c 	and.w	r3, r3, #12
 8004c2c:	2b08      	cmp	r3, #8
 8004c2e:	d1ee      	bne.n	8004c0e <HAL_RCC_ClockConfig+0x18e>
 8004c30:	e03e      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x230>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	2b03      	cmp	r3, #3
 8004c38:	d112      	bne.n	8004c60 <HAL_RCC_ClockConfig+0x1e0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c3a:	e00a      	b.n	8004c52 <HAL_RCC_ClockConfig+0x1d2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c3c:	f7fc ff0a 	bl	8001a54 <HAL_GetTick>
 8004c40:	4602      	mov	r2, r0
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	1ad3      	subs	r3, r2, r3
 8004c46:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d901      	bls.n	8004c52 <HAL_RCC_ClockConfig+0x1d2>
        {
          return HAL_TIMEOUT;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	e0c5      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c52:	4b2a      	ldr	r3, [pc, #168]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f003 030c 	and.w	r3, r3, #12
 8004c5a:	2b0c      	cmp	r3, #12
 8004c5c:	d1ee      	bne.n	8004c3c <HAL_RCC_ClockConfig+0x1bc>
 8004c5e:	e027      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x230>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d11d      	bne.n	8004ca4 <HAL_RCC_ClockConfig+0x224>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c68:	e00a      	b.n	8004c80 <HAL_RCC_ClockConfig+0x200>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c6a:	f7fc fef3 	bl	8001a54 <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d901      	bls.n	8004c80 <HAL_RCC_ClockConfig+0x200>
        {
          return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e0ae      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c80:	4b1e      	ldr	r3, [pc, #120]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004c82:	689b      	ldr	r3, [r3, #8]
 8004c84:	f003 030c 	and.w	r3, r3, #12
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d1ee      	bne.n	8004c6a <HAL_RCC_ClockConfig+0x1ea>
 8004c8c:	e010      	b.n	8004cb0 <HAL_RCC_ClockConfig+0x230>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c8e:	f7fc fee1 	bl	8001a54 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c9c:	4293      	cmp	r3, r2
 8004c9e:	d901      	bls.n	8004ca4 <HAL_RCC_ClockConfig+0x224>
        {
          return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e09c      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004ca4:	4b15      	ldr	r3, [pc, #84]	; (8004cfc <HAL_RCC_ClockConfig+0x27c>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f003 030c 	and.w	r3, r3, #12
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1ee      	bne.n	8004c8e <HAL_RCC_ClockConfig+0x20e>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004cb0:	4b11      	ldr	r3, [pc, #68]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	683a      	ldr	r2, [r7, #0]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	d220      	bcs.n	8004d00 <HAL_RCC_ClockConfig+0x280>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d105      	bne.n	8004cd0 <HAL_RCC_ClockConfig+0x250>
 8004cc4:	4b0c      	ldr	r3, [pc, #48]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4a0b      	ldr	r2, [pc, #44]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004cca:	f043 0304 	orr.w	r3, r3, #4
 8004cce:	6013      	str	r3, [r2, #0]
 8004cd0:	4b09      	ldr	r3, [pc, #36]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f023 0201 	bic.w	r2, r3, #1
 8004cd8:	4907      	ldr	r1, [pc, #28]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ce0:	4b05      	ldr	r3, [pc, #20]	; (8004cf8 <HAL_RCC_ClockConfig+0x278>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f003 0301 	and.w	r3, r3, #1
 8004ce8:	683a      	ldr	r2, [r7, #0]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d008      	beq.n	8004d00 <HAL_RCC_ClockConfig+0x280>
    {
      return HAL_ERROR;
 8004cee:	2301      	movs	r3, #1
 8004cf0:	e075      	b.n	8004dde <HAL_RCC_ClockConfig+0x35e>
 8004cf2:	bf00      	nop
 8004cf4:	0800a308 	.word	0x0800a308
 8004cf8:	40023c00 	.word	0x40023c00
 8004cfc:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d025      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x2d8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	68db      	ldr	r3, [r3, #12]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d018      	beq.n	8004d46 <HAL_RCC_ClockConfig+0x2c6>
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d1c:	d013      	beq.n	8004d46 <HAL_RCC_ClockConfig+0x2c6>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004d26:	d00e      	beq.n	8004d46 <HAL_RCC_ClockConfig+0x2c6>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004d30:	d009      	beq.n	8004d46 <HAL_RCC_ClockConfig+0x2c6>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d3a:	d004      	beq.n	8004d46 <HAL_RCC_ClockConfig+0x2c6>
 8004d3c:	f240 31ad 	movw	r1, #941	; 0x3ad
 8004d40:	4829      	ldr	r0, [pc, #164]	; (8004de8 <HAL_RCC_ClockConfig+0x368>)
 8004d42:	f7fc fa43 	bl	80011cc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d46:	4b29      	ldr	r3, [pc, #164]	; (8004dec <HAL_RCC_ClockConfig+0x36c>)
 8004d48:	689b      	ldr	r3, [r3, #8]
 8004d4a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	68db      	ldr	r3, [r3, #12]
 8004d52:	4926      	ldr	r1, [pc, #152]	; (8004dec <HAL_RCC_ClockConfig+0x36c>)
 8004d54:	4313      	orrs	r3, r2
 8004d56:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0308 	and.w	r3, r3, #8
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d026      	beq.n	8004db2 <HAL_RCC_ClockConfig+0x332>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d018      	beq.n	8004d9e <HAL_RCC_ClockConfig+0x31e>
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d74:	d013      	beq.n	8004d9e <HAL_RCC_ClockConfig+0x31e>
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	691b      	ldr	r3, [r3, #16]
 8004d7a:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8004d7e:	d00e      	beq.n	8004d9e <HAL_RCC_ClockConfig+0x31e>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	691b      	ldr	r3, [r3, #16]
 8004d84:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004d88:	d009      	beq.n	8004d9e <HAL_RCC_ClockConfig+0x31e>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004d92:	d004      	beq.n	8004d9e <HAL_RCC_ClockConfig+0x31e>
 8004d94:	f44f 716d 	mov.w	r1, #948	; 0x3b4
 8004d98:	4813      	ldr	r0, [pc, #76]	; (8004de8 <HAL_RCC_ClockConfig+0x368>)
 8004d9a:	f7fc fa17 	bl	80011cc <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d9e:	4b13      	ldr	r3, [pc, #76]	; (8004dec <HAL_RCC_ClockConfig+0x36c>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	691b      	ldr	r3, [r3, #16]
 8004daa:	00db      	lsls	r3, r3, #3
 8004dac:	490f      	ldr	r1, [pc, #60]	; (8004dec <HAL_RCC_ClockConfig+0x36c>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004db2:	f000 f823 	bl	8004dfc <HAL_RCC_GetSysClockFreq>
 8004db6:	4601      	mov	r1, r0
 8004db8:	4b0c      	ldr	r3, [pc, #48]	; (8004dec <HAL_RCC_ClockConfig+0x36c>)
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	091b      	lsrs	r3, r3, #4
 8004dbe:	f003 030f 	and.w	r3, r3, #15
 8004dc2:	4a0b      	ldr	r2, [pc, #44]	; (8004df0 <HAL_RCC_ClockConfig+0x370>)
 8004dc4:	5cd3      	ldrb	r3, [r2, r3]
 8004dc6:	fa21 f303 	lsr.w	r3, r1, r3
 8004dca:	4a0a      	ldr	r2, [pc, #40]	; (8004df4 <HAL_RCC_ClockConfig+0x374>)
 8004dcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004dce:	4b0a      	ldr	r3, [pc, #40]	; (8004df8 <HAL_RCC_ClockConfig+0x378>)
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	4618      	mov	r0, r3
 8004dd4:	f7fc fa38 	bl	8001248 <HAL_InitTick>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	72fb      	strb	r3, [r7, #11]

  return status;
 8004ddc:	7afb      	ldrb	r3, [r7, #11]
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	3710      	adds	r7, #16
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	0800a308 	.word	0x0800a308
 8004dec:	40023800 	.word	0x40023800
 8004df0:	0800a4dc 	.word	0x0800a4dc
 8004df4:	20000000 	.word	0x20000000
 8004df8:	20000004 	.word	0x20000004

08004dfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dfc:	b480      	push	{r7}
 8004dfe:	b087      	sub	sp, #28
 8004e00:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8004e02:	4b26      	ldr	r3, [pc, #152]	; (8004e9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f003 030c 	and.w	r3, r3, #12
 8004e0e:	2b08      	cmp	r3, #8
 8004e10:	d006      	beq.n	8004e20 <HAL_RCC_GetSysClockFreq+0x24>
 8004e12:	2b0c      	cmp	r3, #12
 8004e14:	d007      	beq.n	8004e26 <HAL_RCC_GetSysClockFreq+0x2a>
 8004e16:	2b04      	cmp	r3, #4
 8004e18:	d12c      	bne.n	8004e74 <HAL_RCC_GetSysClockFreq+0x78>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e1a:	4b21      	ldr	r3, [pc, #132]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004e1c:	613b      	str	r3, [r7, #16]
      break;
 8004e1e:	e037      	b.n	8004e90 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e20:	4b20      	ldr	r3, [pc, #128]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004e22:	613b      	str	r3, [r7, #16]
      break;
 8004e24:	e034      	b.n	8004e90 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	0c9b      	lsrs	r3, r3, #18
 8004e2a:	f003 030f 	and.w	r3, r3, #15
 8004e2e:	4a1e      	ldr	r2, [pc, #120]	; (8004ea8 <HAL_RCC_GetSysClockFreq+0xac>)
 8004e30:	5cd3      	ldrb	r3, [r2, r3]
 8004e32:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	0d9b      	lsrs	r3, r3, #22
 8004e38:	f003 0303 	and.w	r3, r3, #3
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e40:	4b16      	ldr	r3, [pc, #88]	; (8004e9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004e42:	689b      	ldr	r3, [r3, #8]
 8004e44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d008      	beq.n	8004e5e <HAL_RCC_GetSysClockFreq+0x62>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	4a15      	ldr	r2, [pc, #84]	; (8004ea4 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004e50:	fb02 f203 	mul.w	r2, r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	e007      	b.n	8004e6e <HAL_RCC_GetSysClockFreq+0x72>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE * pllm) / plld;
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	4a0f      	ldr	r2, [pc, #60]	; (8004ea0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004e62:	fb02 f203 	mul.w	r2, r2, r3
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e6c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 8004e6e:	697b      	ldr	r3, [r7, #20]
 8004e70:	613b      	str	r3, [r7, #16]
      break;
 8004e72:	e00d      	b.n	8004e90 <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004e74:	4b09      	ldr	r3, [pc, #36]	; (8004e9c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	0b5b      	lsrs	r3, r3, #13
 8004e7a:	f003 0307 	and.w	r3, r3, #7
 8004e7e:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	3301      	adds	r3, #1
 8004e84:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004e88:	fa02 f303 	lsl.w	r3, r2, r3
 8004e8c:	613b      	str	r3, [r7, #16]
      break;
 8004e8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e90:	693b      	ldr	r3, [r7, #16]
}
 8004e92:	4618      	mov	r0, r3
 8004e94:	371c      	adds	r7, #28
 8004e96:	46bd      	mov	sp, r7
 8004e98:	bc80      	pop	{r7}
 8004e9a:	4770      	bx	lr
 8004e9c:	40023800 	.word	0x40023800
 8004ea0:	00f42400 	.word	0x00f42400
 8004ea4:	007a1200 	.word	0x007a1200
 8004ea8:	0800a4d0 	.word	0x0800a4d0

08004eac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eac:	b480      	push	{r7}
 8004eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004eb0:	4b02      	ldr	r3, [pc, #8]	; (8004ebc <HAL_RCC_GetHCLKFreq+0x10>)
 8004eb2:	681b      	ldr	r3, [r3, #0]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	46bd      	mov	sp, r7
 8004eb8:	bc80      	pop	{r7}
 8004eba:	4770      	bx	lr
 8004ebc:	20000000 	.word	0x20000000

08004ec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ec4:	f7ff fff2 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8004ec8:	4601      	mov	r1, r0
 8004eca:	4b05      	ldr	r3, [pc, #20]	; (8004ee0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ecc:	689b      	ldr	r3, [r3, #8]
 8004ece:	0a1b      	lsrs	r3, r3, #8
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	4a03      	ldr	r2, [pc, #12]	; (8004ee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ed6:	5cd3      	ldrb	r3, [r2, r3]
 8004ed8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004edc:	4618      	mov	r0, r3
 8004ede:	bd80      	pop	{r7, pc}
 8004ee0:	40023800 	.word	0x40023800
 8004ee4:	0800a4ec 	.word	0x0800a4ec

08004ee8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004eec:	f7ff ffde 	bl	8004eac <HAL_RCC_GetHCLKFreq>
 8004ef0:	4601      	mov	r1, r0
 8004ef2:	4b05      	ldr	r3, [pc, #20]	; (8004f08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	0adb      	lsrs	r3, r3, #11
 8004ef8:	f003 0307 	and.w	r3, r3, #7
 8004efc:	4a03      	ldr	r2, [pc, #12]	; (8004f0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004efe:	5cd3      	ldrb	r3, [r2, r3]
 8004f00:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004f04:	4618      	mov	r0, r3
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	40023800 	.word	0x40023800
 8004f0c:	0800a4ec 	.word	0x0800a4ec

08004f10 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b082      	sub	sp, #8
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d104      	bne.n	8004f2a <HAL_RCC_GetClockConfig+0x1a>
 8004f20:	f240 41fa 	movw	r1, #1274	; 0x4fa
 8004f24:	4818      	ldr	r0, [pc, #96]	; (8004f88 <HAL_RCC_GetClockConfig+0x78>)
 8004f26:	f7fc f951 	bl	80011cc <assert_failed>
  assert_param(pFLatency != (void *)NULL);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d104      	bne.n	8004f3a <HAL_RCC_GetClockConfig+0x2a>
 8004f30:	f240 41fb 	movw	r1, #1275	; 0x4fb
 8004f34:	4814      	ldr	r0, [pc, #80]	; (8004f88 <HAL_RCC_GetClockConfig+0x78>)
 8004f36:	f7fc f949 	bl	80011cc <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	220f      	movs	r2, #15
 8004f3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004f40:	4b12      	ldr	r3, [pc, #72]	; (8004f8c <HAL_RCC_GetClockConfig+0x7c>)
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f003 0203 	and.w	r2, r3, #3
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004f4c:	4b0f      	ldr	r3, [pc, #60]	; (8004f8c <HAL_RCC_GetClockConfig+0x7c>)
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004f58:	4b0c      	ldr	r3, [pc, #48]	; (8004f8c <HAL_RCC_GetClockConfig+0x7c>)
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004f64:	4b09      	ldr	r3, [pc, #36]	; (8004f8c <HAL_RCC_GetClockConfig+0x7c>)
 8004f66:	689b      	ldr	r3, [r3, #8]
 8004f68:	08db      	lsrs	r3, r3, #3
 8004f6a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004f72:	4b07      	ldr	r3, [pc, #28]	; (8004f90 <HAL_RCC_GetClockConfig+0x80>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 0201 	and.w	r2, r3, #1
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	601a      	str	r2, [r3, #0]
}
 8004f7e:	bf00      	nop
 8004f80:	3708      	adds	r7, #8
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	0800a308 	.word	0x0800a308
 8004f8c:	40023800 	.word	0x40023800
 8004f90:	40023c00 	.word	0x40023c00

08004f94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b087      	sub	sp, #28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004fa0:	4b29      	ldr	r3, [pc, #164]	; (8005048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d12c      	bne.n	8005006 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004fac:	4b26      	ldr	r3, [pc, #152]	; (8005048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d005      	beq.n	8004fc4 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004fb8:	4b24      	ldr	r3, [pc, #144]	; (800504c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004fc0:	617b      	str	r3, [r7, #20]
 8004fc2:	e016      	b.n	8004ff2 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fc4:	4b20      	ldr	r3, [pc, #128]	; (8005048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc8:	4a1f      	ldr	r2, [pc, #124]	; (8005048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fce:	6253      	str	r3, [r2, #36]	; 0x24
 8004fd0:	4b1d      	ldr	r3, [pc, #116]	; (8005048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fd8:	60fb      	str	r3, [r7, #12]
 8004fda:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004fdc:	4b1b      	ldr	r3, [pc, #108]	; (800504c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8004fe4:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fe6:	4b18      	ldr	r3, [pc, #96]	; (8005048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fea:	4a17      	ldr	r2, [pc, #92]	; (8005048 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004fec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ff0:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8004ff8:	d105      	bne.n	8005006 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005000:	d101      	bne.n	8005006 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8005002:	2301      	movs	r3, #1
 8005004:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005006:	693b      	ldr	r3, [r7, #16]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d105      	bne.n	8005018 <RCC_SetFlashLatencyFromMSIRange+0x84>
 800500c:	4b10      	ldr	r3, [pc, #64]	; (8005050 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	4a0f      	ldr	r2, [pc, #60]	; (8005050 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005012:	f043 0304 	orr.w	r3, r3, #4
 8005016:	6013      	str	r3, [r2, #0]
 8005018:	4b0d      	ldr	r3, [pc, #52]	; (8005050 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f023 0201 	bic.w	r2, r3, #1
 8005020:	490b      	ldr	r1, [pc, #44]	; (8005050 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	4313      	orrs	r3, r2
 8005026:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005028:	4b09      	ldr	r3, [pc, #36]	; (8005050 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 0301 	and.w	r3, r3, #1
 8005030:	693a      	ldr	r2, [r7, #16]
 8005032:	429a      	cmp	r2, r3
 8005034:	d001      	beq.n	800503a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8005036:	2301      	movs	r3, #1
 8005038:	e000      	b.n	800503c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 800503a:	2300      	movs	r3, #0
}
 800503c:	4618      	mov	r0, r3
 800503e:	371c      	adds	r7, #28
 8005040:	46bd      	mov	sp, r7
 8005042:	bc80      	pop	{r7}
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	40023800 	.word	0x40023800
 800504c:	40007000 	.word	0x40007000
 8005050:	40023c00 	.word	0x40023c00

08005054 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b082      	sub	sp, #8
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2b00      	cmp	r3, #0
 8005060:	d101      	bne.n	8005066 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e088      	b.n	8005178 <HAL_TIM_Base_Init+0x124>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800506e:	d02c      	beq.n	80050ca <HAL_TIM_Base_Init+0x76>
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a42      	ldr	r2, [pc, #264]	; (8005180 <HAL_TIM_Base_Init+0x12c>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d027      	beq.n	80050ca <HAL_TIM_Base_Init+0x76>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a41      	ldr	r2, [pc, #260]	; (8005184 <HAL_TIM_Base_Init+0x130>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d022      	beq.n	80050ca <HAL_TIM_Base_Init+0x76>
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4a3f      	ldr	r2, [pc, #252]	; (8005188 <HAL_TIM_Base_Init+0x134>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d01d      	beq.n	80050ca <HAL_TIM_Base_Init+0x76>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a3e      	ldr	r2, [pc, #248]	; (800518c <HAL_TIM_Base_Init+0x138>)
 8005094:	4293      	cmp	r3, r2
 8005096:	d018      	beq.n	80050ca <HAL_TIM_Base_Init+0x76>
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	4a3c      	ldr	r2, [pc, #240]	; (8005190 <HAL_TIM_Base_Init+0x13c>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d013      	beq.n	80050ca <HAL_TIM_Base_Init+0x76>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4a3b      	ldr	r2, [pc, #236]	; (8005194 <HAL_TIM_Base_Init+0x140>)
 80050a8:	4293      	cmp	r3, r2
 80050aa:	d00e      	beq.n	80050ca <HAL_TIM_Base_Init+0x76>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4a39      	ldr	r2, [pc, #228]	; (8005198 <HAL_TIM_Base_Init+0x144>)
 80050b2:	4293      	cmp	r3, r2
 80050b4:	d009      	beq.n	80050ca <HAL_TIM_Base_Init+0x76>
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a38      	ldr	r2, [pc, #224]	; (800519c <HAL_TIM_Base_Init+0x148>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d004      	beq.n	80050ca <HAL_TIM_Base_Init+0x76>
 80050c0:	f240 110b 	movw	r1, #267	; 0x10b
 80050c4:	4836      	ldr	r0, [pc, #216]	; (80051a0 <HAL_TIM_Base_Init+0x14c>)
 80050c6:	f7fc f881 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	689b      	ldr	r3, [r3, #8]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d014      	beq.n	80050fc <HAL_TIM_Base_Init+0xa8>
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	2b10      	cmp	r3, #16
 80050d8:	d010      	beq.n	80050fc <HAL_TIM_Base_Init+0xa8>
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	2b20      	cmp	r3, #32
 80050e0:	d00c      	beq.n	80050fc <HAL_TIM_Base_Init+0xa8>
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	2b40      	cmp	r3, #64	; 0x40
 80050e8:	d008      	beq.n	80050fc <HAL_TIM_Base_Init+0xa8>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	2b60      	cmp	r3, #96	; 0x60
 80050f0:	d004      	beq.n	80050fc <HAL_TIM_Base_Init+0xa8>
 80050f2:	f44f 7186 	mov.w	r1, #268	; 0x10c
 80050f6:	482a      	ldr	r0, [pc, #168]	; (80051a0 <HAL_TIM_Base_Init+0x14c>)
 80050f8:	f7fc f868 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	691b      	ldr	r3, [r3, #16]
 8005100:	2b00      	cmp	r3, #0
 8005102:	d00e      	beq.n	8005122 <HAL_TIM_Base_Init+0xce>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800510c:	d009      	beq.n	8005122 <HAL_TIM_Base_Init+0xce>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005116:	d004      	beq.n	8005122 <HAL_TIM_Base_Init+0xce>
 8005118:	f240 110d 	movw	r1, #269	; 0x10d
 800511c:	4820      	ldr	r0, [pc, #128]	; (80051a0 <HAL_TIM_Base_Init+0x14c>)
 800511e:	f7fc f855 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	695b      	ldr	r3, [r3, #20]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d008      	beq.n	800513c <HAL_TIM_Base_Init+0xe8>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	695b      	ldr	r3, [r3, #20]
 800512e:	2b80      	cmp	r3, #128	; 0x80
 8005130:	d004      	beq.n	800513c <HAL_TIM_Base_Init+0xe8>
 8005132:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8005136:	481a      	ldr	r0, [pc, #104]	; (80051a0 <HAL_TIM_Base_Init+0x14c>)
 8005138:	f7fc f848 	bl	80011cc <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005142:	b2db      	uxtb	r3, r3
 8005144:	2b00      	cmp	r3, #0
 8005146:	d106      	bne.n	8005156 <HAL_TIM_Base_Init+0x102>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005150:	6878      	ldr	r0, [r7, #4]
 8005152:	f7fc faa3 	bl	800169c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2202      	movs	r2, #2
 800515a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681a      	ldr	r2, [r3, #0]
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	3304      	adds	r3, #4
 8005166:	4619      	mov	r1, r3
 8005168:	4610      	mov	r0, r2
 800516a:	f000 ff49 	bl	8006000 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2201      	movs	r2, #1
 8005172:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3708      	adds	r7, #8
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	40000400 	.word	0x40000400
 8005184:	40000800 	.word	0x40000800
 8005188:	40000c00 	.word	0x40000c00
 800518c:	40001000 	.word	0x40001000
 8005190:	40001400 	.word	0x40001400
 8005194:	40010800 	.word	0x40010800
 8005198:	40010c00 	.word	0x40010c00
 800519c:	40011000 	.word	0x40011000
 80051a0:	0800a340 	.word	0x0800a340

080051a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80051b4:	d02c      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x6c>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a24      	ldr	r2, [pc, #144]	; (800524c <HAL_TIM_Base_Start_IT+0xa8>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d027      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x6c>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a22      	ldr	r2, [pc, #136]	; (8005250 <HAL_TIM_Base_Start_IT+0xac>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d022      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x6c>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a21      	ldr	r2, [pc, #132]	; (8005254 <HAL_TIM_Base_Start_IT+0xb0>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d01d      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x6c>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a1f      	ldr	r2, [pc, #124]	; (8005258 <HAL_TIM_Base_Start_IT+0xb4>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d018      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x6c>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a1e      	ldr	r2, [pc, #120]	; (800525c <HAL_TIM_Base_Start_IT+0xb8>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d013      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x6c>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a1c      	ldr	r2, [pc, #112]	; (8005260 <HAL_TIM_Base_Start_IT+0xbc>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d00e      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x6c>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4a1b      	ldr	r2, [pc, #108]	; (8005264 <HAL_TIM_Base_Start_IT+0xc0>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d009      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x6c>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	4a19      	ldr	r2, [pc, #100]	; (8005268 <HAL_TIM_Base_Start_IT+0xc4>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d004      	beq.n	8005210 <HAL_TIM_Base_Start_IT+0x6c>
 8005206:	f44f 71d9 	mov.w	r1, #434	; 0x1b2
 800520a:	4818      	ldr	r0, [pc, #96]	; (800526c <HAL_TIM_Base_Start_IT+0xc8>)
 800520c:	f7fb ffde 	bl	80011cc <assert_failed>

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	68da      	ldr	r2, [r3, #12]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f042 0201 	orr.w	r2, r2, #1
 800521e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f003 0307 	and.w	r3, r3, #7
 800522a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2b06      	cmp	r3, #6
 8005230:	d007      	beq.n	8005242 <HAL_TIM_Base_Start_IT+0x9e>
  {
    __HAL_TIM_ENABLE(htim);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f042 0201 	orr.w	r2, r2, #1
 8005240:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005242:	2300      	movs	r3, #0
}
 8005244:	4618      	mov	r0, r3
 8005246:	3710      	adds	r7, #16
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40000400 	.word	0x40000400
 8005250:	40000800 	.word	0x40000800
 8005254:	40000c00 	.word	0x40000c00
 8005258:	40001000 	.word	0x40001000
 800525c:	40001400 	.word	0x40001400
 8005260:	40010800 	.word	0x40010800
 8005264:	40010c00 	.word	0x40010c00
 8005268:	40011000 	.word	0x40011000
 800526c:	0800a340 	.word	0x0800a340

08005270 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2b00      	cmp	r3, #0
 800527c:	d101      	bne.n	8005282 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e088      	b.n	8005394 <HAL_TIM_PWM_Init+0x124>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800528a:	d02c      	beq.n	80052e6 <HAL_TIM_PWM_Init+0x76>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a42      	ldr	r2, [pc, #264]	; (800539c <HAL_TIM_PWM_Init+0x12c>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d027      	beq.n	80052e6 <HAL_TIM_PWM_Init+0x76>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4a41      	ldr	r2, [pc, #260]	; (80053a0 <HAL_TIM_PWM_Init+0x130>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d022      	beq.n	80052e6 <HAL_TIM_PWM_Init+0x76>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a3f      	ldr	r2, [pc, #252]	; (80053a4 <HAL_TIM_PWM_Init+0x134>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d01d      	beq.n	80052e6 <HAL_TIM_PWM_Init+0x76>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a3e      	ldr	r2, [pc, #248]	; (80053a8 <HAL_TIM_PWM_Init+0x138>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d018      	beq.n	80052e6 <HAL_TIM_PWM_Init+0x76>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4a3c      	ldr	r2, [pc, #240]	; (80053ac <HAL_TIM_PWM_Init+0x13c>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d013      	beq.n	80052e6 <HAL_TIM_PWM_Init+0x76>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	4a3b      	ldr	r2, [pc, #236]	; (80053b0 <HAL_TIM_PWM_Init+0x140>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d00e      	beq.n	80052e6 <HAL_TIM_PWM_Init+0x76>
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a39      	ldr	r2, [pc, #228]	; (80053b4 <HAL_TIM_PWM_Init+0x144>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d009      	beq.n	80052e6 <HAL_TIM_PWM_Init+0x76>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	4a38      	ldr	r2, [pc, #224]	; (80053b8 <HAL_TIM_PWM_Init+0x148>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d004      	beq.n	80052e6 <HAL_TIM_PWM_Init+0x76>
 80052dc:	f44f 618e 	mov.w	r1, #1136	; 0x470
 80052e0:	4836      	ldr	r0, [pc, #216]	; (80053bc <HAL_TIM_PWM_Init+0x14c>)
 80052e2:	f7fb ff73 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d014      	beq.n	8005318 <HAL_TIM_PWM_Init+0xa8>
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	689b      	ldr	r3, [r3, #8]
 80052f2:	2b10      	cmp	r3, #16
 80052f4:	d010      	beq.n	8005318 <HAL_TIM_PWM_Init+0xa8>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	2b20      	cmp	r3, #32
 80052fc:	d00c      	beq.n	8005318 <HAL_TIM_PWM_Init+0xa8>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	2b40      	cmp	r3, #64	; 0x40
 8005304:	d008      	beq.n	8005318 <HAL_TIM_PWM_Init+0xa8>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	2b60      	cmp	r3, #96	; 0x60
 800530c:	d004      	beq.n	8005318 <HAL_TIM_PWM_Init+0xa8>
 800530e:	f240 4171 	movw	r1, #1137	; 0x471
 8005312:	482a      	ldr	r0, [pc, #168]	; (80053bc <HAL_TIM_PWM_Init+0x14c>)
 8005314:	f7fb ff5a 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	691b      	ldr	r3, [r3, #16]
 800531c:	2b00      	cmp	r3, #0
 800531e:	d00e      	beq.n	800533e <HAL_TIM_PWM_Init+0xce>
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005328:	d009      	beq.n	800533e <HAL_TIM_PWM_Init+0xce>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005332:	d004      	beq.n	800533e <HAL_TIM_PWM_Init+0xce>
 8005334:	f240 4172 	movw	r1, #1138	; 0x472
 8005338:	4820      	ldr	r0, [pc, #128]	; (80053bc <HAL_TIM_PWM_Init+0x14c>)
 800533a:	f7fb ff47 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	2b00      	cmp	r3, #0
 8005344:	d008      	beq.n	8005358 <HAL_TIM_PWM_Init+0xe8>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	695b      	ldr	r3, [r3, #20]
 800534a:	2b80      	cmp	r3, #128	; 0x80
 800534c:	d004      	beq.n	8005358 <HAL_TIM_PWM_Init+0xe8>
 800534e:	f240 4173 	movw	r1, #1139	; 0x473
 8005352:	481a      	ldr	r0, [pc, #104]	; (80053bc <HAL_TIM_PWM_Init+0x14c>)
 8005354:	f7fb ff3a 	bl	80011cc <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800535e:	b2db      	uxtb	r3, r3
 8005360:	2b00      	cmp	r3, #0
 8005362:	d106      	bne.n	8005372 <HAL_TIM_PWM_Init+0x102>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f000 f827 	bl	80053c0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2202      	movs	r2, #2
 8005376:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	3304      	adds	r3, #4
 8005382:	4619      	mov	r1, r3
 8005384:	4610      	mov	r0, r2
 8005386:	f000 fe3b 	bl	8006000 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2201      	movs	r2, #1
 800538e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	40000400 	.word	0x40000400
 80053a0:	40000800 	.word	0x40000800
 80053a4:	40000c00 	.word	0x40000c00
 80053a8:	40001000 	.word	0x40001000
 80053ac:	40001400 	.word	0x40001400
 80053b0:	40010800 	.word	0x40010800
 80053b4:	40010c00 	.word	0x40010c00
 80053b8:	40011000 	.word	0x40011000
 80053bc:	0800a340 	.word	0x0800a340

080053c0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b083      	sub	sp, #12
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053c8:	bf00      	nop
 80053ca:	370c      	adds	r7, #12
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bc80      	pop	{r7}
 80053d0:	4770      	bx	lr
	...

080053d4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b084      	sub	sp, #16
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053e6:	d10b      	bne.n	8005400 <HAL_TIM_PWM_Start+0x2c>
 80053e8:	683b      	ldr	r3, [r7, #0]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d05b      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 80053ee:	683b      	ldr	r3, [r7, #0]
 80053f0:	2b04      	cmp	r3, #4
 80053f2:	d058      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	2b08      	cmp	r3, #8
 80053f8:	d055      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	2b0c      	cmp	r3, #12
 80053fe:	d052      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4a36      	ldr	r2, [pc, #216]	; (80054e0 <HAL_TIM_PWM_Start+0x10c>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d10b      	bne.n	8005422 <HAL_TIM_PWM_Start+0x4e>
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d04a      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	2b04      	cmp	r3, #4
 8005414:	d047      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	2b08      	cmp	r3, #8
 800541a:	d044      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	2b0c      	cmp	r3, #12
 8005420:	d041      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4a2f      	ldr	r2, [pc, #188]	; (80054e4 <HAL_TIM_PWM_Start+0x110>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d10b      	bne.n	8005444 <HAL_TIM_PWM_Start+0x70>
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d039      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	2b04      	cmp	r3, #4
 8005436:	d036      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	2b08      	cmp	r3, #8
 800543c:	d033      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	2b0c      	cmp	r3, #12
 8005442:	d030      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a27      	ldr	r2, [pc, #156]	; (80054e8 <HAL_TIM_PWM_Start+0x114>)
 800544a:	4293      	cmp	r3, r2
 800544c:	d10b      	bne.n	8005466 <HAL_TIM_PWM_Start+0x92>
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d028      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	2b04      	cmp	r3, #4
 8005458:	d025      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	2b08      	cmp	r3, #8
 800545e:	d022      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	2b0c      	cmp	r3, #12
 8005464:	d01f      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a20      	ldr	r2, [pc, #128]	; (80054ec <HAL_TIM_PWM_Start+0x118>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d105      	bne.n	800547c <HAL_TIM_PWM_Start+0xa8>
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d017      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 8005476:	683b      	ldr	r3, [r7, #0]
 8005478:	2b04      	cmp	r3, #4
 800547a:	d014      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a1b      	ldr	r2, [pc, #108]	; (80054f0 <HAL_TIM_PWM_Start+0x11c>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d102      	bne.n	800548c <HAL_TIM_PWM_Start+0xb8>
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d00c      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a18      	ldr	r2, [pc, #96]	; (80054f4 <HAL_TIM_PWM_Start+0x120>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d102      	bne.n	800549c <HAL_TIM_PWM_Start+0xc8>
 8005496:	683b      	ldr	r3, [r7, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d004      	beq.n	80054a6 <HAL_TIM_PWM_Start+0xd2>
 800549c:	f44f 619d 	mov.w	r1, #1256	; 0x4e8
 80054a0:	4815      	ldr	r0, [pc, #84]	; (80054f8 <HAL_TIM_PWM_Start+0x124>)
 80054a2:	f7fb fe93 	bl	80011cc <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2201      	movs	r2, #1
 80054ac:	6839      	ldr	r1, [r7, #0]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 ffa2 	bl	80063f8 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	f003 0307 	and.w	r3, r3, #7
 80054be:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2b06      	cmp	r3, #6
 80054c4:	d007      	beq.n	80054d6 <HAL_TIM_PWM_Start+0x102>
  {
    __HAL_TIM_ENABLE(htim);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f042 0201 	orr.w	r2, r2, #1
 80054d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054d6:	2300      	movs	r3, #0
}
 80054d8:	4618      	mov	r0, r3
 80054da:	3710      	adds	r7, #16
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	40000400 	.word	0x40000400
 80054e4:	40000800 	.word	0x40000800
 80054e8:	40000c00 	.word	0x40000c00
 80054ec:	40010800 	.word	0x40010800
 80054f0:	40010c00 	.word	0x40010c00
 80054f4:	40011000 	.word	0x40011000
 80054f8:	0800a340 	.word	0x0800a340

080054fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	f003 0302 	and.w	r3, r3, #2
 800550e:	2b02      	cmp	r3, #2
 8005510:	d122      	bne.n	8005558 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	f003 0302 	and.w	r3, r3, #2
 800551c:	2b02      	cmp	r3, #2
 800551e:	d11b      	bne.n	8005558 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f06f 0202 	mvn.w	r2, #2
 8005528:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	699b      	ldr	r3, [r3, #24]
 8005536:	f003 0303 	and.w	r3, r3, #3
 800553a:	2b00      	cmp	r3, #0
 800553c:	d003      	beq.n	8005546 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 fd43 	bl	8005fca <HAL_TIM_IC_CaptureCallback>
 8005544:	e005      	b.n	8005552 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 fd36 	bl	8005fb8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f000 fd45 	bl	8005fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	691b      	ldr	r3, [r3, #16]
 800555e:	f003 0304 	and.w	r3, r3, #4
 8005562:	2b04      	cmp	r3, #4
 8005564:	d122      	bne.n	80055ac <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	f003 0304 	and.w	r3, r3, #4
 8005570:	2b04      	cmp	r3, #4
 8005572:	d11b      	bne.n	80055ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f06f 0204 	mvn.w	r2, #4
 800557c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2202      	movs	r2, #2
 8005582:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800558e:	2b00      	cmp	r3, #0
 8005590:	d003      	beq.n	800559a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f000 fd19 	bl	8005fca <HAL_TIM_IC_CaptureCallback>
 8005598:	e005      	b.n	80055a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800559a:	6878      	ldr	r0, [r7, #4]
 800559c:	f000 fd0c 	bl	8005fb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f000 fd1b 	bl	8005fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2200      	movs	r2, #0
 80055aa:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	691b      	ldr	r3, [r3, #16]
 80055b2:	f003 0308 	and.w	r3, r3, #8
 80055b6:	2b08      	cmp	r3, #8
 80055b8:	d122      	bne.n	8005600 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	f003 0308 	and.w	r3, r3, #8
 80055c4:	2b08      	cmp	r3, #8
 80055c6:	d11b      	bne.n	8005600 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f06f 0208 	mvn.w	r2, #8
 80055d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2204      	movs	r2, #4
 80055d6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	f003 0303 	and.w	r3, r3, #3
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d003      	beq.n	80055ee <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f000 fcef 	bl	8005fca <HAL_TIM_IC_CaptureCallback>
 80055ec:	e005      	b.n	80055fa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f000 fce2 	bl	8005fb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f000 fcf1 	bl	8005fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2200      	movs	r2, #0
 80055fe:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	f003 0310 	and.w	r3, r3, #16
 800560a:	2b10      	cmp	r3, #16
 800560c:	d122      	bne.n	8005654 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	68db      	ldr	r3, [r3, #12]
 8005614:	f003 0310 	and.w	r3, r3, #16
 8005618:	2b10      	cmp	r3, #16
 800561a:	d11b      	bne.n	8005654 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f06f 0210 	mvn.w	r2, #16
 8005624:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2208      	movs	r2, #8
 800562a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	69db      	ldr	r3, [r3, #28]
 8005632:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005636:	2b00      	cmp	r3, #0
 8005638:	d003      	beq.n	8005642 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800563a:	6878      	ldr	r0, [r7, #4]
 800563c:	f000 fcc5 	bl	8005fca <HAL_TIM_IC_CaptureCallback>
 8005640:	e005      	b.n	800564e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 fcb8 	bl	8005fb8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005648:	6878      	ldr	r0, [r7, #4]
 800564a:	f000 fcc7 	bl	8005fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2200      	movs	r2, #0
 8005652:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	691b      	ldr	r3, [r3, #16]
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b01      	cmp	r3, #1
 8005660:	d10e      	bne.n	8005680 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	f003 0301 	and.w	r3, r3, #1
 800566c:	2b01      	cmp	r3, #1
 800566e:	d107      	bne.n	8005680 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f06f 0201 	mvn.w	r2, #1
 8005678:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f7fb fd8e 	bl	800119c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800568a:	2b40      	cmp	r3, #64	; 0x40
 800568c:	d10e      	bne.n	80056ac <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005698:	2b40      	cmp	r3, #64	; 0x40
 800569a:	d107      	bne.n	80056ac <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80056a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 fca1 	bl	8005fee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80056ac:	bf00      	nop
 80056ae:	3708      	adds	r7, #8
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	60f8      	str	r0, [r7, #12]
 80056bc:	60b9      	str	r1, [r7, #8]
 80056be:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d010      	beq.n	80056e8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2b04      	cmp	r3, #4
 80056ca:	d00d      	beq.n	80056e8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2b08      	cmp	r3, #8
 80056d0:	d00a      	beq.n	80056e8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2b0c      	cmp	r3, #12
 80056d6:	d007      	beq.n	80056e8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2b3c      	cmp	r3, #60	; 0x3c
 80056dc:	d004      	beq.n	80056e8 <HAL_TIM_PWM_ConfigChannel+0x34>
 80056de:	f640 5169 	movw	r1, #3433	; 0xd69
 80056e2:	488d      	ldr	r0, [pc, #564]	; (8005918 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80056e4:	f7fb fd72 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2b60      	cmp	r3, #96	; 0x60
 80056ee:	d008      	beq.n	8005702 <HAL_TIM_PWM_ConfigChannel+0x4e>
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2b70      	cmp	r3, #112	; 0x70
 80056f6:	d004      	beq.n	8005702 <HAL_TIM_PWM_ConfigChannel+0x4e>
 80056f8:	f640 516a 	movw	r1, #3434	; 0xd6a
 80056fc:	4886      	ldr	r0, [pc, #536]	; (8005918 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80056fe:	f7fb fd65 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d008      	beq.n	800571c <HAL_TIM_PWM_ConfigChannel+0x68>
 800570a:	68bb      	ldr	r3, [r7, #8]
 800570c:	689b      	ldr	r3, [r3, #8]
 800570e:	2b02      	cmp	r3, #2
 8005710:	d004      	beq.n	800571c <HAL_TIM_PWM_ConfigChannel+0x68>
 8005712:	f640 516b 	movw	r1, #3435	; 0xd6b
 8005716:	4880      	ldr	r0, [pc, #512]	; (8005918 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8005718:	f7fb fd58 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d008      	beq.n	8005736 <HAL_TIM_PWM_ConfigChannel+0x82>
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	2b04      	cmp	r3, #4
 800572a:	d004      	beq.n	8005736 <HAL_TIM_PWM_ConfigChannel+0x82>
 800572c:	f640 516c 	movw	r1, #3436	; 0xd6c
 8005730:	4879      	ldr	r0, [pc, #484]	; (8005918 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8005732:	f7fb fd4b 	bl	80011cc <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800573c:	2b01      	cmp	r3, #1
 800573e:	d101      	bne.n	8005744 <HAL_TIM_PWM_ConfigChannel+0x90>
 8005740:	2302      	movs	r3, #2
 8005742:	e13b      	b.n	80059bc <HAL_TIM_PWM_ConfigChannel+0x308>
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2201      	movs	r2, #1
 8005748:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2202      	movs	r2, #2
 8005750:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  switch (Channel)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	2b0c      	cmp	r3, #12
 8005758:	f200 8126 	bhi.w	80059a8 <HAL_TIM_PWM_ConfigChannel+0x2f4>
 800575c:	a201      	add	r2, pc, #4	; (adr r2, 8005764 <HAL_TIM_PWM_ConfigChannel+0xb0>)
 800575e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005762:	bf00      	nop
 8005764:	08005799 	.word	0x08005799
 8005768:	080059a9 	.word	0x080059a9
 800576c:	080059a9 	.word	0x080059a9
 8005770:	080059a9 	.word	0x080059a9
 8005774:	08005829 	.word	0x08005829
 8005778:	080059a9 	.word	0x080059a9
 800577c:	080059a9 	.word	0x080059a9
 8005780:	080059a9 	.word	0x080059a9
 8005784:	080058a7 	.word	0x080058a7
 8005788:	080059a9 	.word	0x080059a9
 800578c:	080059a9 	.word	0x080059a9
 8005790:	080059a9 	.word	0x080059a9
 8005794:	08005935 	.word	0x08005935
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057a0:	d022      	beq.n	80057e8 <HAL_TIM_PWM_ConfigChannel+0x134>
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a5d      	ldr	r2, [pc, #372]	; (800591c <HAL_TIM_PWM_ConfigChannel+0x268>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d01d      	beq.n	80057e8 <HAL_TIM_PWM_ConfigChannel+0x134>
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a5b      	ldr	r2, [pc, #364]	; (8005920 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80057b2:	4293      	cmp	r3, r2
 80057b4:	d018      	beq.n	80057e8 <HAL_TIM_PWM_ConfigChannel+0x134>
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	4a5a      	ldr	r2, [pc, #360]	; (8005924 <HAL_TIM_PWM_ConfigChannel+0x270>)
 80057bc:	4293      	cmp	r3, r2
 80057be:	d013      	beq.n	80057e8 <HAL_TIM_PWM_ConfigChannel+0x134>
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a58      	ldr	r2, [pc, #352]	; (8005928 <HAL_TIM_PWM_ConfigChannel+0x274>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d00e      	beq.n	80057e8 <HAL_TIM_PWM_ConfigChannel+0x134>
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a57      	ldr	r2, [pc, #348]	; (800592c <HAL_TIM_PWM_ConfigChannel+0x278>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d009      	beq.n	80057e8 <HAL_TIM_PWM_ConfigChannel+0x134>
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a55      	ldr	r2, [pc, #340]	; (8005930 <HAL_TIM_PWM_ConfigChannel+0x27c>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d004      	beq.n	80057e8 <HAL_TIM_PWM_ConfigChannel+0x134>
 80057de:	f640 5178 	movw	r1, #3448	; 0xd78
 80057e2:	484d      	ldr	r0, [pc, #308]	; (8005918 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80057e4:	f7fb fcf2 	bl	80011cc <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68b9      	ldr	r1, [r7, #8]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 fc76 	bl	80060e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	699a      	ldr	r2, [r3, #24]
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0208 	orr.w	r2, r2, #8
 8005802:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	699a      	ldr	r2, [r3, #24]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f022 0204 	bic.w	r2, r2, #4
 8005812:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6999      	ldr	r1, [r3, #24]
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	68da      	ldr	r2, [r3, #12]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	430a      	orrs	r2, r1
 8005824:	619a      	str	r2, [r3, #24]
      break;
 8005826:	e0c0      	b.n	80059aa <HAL_TIM_PWM_ConfigChannel+0x2f6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005830:	d018      	beq.n	8005864 <HAL_TIM_PWM_ConfigChannel+0x1b0>
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a39      	ldr	r2, [pc, #228]	; (800591c <HAL_TIM_PWM_ConfigChannel+0x268>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d013      	beq.n	8005864 <HAL_TIM_PWM_ConfigChannel+0x1b0>
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a37      	ldr	r2, [pc, #220]	; (8005920 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d00e      	beq.n	8005864 <HAL_TIM_PWM_ConfigChannel+0x1b0>
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a36      	ldr	r2, [pc, #216]	; (8005924 <HAL_TIM_PWM_ConfigChannel+0x270>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d009      	beq.n	8005864 <HAL_TIM_PWM_ConfigChannel+0x1b0>
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a34      	ldr	r2, [pc, #208]	; (8005928 <HAL_TIM_PWM_ConfigChannel+0x274>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d004      	beq.n	8005864 <HAL_TIM_PWM_ConfigChannel+0x1b0>
 800585a:	f640 5189 	movw	r1, #3465	; 0xd89
 800585e:	482e      	ldr	r0, [pc, #184]	; (8005918 <HAL_TIM_PWM_ConfigChannel+0x264>)
 8005860:	f7fb fcb4 	bl	80011cc <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	68b9      	ldr	r1, [r7, #8]
 800586a:	4618      	mov	r0, r3
 800586c:	f000 fc74 	bl	8006158 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	699a      	ldr	r2, [r3, #24]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800587e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	699a      	ldr	r2, [r3, #24]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800588e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	6999      	ldr	r1, [r3, #24]
 8005896:	68bb      	ldr	r3, [r7, #8]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	021a      	lsls	r2, r3, #8
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	430a      	orrs	r2, r1
 80058a2:	619a      	str	r2, [r3, #24]
      break;
 80058a4:	e081      	b.n	80059aa <HAL_TIM_PWM_ConfigChannel+0x2f6>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058ae:	d013      	beq.n	80058d8 <HAL_TIM_PWM_ConfigChannel+0x224>
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a19      	ldr	r2, [pc, #100]	; (800591c <HAL_TIM_PWM_ConfigChannel+0x268>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d00e      	beq.n	80058d8 <HAL_TIM_PWM_ConfigChannel+0x224>
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	4a18      	ldr	r2, [pc, #96]	; (8005920 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d009      	beq.n	80058d8 <HAL_TIM_PWM_ConfigChannel+0x224>
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	4a16      	ldr	r2, [pc, #88]	; (8005924 <HAL_TIM_PWM_ConfigChannel+0x270>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d004      	beq.n	80058d8 <HAL_TIM_PWM_ConfigChannel+0x224>
 80058ce:	f640 519a 	movw	r1, #3482	; 0xd9a
 80058d2:	4811      	ldr	r0, [pc, #68]	; (8005918 <HAL_TIM_PWM_ConfigChannel+0x264>)
 80058d4:	f7fb fc7a 	bl	80011cc <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	68b9      	ldr	r1, [r7, #8]
 80058de:	4618      	mov	r0, r3
 80058e0:	f000 fc78 	bl	80061d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	69da      	ldr	r2, [r3, #28]
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f042 0208 	orr.w	r2, r2, #8
 80058f2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	69da      	ldr	r2, [r3, #28]
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f022 0204 	bic.w	r2, r2, #4
 8005902:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	69d9      	ldr	r1, [r3, #28]
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	68da      	ldr	r2, [r3, #12]
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	430a      	orrs	r2, r1
 8005914:	61da      	str	r2, [r3, #28]
      break;
 8005916:	e048      	b.n	80059aa <HAL_TIM_PWM_ConfigChannel+0x2f6>
 8005918:	0800a340 	.word	0x0800a340
 800591c:	40000400 	.word	0x40000400
 8005920:	40000800 	.word	0x40000800
 8005924:	40000c00 	.word	0x40000c00
 8005928:	40010800 	.word	0x40010800
 800592c:	40010c00 	.word	0x40010c00
 8005930:	40011000 	.word	0x40011000
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800593c:	d013      	beq.n	8005966 <HAL_TIM_PWM_ConfigChannel+0x2b2>
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4a20      	ldr	r2, [pc, #128]	; (80059c4 <HAL_TIM_PWM_ConfigChannel+0x310>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d00e      	beq.n	8005966 <HAL_TIM_PWM_ConfigChannel+0x2b2>
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	4a1e      	ldr	r2, [pc, #120]	; (80059c8 <HAL_TIM_PWM_ConfigChannel+0x314>)
 800594e:	4293      	cmp	r3, r2
 8005950:	d009      	beq.n	8005966 <HAL_TIM_PWM_ConfigChannel+0x2b2>
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	4a1d      	ldr	r2, [pc, #116]	; (80059cc <HAL_TIM_PWM_ConfigChannel+0x318>)
 8005958:	4293      	cmp	r3, r2
 800595a:	d004      	beq.n	8005966 <HAL_TIM_PWM_ConfigChannel+0x2b2>
 800595c:	f640 51ab 	movw	r1, #3499	; 0xdab
 8005960:	481b      	ldr	r0, [pc, #108]	; (80059d0 <HAL_TIM_PWM_ConfigChannel+0x31c>)
 8005962:	f7fb fc33 	bl	80011cc <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	68b9      	ldr	r1, [r7, #8]
 800596c:	4618      	mov	r0, r3
 800596e:	f000 fc6e 	bl	800624e <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	69da      	ldr	r2, [r3, #28]
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005980:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	69da      	ldr	r2, [r3, #28]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005990:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	69d9      	ldr	r1, [r3, #28]
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	021a      	lsls	r2, r3, #8
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	430a      	orrs	r2, r1
 80059a4:	61da      	str	r2, [r3, #28]
      break;
 80059a6:	e000      	b.n	80059aa <HAL_TIM_PWM_ConfigChannel+0x2f6>
    }

    default:
      break;
 80059a8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2201      	movs	r2, #1
 80059ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80059ba:	2300      	movs	r3, #0
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3710      	adds	r7, #16
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}
 80059c4:	40000400 	.word	0x40000400
 80059c8:	40000800 	.word	0x40000800
 80059cc:	40000c00 	.word	0x40000c00
 80059d0:	0800a340 	.word	0x0800a340

080059d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b084      	sub	sp, #16
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d101      	bne.n	80059ec <HAL_TIM_ConfigClockSource+0x18>
 80059e8:	2302      	movs	r3, #2
 80059ea:	e2d7      	b.n	8005f9c <HAL_TIM_ConfigClockSource+0x5c8>
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2202      	movs	r2, #2
 80059f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a04:	d029      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x86>
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a0e:	d024      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x86>
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d020      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x86>
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	2b10      	cmp	r3, #16
 8005a1e:	d01c      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x86>
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	2b20      	cmp	r3, #32
 8005a26:	d018      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x86>
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	2b30      	cmp	r3, #48	; 0x30
 8005a2e:	d014      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x86>
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	2b40      	cmp	r3, #64	; 0x40
 8005a36:	d010      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x86>
 8005a38:	683b      	ldr	r3, [r7, #0]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	2b50      	cmp	r3, #80	; 0x50
 8005a3e:	d00c      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x86>
 8005a40:	683b      	ldr	r3, [r7, #0]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	2b60      	cmp	r3, #96	; 0x60
 8005a46:	d008      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x86>
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	2b70      	cmp	r3, #112	; 0x70
 8005a4e:	d004      	beq.n	8005a5a <HAL_TIM_ConfigClockSource+0x86>
 8005a50:	f241 01d0 	movw	r1, #4304	; 0x10d0
 8005a54:	4874      	ldr	r0, [pc, #464]	; (8005c28 <HAL_TIM_ConfigClockSource+0x254>)
 8005a56:	f7fb fbb9 	bl	80011cc <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a68:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a70:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	68fa      	ldr	r2, [r7, #12]
 8005a78:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2b40      	cmp	r3, #64	; 0x40
 8005a80:	f000 820a 	beq.w	8005e98 <HAL_TIM_ConfigClockSource+0x4c4>
 8005a84:	2b40      	cmp	r3, #64	; 0x40
 8005a86:	d80f      	bhi.n	8005aa8 <HAL_TIM_ConfigClockSource+0xd4>
 8005a88:	2b10      	cmp	r3, #16
 8005a8a:	f000 8256 	beq.w	8005f3a <HAL_TIM_ConfigClockSource+0x566>
 8005a8e:	2b10      	cmp	r3, #16
 8005a90:	d803      	bhi.n	8005a9a <HAL_TIM_ConfigClockSource+0xc6>
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	f000 8251 	beq.w	8005f3a <HAL_TIM_ConfigClockSource+0x566>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005a98:	e277      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x5b6>
  switch (sClockSourceConfig->ClockSource)
 8005a9a:	2b20      	cmp	r3, #32
 8005a9c:	f000 824d 	beq.w	8005f3a <HAL_TIM_ConfigClockSource+0x566>
 8005aa0:	2b30      	cmp	r3, #48	; 0x30
 8005aa2:	f000 824a 	beq.w	8005f3a <HAL_TIM_ConfigClockSource+0x566>
      break;
 8005aa6:	e270      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x5b6>
  switch (sClockSourceConfig->ClockSource)
 8005aa8:	2b70      	cmp	r3, #112	; 0x70
 8005aaa:	d04c      	beq.n	8005b46 <HAL_TIM_ConfigClockSource+0x172>
 8005aac:	2b70      	cmp	r3, #112	; 0x70
 8005aae:	d806      	bhi.n	8005abe <HAL_TIM_ConfigClockSource+0xea>
 8005ab0:	2b50      	cmp	r3, #80	; 0x50
 8005ab2:	f000 8141 	beq.w	8005d38 <HAL_TIM_ConfigClockSource+0x364>
 8005ab6:	2b60      	cmp	r3, #96	; 0x60
 8005ab8:	f000 818f 	beq.w	8005dda <HAL_TIM_ConfigClockSource+0x406>
      break;
 8005abc:	e265      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x5b6>
  switch (sClockSourceConfig->ClockSource)
 8005abe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ac2:	d004      	beq.n	8005ace <HAL_TIM_ConfigClockSource+0xfa>
 8005ac4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ac8:	f000 80c0 	beq.w	8005c4c <HAL_TIM_ConfigClockSource+0x278>
      break;
 8005acc:	e25d      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x5b6>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ad6:	f000 8257 	beq.w	8005f88 <HAL_TIM_ConfigClockSource+0x5b4>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	4a53      	ldr	r2, [pc, #332]	; (8005c2c <HAL_TIM_ConfigClockSource+0x258>)
 8005ae0:	4293      	cmp	r3, r2
 8005ae2:	f000 8251 	beq.w	8005f88 <HAL_TIM_ConfigClockSource+0x5b4>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	4a51      	ldr	r2, [pc, #324]	; (8005c30 <HAL_TIM_ConfigClockSource+0x25c>)
 8005aec:	4293      	cmp	r3, r2
 8005aee:	f000 824b 	beq.w	8005f88 <HAL_TIM_ConfigClockSource+0x5b4>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a4f      	ldr	r2, [pc, #316]	; (8005c34 <HAL_TIM_ConfigClockSource+0x260>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	f000 8245 	beq.w	8005f88 <HAL_TIM_ConfigClockSource+0x5b4>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a4d      	ldr	r2, [pc, #308]	; (8005c38 <HAL_TIM_ConfigClockSource+0x264>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	f000 823f 	beq.w	8005f88 <HAL_TIM_ConfigClockSource+0x5b4>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4a4b      	ldr	r2, [pc, #300]	; (8005c3c <HAL_TIM_ConfigClockSource+0x268>)
 8005b10:	4293      	cmp	r3, r2
 8005b12:	f000 8239 	beq.w	8005f88 <HAL_TIM_ConfigClockSource+0x5b4>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	4a49      	ldr	r2, [pc, #292]	; (8005c40 <HAL_TIM_ConfigClockSource+0x26c>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	f000 8233 	beq.w	8005f88 <HAL_TIM_ConfigClockSource+0x5b4>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a47      	ldr	r2, [pc, #284]	; (8005c44 <HAL_TIM_ConfigClockSource+0x270>)
 8005b28:	4293      	cmp	r3, r2
 8005b2a:	f000 822d 	beq.w	8005f88 <HAL_TIM_ConfigClockSource+0x5b4>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a45      	ldr	r2, [pc, #276]	; (8005c48 <HAL_TIM_ConfigClockSource+0x274>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	f000 8227 	beq.w	8005f88 <HAL_TIM_ConfigClockSource+0x5b4>
 8005b3a:	f241 01dc 	movw	r1, #4316	; 0x10dc
 8005b3e:	483a      	ldr	r0, [pc, #232]	; (8005c28 <HAL_TIM_ConfigClockSource+0x254>)
 8005b40:	f7fb fb44 	bl	80011cc <assert_failed>
      break;
 8005b44:	e220      	b.n	8005f88 <HAL_TIM_ConfigClockSource+0x5b4>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b4e:	d018      	beq.n	8005b82 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a35      	ldr	r2, [pc, #212]	; (8005c2c <HAL_TIM_ConfigClockSource+0x258>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d013      	beq.n	8005b82 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a34      	ldr	r2, [pc, #208]	; (8005c30 <HAL_TIM_ConfigClockSource+0x25c>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d00e      	beq.n	8005b82 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a32      	ldr	r2, [pc, #200]	; (8005c34 <HAL_TIM_ConfigClockSource+0x260>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d009      	beq.n	8005b82 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4a33      	ldr	r2, [pc, #204]	; (8005c40 <HAL_TIM_ConfigClockSource+0x26c>)
 8005b74:	4293      	cmp	r3, r2
 8005b76:	d004      	beq.n	8005b82 <HAL_TIM_ConfigClockSource+0x1ae>
 8005b78:	f241 01e3 	movw	r1, #4323	; 0x10e3
 8005b7c:	482a      	ldr	r0, [pc, #168]	; (8005c28 <HAL_TIM_ConfigClockSource+0x254>)
 8005b7e:	f7fb fb25 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d013      	beq.n	8005bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	689b      	ldr	r3, [r3, #8]
 8005b8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b92:	d00e      	beq.n	8005bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	689b      	ldr	r3, [r3, #8]
 8005b98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005b9c:	d009      	beq.n	8005bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005ba6:	d004      	beq.n	8005bb2 <HAL_TIM_ConfigClockSource+0x1de>
 8005ba8:	f241 01e6 	movw	r1, #4326	; 0x10e6
 8005bac:	481e      	ldr	r0, [pc, #120]	; (8005c28 <HAL_TIM_ConfigClockSource+0x254>)
 8005bae:	f7fb fb0d 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005bb2:	683b      	ldr	r3, [r7, #0]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bba:	d014      	beq.n	8005be6 <HAL_TIM_ConfigClockSource+0x212>
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	685b      	ldr	r3, [r3, #4]
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d010      	beq.n	8005be6 <HAL_TIM_ConfigClockSource+0x212>
 8005bc4:	683b      	ldr	r3, [r7, #0]
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d00c      	beq.n	8005be6 <HAL_TIM_ConfigClockSource+0x212>
 8005bcc:	683b      	ldr	r3, [r7, #0]
 8005bce:	685b      	ldr	r3, [r3, #4]
 8005bd0:	2b02      	cmp	r3, #2
 8005bd2:	d008      	beq.n	8005be6 <HAL_TIM_ConfigClockSource+0x212>
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	2b0a      	cmp	r3, #10
 8005bda:	d004      	beq.n	8005be6 <HAL_TIM_ConfigClockSource+0x212>
 8005bdc:	f241 01e7 	movw	r1, #4327	; 0x10e7
 8005be0:	4811      	ldr	r0, [pc, #68]	; (8005c28 <HAL_TIM_ConfigClockSource+0x254>)
 8005be2:	f7fb faf3 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	68db      	ldr	r3, [r3, #12]
 8005bea:	2b0f      	cmp	r3, #15
 8005bec:	d904      	bls.n	8005bf8 <HAL_TIM_ConfigClockSource+0x224>
 8005bee:	f241 01e8 	movw	r1, #4328	; 0x10e8
 8005bf2:	480d      	ldr	r0, [pc, #52]	; (8005c28 <HAL_TIM_ConfigClockSource+0x254>)
 8005bf4:	f7fb faea 	bl	80011cc <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6818      	ldr	r0, [r3, #0]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	6899      	ldr	r1, [r3, #8]
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	685a      	ldr	r2, [r3, #4]
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	f000 fbd6 	bl	80063b8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005c1a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68fa      	ldr	r2, [r7, #12]
 8005c22:	609a      	str	r2, [r3, #8]
      break;
 8005c24:	e1b1      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x5b6>
 8005c26:	bf00      	nop
 8005c28:	0800a340 	.word	0x0800a340
 8005c2c:	40000400 	.word	0x40000400
 8005c30:	40000800 	.word	0x40000800
 8005c34:	40000c00 	.word	0x40000c00
 8005c38:	40001000 	.word	0x40001000
 8005c3c:	40001400 	.word	0x40001400
 8005c40:	40010800 	.word	0x40010800
 8005c44:	40010c00 	.word	0x40010c00
 8005c48:	40011000 	.word	0x40011000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c54:	d022      	beq.n	8005c9c <HAL_TIM_ConfigClockSource+0x2c8>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a88      	ldr	r2, [pc, #544]	; (8005e7c <HAL_TIM_ConfigClockSource+0x4a8>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d01d      	beq.n	8005c9c <HAL_TIM_ConfigClockSource+0x2c8>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a86      	ldr	r2, [pc, #536]	; (8005e80 <HAL_TIM_ConfigClockSource+0x4ac>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d018      	beq.n	8005c9c <HAL_TIM_ConfigClockSource+0x2c8>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a85      	ldr	r2, [pc, #532]	; (8005e84 <HAL_TIM_ConfigClockSource+0x4b0>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d013      	beq.n	8005c9c <HAL_TIM_ConfigClockSource+0x2c8>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a83      	ldr	r2, [pc, #524]	; (8005e88 <HAL_TIM_ConfigClockSource+0x4b4>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d00e      	beq.n	8005c9c <HAL_TIM_ConfigClockSource+0x2c8>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a82      	ldr	r2, [pc, #520]	; (8005e8c <HAL_TIM_ConfigClockSource+0x4b8>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d009      	beq.n	8005c9c <HAL_TIM_ConfigClockSource+0x2c8>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a80      	ldr	r2, [pc, #512]	; (8005e90 <HAL_TIM_ConfigClockSource+0x4bc>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d004      	beq.n	8005c9c <HAL_TIM_ConfigClockSource+0x2c8>
 8005c92:	f241 01fb 	movw	r1, #4347	; 0x10fb
 8005c96:	487f      	ldr	r0, [pc, #508]	; (8005e94 <HAL_TIM_ConfigClockSource+0x4c0>)
 8005c98:	f7fb fa98 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d013      	beq.n	8005ccc <HAL_TIM_ConfigClockSource+0x2f8>
 8005ca4:	683b      	ldr	r3, [r7, #0]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cac:	d00e      	beq.n	8005ccc <HAL_TIM_ConfigClockSource+0x2f8>
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005cb6:	d009      	beq.n	8005ccc <HAL_TIM_ConfigClockSource+0x2f8>
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005cc0:	d004      	beq.n	8005ccc <HAL_TIM_ConfigClockSource+0x2f8>
 8005cc2:	f241 01fe 	movw	r1, #4350	; 0x10fe
 8005cc6:	4873      	ldr	r0, [pc, #460]	; (8005e94 <HAL_TIM_ConfigClockSource+0x4c0>)
 8005cc8:	f7fb fa80 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	685b      	ldr	r3, [r3, #4]
 8005cd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cd4:	d014      	beq.n	8005d00 <HAL_TIM_ConfigClockSource+0x32c>
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d010      	beq.n	8005d00 <HAL_TIM_ConfigClockSource+0x32c>
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00c      	beq.n	8005d00 <HAL_TIM_ConfigClockSource+0x32c>
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	2b02      	cmp	r3, #2
 8005cec:	d008      	beq.n	8005d00 <HAL_TIM_ConfigClockSource+0x32c>
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	2b0a      	cmp	r3, #10
 8005cf4:	d004      	beq.n	8005d00 <HAL_TIM_ConfigClockSource+0x32c>
 8005cf6:	f241 01ff 	movw	r1, #4351	; 0x10ff
 8005cfa:	4866      	ldr	r0, [pc, #408]	; (8005e94 <HAL_TIM_ConfigClockSource+0x4c0>)
 8005cfc:	f7fb fa66 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	2b0f      	cmp	r3, #15
 8005d06:	d904      	bls.n	8005d12 <HAL_TIM_ConfigClockSource+0x33e>
 8005d08:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8005d0c:	4861      	ldr	r0, [pc, #388]	; (8005e94 <HAL_TIM_ConfigClockSource+0x4c0>)
 8005d0e:	f7fb fa5d 	bl	80011cc <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6818      	ldr	r0, [r3, #0]
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	6899      	ldr	r1, [r3, #8]
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	685a      	ldr	r2, [r3, #4]
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	f000 fb49 	bl	80063b8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	689a      	ldr	r2, [r3, #8]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d34:	609a      	str	r2, [r3, #8]
      break;
 8005d36:	e128      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x5b6>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d40:	d018      	beq.n	8005d74 <HAL_TIM_ConfigClockSource+0x3a0>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a4d      	ldr	r2, [pc, #308]	; (8005e7c <HAL_TIM_ConfigClockSource+0x4a8>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d013      	beq.n	8005d74 <HAL_TIM_ConfigClockSource+0x3a0>
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a4b      	ldr	r2, [pc, #300]	; (8005e80 <HAL_TIM_ConfigClockSource+0x4ac>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d00e      	beq.n	8005d74 <HAL_TIM_ConfigClockSource+0x3a0>
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a4a      	ldr	r2, [pc, #296]	; (8005e84 <HAL_TIM_ConfigClockSource+0x4b0>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d009      	beq.n	8005d74 <HAL_TIM_ConfigClockSource+0x3a0>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a48      	ldr	r2, [pc, #288]	; (8005e88 <HAL_TIM_ConfigClockSource+0x4b4>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d004      	beq.n	8005d74 <HAL_TIM_ConfigClockSource+0x3a0>
 8005d6a:	f241 110f 	movw	r1, #4367	; 0x110f
 8005d6e:	4849      	ldr	r0, [pc, #292]	; (8005e94 <HAL_TIM_ConfigClockSource+0x4c0>)
 8005d70:	f7fb fa2c 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005d74:	683b      	ldr	r3, [r7, #0]
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d7c:	d014      	beq.n	8005da8 <HAL_TIM_ConfigClockSource+0x3d4>
 8005d7e:	683b      	ldr	r3, [r7, #0]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d010      	beq.n	8005da8 <HAL_TIM_ConfigClockSource+0x3d4>
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	685b      	ldr	r3, [r3, #4]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d00c      	beq.n	8005da8 <HAL_TIM_ConfigClockSource+0x3d4>
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	685b      	ldr	r3, [r3, #4]
 8005d92:	2b02      	cmp	r3, #2
 8005d94:	d008      	beq.n	8005da8 <HAL_TIM_ConfigClockSource+0x3d4>
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	685b      	ldr	r3, [r3, #4]
 8005d9a:	2b0a      	cmp	r3, #10
 8005d9c:	d004      	beq.n	8005da8 <HAL_TIM_ConfigClockSource+0x3d4>
 8005d9e:	f241 1112 	movw	r1, #4370	; 0x1112
 8005da2:	483c      	ldr	r0, [pc, #240]	; (8005e94 <HAL_TIM_ConfigClockSource+0x4c0>)
 8005da4:	f7fb fa12 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005da8:	683b      	ldr	r3, [r7, #0]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	2b0f      	cmp	r3, #15
 8005dae:	d904      	bls.n	8005dba <HAL_TIM_ConfigClockSource+0x3e6>
 8005db0:	f241 1113 	movw	r1, #4371	; 0x1113
 8005db4:	4837      	ldr	r0, [pc, #220]	; (8005e94 <HAL_TIM_ConfigClockSource+0x4c0>)
 8005db6:	f7fb fa09 	bl	80011cc <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6818      	ldr	r0, [r3, #0]
 8005dbe:	683b      	ldr	r3, [r7, #0]
 8005dc0:	6859      	ldr	r1, [r3, #4]
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	68db      	ldr	r3, [r3, #12]
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	f000 fa7f 	bl	80062ca <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2150      	movs	r1, #80	; 0x50
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	f000 fad6 	bl	8006384 <TIM_ITRx_SetConfig>
      break;
 8005dd8:	e0d7      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x5b6>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005de2:	d018      	beq.n	8005e16 <HAL_TIM_ConfigClockSource+0x442>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a24      	ldr	r2, [pc, #144]	; (8005e7c <HAL_TIM_ConfigClockSource+0x4a8>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	d013      	beq.n	8005e16 <HAL_TIM_ConfigClockSource+0x442>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	4a23      	ldr	r2, [pc, #140]	; (8005e80 <HAL_TIM_ConfigClockSource+0x4ac>)
 8005df4:	4293      	cmp	r3, r2
 8005df6:	d00e      	beq.n	8005e16 <HAL_TIM_ConfigClockSource+0x442>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a21      	ldr	r2, [pc, #132]	; (8005e84 <HAL_TIM_ConfigClockSource+0x4b0>)
 8005dfe:	4293      	cmp	r3, r2
 8005e00:	d009      	beq.n	8005e16 <HAL_TIM_ConfigClockSource+0x442>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	4a20      	ldr	r2, [pc, #128]	; (8005e88 <HAL_TIM_ConfigClockSource+0x4b4>)
 8005e08:	4293      	cmp	r3, r2
 8005e0a:	d004      	beq.n	8005e16 <HAL_TIM_ConfigClockSource+0x442>
 8005e0c:	f241 111f 	movw	r1, #4383	; 0x111f
 8005e10:	4820      	ldr	r0, [pc, #128]	; (8005e94 <HAL_TIM_ConfigClockSource+0x4c0>)
 8005e12:	f7fb f9db 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005e16:	683b      	ldr	r3, [r7, #0]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e1e:	d014      	beq.n	8005e4a <HAL_TIM_ConfigClockSource+0x476>
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d010      	beq.n	8005e4a <HAL_TIM_ConfigClockSource+0x476>
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	685b      	ldr	r3, [r3, #4]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d00c      	beq.n	8005e4a <HAL_TIM_ConfigClockSource+0x476>
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	2b02      	cmp	r3, #2
 8005e36:	d008      	beq.n	8005e4a <HAL_TIM_ConfigClockSource+0x476>
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	685b      	ldr	r3, [r3, #4]
 8005e3c:	2b0a      	cmp	r3, #10
 8005e3e:	d004      	beq.n	8005e4a <HAL_TIM_ConfigClockSource+0x476>
 8005e40:	f241 1122 	movw	r1, #4386	; 0x1122
 8005e44:	4813      	ldr	r0, [pc, #76]	; (8005e94 <HAL_TIM_ConfigClockSource+0x4c0>)
 8005e46:	f7fb f9c1 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	2b0f      	cmp	r3, #15
 8005e50:	d904      	bls.n	8005e5c <HAL_TIM_ConfigClockSource+0x488>
 8005e52:	f241 1123 	movw	r1, #4387	; 0x1123
 8005e56:	480f      	ldr	r0, [pc, #60]	; (8005e94 <HAL_TIM_ConfigClockSource+0x4c0>)
 8005e58:	f7fb f9b8 	bl	80011cc <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6818      	ldr	r0, [r3, #0]
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	6859      	ldr	r1, [r3, #4]
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	68db      	ldr	r3, [r3, #12]
 8005e68:	461a      	mov	r2, r3
 8005e6a:	f000 fa5c 	bl	8006326 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2160      	movs	r1, #96	; 0x60
 8005e74:	4618      	mov	r0, r3
 8005e76:	f000 fa85 	bl	8006384 <TIM_ITRx_SetConfig>
      break;
 8005e7a:	e086      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x5b6>
 8005e7c:	40000400 	.word	0x40000400
 8005e80:	40000800 	.word	0x40000800
 8005e84:	40000c00 	.word	0x40000c00
 8005e88:	40010800 	.word	0x40010800
 8005e8c:	40010c00 	.word	0x40010c00
 8005e90:	40011000 	.word	0x40011000
 8005e94:	0800a340 	.word	0x0800a340
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ea0:	d018      	beq.n	8005ed4 <HAL_TIM_ConfigClockSource+0x500>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a3f      	ldr	r2, [pc, #252]	; (8005fa4 <HAL_TIM_ConfigClockSource+0x5d0>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d013      	beq.n	8005ed4 <HAL_TIM_ConfigClockSource+0x500>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a3d      	ldr	r2, [pc, #244]	; (8005fa8 <HAL_TIM_ConfigClockSource+0x5d4>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d00e      	beq.n	8005ed4 <HAL_TIM_ConfigClockSource+0x500>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a3c      	ldr	r2, [pc, #240]	; (8005fac <HAL_TIM_ConfigClockSource+0x5d8>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d009      	beq.n	8005ed4 <HAL_TIM_ConfigClockSource+0x500>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a3a      	ldr	r2, [pc, #232]	; (8005fb0 <HAL_TIM_ConfigClockSource+0x5dc>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d004      	beq.n	8005ed4 <HAL_TIM_ConfigClockSource+0x500>
 8005eca:	f241 112f 	movw	r1, #4399	; 0x112f
 8005ece:	4839      	ldr	r0, [pc, #228]	; (8005fb4 <HAL_TIM_ConfigClockSource+0x5e0>)
 8005ed0:	f7fb f97c 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	685b      	ldr	r3, [r3, #4]
 8005ed8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005edc:	d014      	beq.n	8005f08 <HAL_TIM_ConfigClockSource+0x534>
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d010      	beq.n	8005f08 <HAL_TIM_ConfigClockSource+0x534>
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d00c      	beq.n	8005f08 <HAL_TIM_ConfigClockSource+0x534>
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d008      	beq.n	8005f08 <HAL_TIM_ConfigClockSource+0x534>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	2b0a      	cmp	r3, #10
 8005efc:	d004      	beq.n	8005f08 <HAL_TIM_ConfigClockSource+0x534>
 8005efe:	f241 1132 	movw	r1, #4402	; 0x1132
 8005f02:	482c      	ldr	r0, [pc, #176]	; (8005fb4 <HAL_TIM_ConfigClockSource+0x5e0>)
 8005f04:	f7fb f962 	bl	80011cc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	68db      	ldr	r3, [r3, #12]
 8005f0c:	2b0f      	cmp	r3, #15
 8005f0e:	d904      	bls.n	8005f1a <HAL_TIM_ConfigClockSource+0x546>
 8005f10:	f241 1133 	movw	r1, #4403	; 0x1133
 8005f14:	4827      	ldr	r0, [pc, #156]	; (8005fb4 <HAL_TIM_ConfigClockSource+0x5e0>)
 8005f16:	f7fb f959 	bl	80011cc <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	6818      	ldr	r0, [r3, #0]
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	6859      	ldr	r1, [r3, #4]
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	68db      	ldr	r3, [r3, #12]
 8005f26:	461a      	mov	r2, r3
 8005f28:	f000 f9cf 	bl	80062ca <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	2140      	movs	r1, #64	; 0x40
 8005f32:	4618      	mov	r0, r3
 8005f34:	f000 fa26 	bl	8006384 <TIM_ITRx_SetConfig>
      break;
 8005f38:	e027      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x5b6>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f42:	d018      	beq.n	8005f76 <HAL_TIM_ConfigClockSource+0x5a2>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a16      	ldr	r2, [pc, #88]	; (8005fa4 <HAL_TIM_ConfigClockSource+0x5d0>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d013      	beq.n	8005f76 <HAL_TIM_ConfigClockSource+0x5a2>
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	4a15      	ldr	r2, [pc, #84]	; (8005fa8 <HAL_TIM_ConfigClockSource+0x5d4>)
 8005f54:	4293      	cmp	r3, r2
 8005f56:	d00e      	beq.n	8005f76 <HAL_TIM_ConfigClockSource+0x5a2>
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	4a13      	ldr	r2, [pc, #76]	; (8005fac <HAL_TIM_ConfigClockSource+0x5d8>)
 8005f5e:	4293      	cmp	r3, r2
 8005f60:	d009      	beq.n	8005f76 <HAL_TIM_ConfigClockSource+0x5a2>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	4a12      	ldr	r2, [pc, #72]	; (8005fb0 <HAL_TIM_ConfigClockSource+0x5dc>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d004      	beq.n	8005f76 <HAL_TIM_ConfigClockSource+0x5a2>
 8005f6c:	f241 1142 	movw	r1, #4418	; 0x1142
 8005f70:	4810      	ldr	r0, [pc, #64]	; (8005fb4 <HAL_TIM_ConfigClockSource+0x5e0>)
 8005f72:	f7fb f92b 	bl	80011cc <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4619      	mov	r1, r3
 8005f80:	4610      	mov	r0, r2
 8005f82:	f000 f9ff 	bl	8006384 <TIM_ITRx_SetConfig>
      break;
 8005f86:	e000      	b.n	8005f8a <HAL_TIM_ConfigClockSource+0x5b6>
      break;
 8005f88:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2200      	movs	r2, #0
 8005f96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	3710      	adds	r7, #16
 8005fa0:	46bd      	mov	sp, r7
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	40000400 	.word	0x40000400
 8005fa8:	40000800 	.word	0x40000800
 8005fac:	40000c00 	.word	0x40000c00
 8005fb0:	40010800 	.word	0x40010800
 8005fb4:	0800a340 	.word	0x0800a340

08005fb8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bc80      	pop	{r7}
 8005fc8:	4770      	bx	lr

08005fca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005fca:	b480      	push	{r7}
 8005fcc:	b083      	sub	sp, #12
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005fd2:	bf00      	nop
 8005fd4:	370c      	adds	r7, #12
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	bc80      	pop	{r7}
 8005fda:	4770      	bx	lr

08005fdc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fe4:	bf00      	nop
 8005fe6:	370c      	adds	r7, #12
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bc80      	pop	{r7}
 8005fec:	4770      	bx	lr

08005fee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fee:	b480      	push	{r7}
 8005ff0:	b083      	sub	sp, #12
 8005ff2:	af00      	add	r7, sp, #0
 8005ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ff6:	bf00      	nop
 8005ff8:	370c      	adds	r7, #12
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bc80      	pop	{r7}
 8005ffe:	4770      	bx	lr

08006000 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006000:	b480      	push	{r7}
 8006002:	b085      	sub	sp, #20
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
 8006008:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006016:	d00f      	beq.n	8006038 <TIM_Base_SetConfig+0x38>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a2b      	ldr	r2, [pc, #172]	; (80060c8 <TIM_Base_SetConfig+0xc8>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d00b      	beq.n	8006038 <TIM_Base_SetConfig+0x38>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a2a      	ldr	r2, [pc, #168]	; (80060cc <TIM_Base_SetConfig+0xcc>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d007      	beq.n	8006038 <TIM_Base_SetConfig+0x38>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a29      	ldr	r2, [pc, #164]	; (80060d0 <TIM_Base_SetConfig+0xd0>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d003      	beq.n	8006038 <TIM_Base_SetConfig+0x38>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a28      	ldr	r2, [pc, #160]	; (80060d4 <TIM_Base_SetConfig+0xd4>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d108      	bne.n	800604a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800603e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685b      	ldr	r3, [r3, #4]
 8006044:	68fa      	ldr	r2, [r7, #12]
 8006046:	4313      	orrs	r3, r2
 8006048:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006050:	d017      	beq.n	8006082 <TIM_Base_SetConfig+0x82>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	4a1c      	ldr	r2, [pc, #112]	; (80060c8 <TIM_Base_SetConfig+0xc8>)
 8006056:	4293      	cmp	r3, r2
 8006058:	d013      	beq.n	8006082 <TIM_Base_SetConfig+0x82>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	4a1b      	ldr	r2, [pc, #108]	; (80060cc <TIM_Base_SetConfig+0xcc>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d00f      	beq.n	8006082 <TIM_Base_SetConfig+0x82>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a1a      	ldr	r2, [pc, #104]	; (80060d0 <TIM_Base_SetConfig+0xd0>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d00b      	beq.n	8006082 <TIM_Base_SetConfig+0x82>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a19      	ldr	r2, [pc, #100]	; (80060d4 <TIM_Base_SetConfig+0xd4>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d007      	beq.n	8006082 <TIM_Base_SetConfig+0x82>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a18      	ldr	r2, [pc, #96]	; (80060d8 <TIM_Base_SetConfig+0xd8>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d003      	beq.n	8006082 <TIM_Base_SetConfig+0x82>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a17      	ldr	r2, [pc, #92]	; (80060dc <TIM_Base_SetConfig+0xdc>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d108      	bne.n	8006094 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006088:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	68db      	ldr	r3, [r3, #12]
 800608e:	68fa      	ldr	r2, [r7, #12]
 8006090:	4313      	orrs	r3, r2
 8006092:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	4313      	orrs	r3, r2
 80060a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	68fa      	ldr	r2, [r7, #12]
 80060a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	689a      	ldr	r2, [r3, #8]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2201      	movs	r2, #1
 80060bc:	615a      	str	r2, [r3, #20]
}
 80060be:	bf00      	nop
 80060c0:	3714      	adds	r7, #20
 80060c2:	46bd      	mov	sp, r7
 80060c4:	bc80      	pop	{r7}
 80060c6:	4770      	bx	lr
 80060c8:	40000400 	.word	0x40000400
 80060cc:	40000800 	.word	0x40000800
 80060d0:	40000c00 	.word	0x40000c00
 80060d4:	40010800 	.word	0x40010800
 80060d8:	40010c00 	.word	0x40010c00
 80060dc:	40011000 	.word	0x40011000

080060e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060e0:	b480      	push	{r7}
 80060e2:	b087      	sub	sp, #28
 80060e4:	af00      	add	r7, sp, #0
 80060e6:	6078      	str	r0, [r7, #4]
 80060e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a1b      	ldr	r3, [r3, #32]
 80060ee:	f023 0201 	bic.w	r2, r3, #1
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a1b      	ldr	r3, [r3, #32]
 80060fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	699b      	ldr	r3, [r3, #24]
 8006106:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800610e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f023 0303 	bic.w	r3, r3, #3
 8006116:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006118:	683b      	ldr	r3, [r7, #0]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68fa      	ldr	r2, [r7, #12]
 800611e:	4313      	orrs	r3, r2
 8006120:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	f023 0302 	bic.w	r3, r3, #2
 8006128:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	4313      	orrs	r3, r2
 8006132:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	621a      	str	r2, [r3, #32]
}
 800614e:	bf00      	nop
 8006150:	371c      	adds	r7, #28
 8006152:	46bd      	mov	sp, r7
 8006154:	bc80      	pop	{r7}
 8006156:	4770      	bx	lr

08006158 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006158:	b480      	push	{r7}
 800615a:	b087      	sub	sp, #28
 800615c:	af00      	add	r7, sp, #0
 800615e:	6078      	str	r0, [r7, #4]
 8006160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a1b      	ldr	r3, [r3, #32]
 8006166:	f023 0210 	bic.w	r2, r3, #16
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	699b      	ldr	r3, [r3, #24]
 800617e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006186:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800618e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	021b      	lsls	r3, r3, #8
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	4313      	orrs	r3, r2
 800619a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	f023 0320 	bic.w	r3, r3, #32
 80061a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	011b      	lsls	r3, r3, #4
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	693a      	ldr	r2, [r7, #16]
 80061b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68fa      	ldr	r2, [r7, #12]
 80061ba:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061bc:	683b      	ldr	r3, [r7, #0]
 80061be:	685a      	ldr	r2, [r3, #4]
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	697a      	ldr	r2, [r7, #20]
 80061c8:	621a      	str	r2, [r3, #32]
}
 80061ca:	bf00      	nop
 80061cc:	371c      	adds	r7, #28
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bc80      	pop	{r7}
 80061d2:	4770      	bx	lr

080061d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80061d4:	b480      	push	{r7}
 80061d6:	b087      	sub	sp, #28
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
 80061dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	6a1b      	ldr	r3, [r3, #32]
 80061ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	69db      	ldr	r3, [r3, #28]
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	f023 0303 	bic.w	r3, r3, #3
 800620a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	68fa      	ldr	r2, [r7, #12]
 8006212:	4313      	orrs	r3, r2
 8006214:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800621c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	689b      	ldr	r3, [r3, #8]
 8006222:	021b      	lsls	r3, r3, #8
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	4313      	orrs	r3, r2
 8006228:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	68fa      	ldr	r2, [r7, #12]
 8006234:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006236:	683b      	ldr	r3, [r7, #0]
 8006238:	685a      	ldr	r2, [r3, #4]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	697a      	ldr	r2, [r7, #20]
 8006242:	621a      	str	r2, [r3, #32]
}
 8006244:	bf00      	nop
 8006246:	371c      	adds	r7, #28
 8006248:	46bd      	mov	sp, r7
 800624a:	bc80      	pop	{r7}
 800624c:	4770      	bx	lr

0800624e <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800624e:	b480      	push	{r7}
 8006250:	b087      	sub	sp, #28
 8006252:	af00      	add	r7, sp, #0
 8006254:	6078      	str	r0, [r7, #4]
 8006256:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6a1b      	ldr	r3, [r3, #32]
 800625c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	6a1b      	ldr	r3, [r3, #32]
 8006268:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	685b      	ldr	r3, [r3, #4]
 800626e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800627c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006284:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	021b      	lsls	r3, r3, #8
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4313      	orrs	r3, r2
 8006290:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006298:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	031b      	lsls	r3, r3, #12
 80062a0:	697a      	ldr	r2, [r7, #20]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	693a      	ldr	r2, [r7, #16]
 80062aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	68fa      	ldr	r2, [r7, #12]
 80062b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	685a      	ldr	r2, [r3, #4]
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	697a      	ldr	r2, [r7, #20]
 80062be:	621a      	str	r2, [r3, #32]
}
 80062c0:	bf00      	nop
 80062c2:	371c      	adds	r7, #28
 80062c4:	46bd      	mov	sp, r7
 80062c6:	bc80      	pop	{r7}
 80062c8:	4770      	bx	lr

080062ca <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062ca:	b480      	push	{r7}
 80062cc:	b087      	sub	sp, #28
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	60f8      	str	r0, [r7, #12]
 80062d2:	60b9      	str	r1, [r7, #8]
 80062d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	6a1b      	ldr	r3, [r3, #32]
 80062da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	6a1b      	ldr	r3, [r3, #32]
 80062e0:	f023 0201 	bic.w	r2, r3, #1
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062ee:	693b      	ldr	r3, [r7, #16]
 80062f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	011b      	lsls	r3, r3, #4
 80062fa:	693a      	ldr	r2, [r7, #16]
 80062fc:	4313      	orrs	r3, r2
 80062fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	f023 030a 	bic.w	r3, r3, #10
 8006306:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006308:	697a      	ldr	r2, [r7, #20]
 800630a:	68bb      	ldr	r3, [r7, #8]
 800630c:	4313      	orrs	r3, r2
 800630e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	693a      	ldr	r2, [r7, #16]
 8006314:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	697a      	ldr	r2, [r7, #20]
 800631a:	621a      	str	r2, [r3, #32]
}
 800631c:	bf00      	nop
 800631e:	371c      	adds	r7, #28
 8006320:	46bd      	mov	sp, r7
 8006322:	bc80      	pop	{r7}
 8006324:	4770      	bx	lr

08006326 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006326:	b480      	push	{r7}
 8006328:	b087      	sub	sp, #28
 800632a:	af00      	add	r7, sp, #0
 800632c:	60f8      	str	r0, [r7, #12]
 800632e:	60b9      	str	r1, [r7, #8]
 8006330:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	f023 0210 	bic.w	r2, r3, #16
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	699b      	ldr	r3, [r3, #24]
 8006342:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6a1b      	ldr	r3, [r3, #32]
 8006348:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006350:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	031b      	lsls	r3, r3, #12
 8006356:	697a      	ldr	r2, [r7, #20]
 8006358:	4313      	orrs	r3, r2
 800635a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006362:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	011b      	lsls	r3, r3, #4
 8006368:	693a      	ldr	r2, [r7, #16]
 800636a:	4313      	orrs	r3, r2
 800636c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	697a      	ldr	r2, [r7, #20]
 8006372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	693a      	ldr	r2, [r7, #16]
 8006378:	621a      	str	r2, [r3, #32]
}
 800637a:	bf00      	nop
 800637c:	371c      	adds	r7, #28
 800637e:	46bd      	mov	sp, r7
 8006380:	bc80      	pop	{r7}
 8006382:	4770      	bx	lr

08006384 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006384:	b480      	push	{r7}
 8006386:	b085      	sub	sp, #20
 8006388:	af00      	add	r7, sp, #0
 800638a:	6078      	str	r0, [r7, #4]
 800638c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	689b      	ldr	r3, [r3, #8]
 8006392:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800639a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800639c:	683a      	ldr	r2, [r7, #0]
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	4313      	orrs	r3, r2
 80063a2:	f043 0307 	orr.w	r3, r3, #7
 80063a6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	609a      	str	r2, [r3, #8]
}
 80063ae:	bf00      	nop
 80063b0:	3714      	adds	r7, #20
 80063b2:	46bd      	mov	sp, r7
 80063b4:	bc80      	pop	{r7}
 80063b6:	4770      	bx	lr

080063b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b087      	sub	sp, #28
 80063bc:	af00      	add	r7, sp, #0
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
 80063c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	021a      	lsls	r2, r3, #8
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	431a      	orrs	r2, r3
 80063dc:	68bb      	ldr	r3, [r7, #8]
 80063de:	4313      	orrs	r3, r2
 80063e0:	697a      	ldr	r2, [r7, #20]
 80063e2:	4313      	orrs	r3, r2
 80063e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	697a      	ldr	r2, [r7, #20]
 80063ea:	609a      	str	r2, [r3, #8]
}
 80063ec:	bf00      	nop
 80063ee:	371c      	adds	r7, #28
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bc80      	pop	{r7}
 80063f4:	4770      	bx	lr
	...

080063f8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b086      	sub	sp, #24
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	60f8      	str	r0, [r7, #12]
 8006400:	60b9      	str	r1, [r7, #8]
 8006402:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800640a:	d01c      	beq.n	8006446 <TIM_CCxChannelCmd+0x4e>
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	4a26      	ldr	r2, [pc, #152]	; (80064a8 <TIM_CCxChannelCmd+0xb0>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d018      	beq.n	8006446 <TIM_CCxChannelCmd+0x4e>
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	4a25      	ldr	r2, [pc, #148]	; (80064ac <TIM_CCxChannelCmd+0xb4>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d014      	beq.n	8006446 <TIM_CCxChannelCmd+0x4e>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	4a24      	ldr	r2, [pc, #144]	; (80064b0 <TIM_CCxChannelCmd+0xb8>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d010      	beq.n	8006446 <TIM_CCxChannelCmd+0x4e>
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	4a23      	ldr	r2, [pc, #140]	; (80064b4 <TIM_CCxChannelCmd+0xbc>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d00c      	beq.n	8006446 <TIM_CCxChannelCmd+0x4e>
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	4a22      	ldr	r2, [pc, #136]	; (80064b8 <TIM_CCxChannelCmd+0xc0>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d008      	beq.n	8006446 <TIM_CCxChannelCmd+0x4e>
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	4a21      	ldr	r2, [pc, #132]	; (80064bc <TIM_CCxChannelCmd+0xc4>)
 8006438:	4293      	cmp	r3, r2
 800643a:	d004      	beq.n	8006446 <TIM_CCxChannelCmd+0x4e>
 800643c:	f641 0169 	movw	r1, #6249	; 0x1869
 8006440:	481f      	ldr	r0, [pc, #124]	; (80064c0 <TIM_CCxChannelCmd+0xc8>)
 8006442:	f7fa fec3 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	2b00      	cmp	r3, #0
 800644a:	d010      	beq.n	800646e <TIM_CCxChannelCmd+0x76>
 800644c:	68bb      	ldr	r3, [r7, #8]
 800644e:	2b04      	cmp	r3, #4
 8006450:	d00d      	beq.n	800646e <TIM_CCxChannelCmd+0x76>
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	2b08      	cmp	r3, #8
 8006456:	d00a      	beq.n	800646e <TIM_CCxChannelCmd+0x76>
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	2b0c      	cmp	r3, #12
 800645c:	d007      	beq.n	800646e <TIM_CCxChannelCmd+0x76>
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	2b3c      	cmp	r3, #60	; 0x3c
 8006462:	d004      	beq.n	800646e <TIM_CCxChannelCmd+0x76>
 8006464:	f641 016a 	movw	r1, #6250	; 0x186a
 8006468:	4815      	ldr	r0, [pc, #84]	; (80064c0 <TIM_CCxChannelCmd+0xc8>)
 800646a:	f7fa feaf 	bl	80011cc <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	f003 031f 	and.w	r3, r3, #31
 8006474:	2201      	movs	r2, #1
 8006476:	fa02 f303 	lsl.w	r3, r2, r3
 800647a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	6a1a      	ldr	r2, [r3, #32]
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	43db      	mvns	r3, r3
 8006484:	401a      	ands	r2, r3
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	6a1a      	ldr	r2, [r3, #32]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	f003 031f 	and.w	r3, r3, #31
 8006494:	6879      	ldr	r1, [r7, #4]
 8006496:	fa01 f303 	lsl.w	r3, r1, r3
 800649a:	431a      	orrs	r2, r3
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	621a      	str	r2, [r3, #32]
}
 80064a0:	bf00      	nop
 80064a2:	3718      	adds	r7, #24
 80064a4:	46bd      	mov	sp, r7
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	40000400 	.word	0x40000400
 80064ac:	40000800 	.word	0x40000800
 80064b0:	40000c00 	.word	0x40000c00
 80064b4:	40010800 	.word	0x40010800
 80064b8:	40010c00 	.word	0x40010c00
 80064bc:	40011000 	.word	0x40011000
 80064c0:	0800a340 	.word	0x0800a340

080064c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064d6:	d017      	beq.n	8006508 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a41      	ldr	r2, [pc, #260]	; (80065e4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d012      	beq.n	8006508 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4a40      	ldr	r2, [pc, #256]	; (80065e8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 80064e8:	4293      	cmp	r3, r2
 80064ea:	d00d      	beq.n	8006508 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	4a3e      	ldr	r2, [pc, #248]	; (80065ec <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d008      	beq.n	8006508 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	4a3d      	ldr	r2, [pc, #244]	; (80065f0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d003      	beq.n	8006508 <HAL_TIMEx_MasterConfigSynchronization+0x44>
 8006500:	215a      	movs	r1, #90	; 0x5a
 8006502:	483c      	ldr	r0, [pc, #240]	; (80065f4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8006504:	f7fa fe62 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	2b00      	cmp	r3, #0
 800650e:	d01f      	beq.n	8006550 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	2b10      	cmp	r3, #16
 8006516:	d01b      	beq.n	8006550 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	2b20      	cmp	r3, #32
 800651e:	d017      	beq.n	8006550 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006520:	683b      	ldr	r3, [r7, #0]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	2b30      	cmp	r3, #48	; 0x30
 8006526:	d013      	beq.n	8006550 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	2b40      	cmp	r3, #64	; 0x40
 800652e:	d00f      	beq.n	8006550 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	2b50      	cmp	r3, #80	; 0x50
 8006536:	d00b      	beq.n	8006550 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	2b60      	cmp	r3, #96	; 0x60
 800653e:	d007      	beq.n	8006550 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	2b70      	cmp	r3, #112	; 0x70
 8006546:	d003      	beq.n	8006550 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006548:	215b      	movs	r1, #91	; 0x5b
 800654a:	482a      	ldr	r0, [pc, #168]	; (80065f4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800654c:	f7fa fe3e 	bl	80011cc <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	2b80      	cmp	r3, #128	; 0x80
 8006556:	d007      	beq.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d003      	beq.n	8006568 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8006560:	215c      	movs	r1, #92	; 0x5c
 8006562:	4824      	ldr	r0, [pc, #144]	; (80065f4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8006564:	f7fa fe32 	bl	80011cc <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800656e:	2b01      	cmp	r3, #1
 8006570:	d101      	bne.n	8006576 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
 8006572:	2302      	movs	r3, #2
 8006574:	e032      	b.n	80065dc <HAL_TIMEx_MasterConfigSynchronization+0x118>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2201      	movs	r2, #1
 800657a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2202      	movs	r2, #2
 8006582:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	685b      	ldr	r3, [r3, #4]
 800658c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	689b      	ldr	r3, [r3, #8]
 8006594:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800659c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68fa      	ldr	r2, [r7, #12]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80065a8:	68bb      	ldr	r3, [r7, #8]
 80065aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80065ae:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	68ba      	ldr	r2, [r7, #8]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	68ba      	ldr	r2, [r7, #8]
 80065c8:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2201      	movs	r2, #1
 80065ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80065da:	2300      	movs	r3, #0
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	40000400 	.word	0x40000400
 80065e8:	40000800 	.word	0x40000800
 80065ec:	40000c00 	.word	0x40000c00
 80065f0:	40010800 	.word	0x40010800
 80065f4:	0800a378 	.word	0x0800a378

080065f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d101      	bne.n	800660a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e0aa      	b.n	8006760 <HAL_UART_Init+0x168>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d02c      	beq.n	800666c <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a54      	ldr	r2, [pc, #336]	; (8006768 <HAL_UART_Init+0x170>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d00e      	beq.n	800663a <HAL_UART_Init+0x42>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	4a52      	ldr	r2, [pc, #328]	; (800676c <HAL_UART_Init+0x174>)
 8006622:	4293      	cmp	r3, r2
 8006624:	d009      	beq.n	800663a <HAL_UART_Init+0x42>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	4a51      	ldr	r2, [pc, #324]	; (8006770 <HAL_UART_Init+0x178>)
 800662c:	4293      	cmp	r3, r2
 800662e:	d004      	beq.n	800663a <HAL_UART_Init+0x42>
 8006630:	f240 1145 	movw	r1, #325	; 0x145
 8006634:	484f      	ldr	r0, [pc, #316]	; (8006774 <HAL_UART_Init+0x17c>)
 8006636:	f7fa fdc9 	bl	80011cc <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	699b      	ldr	r3, [r3, #24]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d032      	beq.n	80066a8 <HAL_UART_Init+0xb0>
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	699b      	ldr	r3, [r3, #24]
 8006646:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800664a:	d02d      	beq.n	80066a8 <HAL_UART_Init+0xb0>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	699b      	ldr	r3, [r3, #24]
 8006650:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006654:	d028      	beq.n	80066a8 <HAL_UART_Init+0xb0>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	699b      	ldr	r3, [r3, #24]
 800665a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800665e:	d023      	beq.n	80066a8 <HAL_UART_Init+0xb0>
 8006660:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8006664:	4843      	ldr	r0, [pc, #268]	; (8006774 <HAL_UART_Init+0x17c>)
 8006666:	f7fa fdb1 	bl	80011cc <assert_failed>
 800666a:	e01d      	b.n	80066a8 <HAL_UART_Init+0xb0>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a3d      	ldr	r2, [pc, #244]	; (8006768 <HAL_UART_Init+0x170>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d018      	beq.n	80066a8 <HAL_UART_Init+0xb0>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a3c      	ldr	r2, [pc, #240]	; (800676c <HAL_UART_Init+0x174>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d013      	beq.n	80066a8 <HAL_UART_Init+0xb0>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a3a      	ldr	r2, [pc, #232]	; (8006770 <HAL_UART_Init+0x178>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d00e      	beq.n	80066a8 <HAL_UART_Init+0xb0>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a3a      	ldr	r2, [pc, #232]	; (8006778 <HAL_UART_Init+0x180>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d009      	beq.n	80066a8 <HAL_UART_Init+0xb0>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a38      	ldr	r2, [pc, #224]	; (800677c <HAL_UART_Init+0x184>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d004      	beq.n	80066a8 <HAL_UART_Init+0xb0>
 800669e:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 80066a2:	4834      	ldr	r0, [pc, #208]	; (8006774 <HAL_UART_Init+0x17c>)
 80066a4:	f7fa fd92 	bl	80011cc <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d009      	beq.n	80066c4 <HAL_UART_Init+0xcc>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	689b      	ldr	r3, [r3, #8]
 80066b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066b8:	d004      	beq.n	80066c4 <HAL_UART_Init+0xcc>
 80066ba:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 80066be:	482d      	ldr	r0, [pc, #180]	; (8006774 <HAL_UART_Init+0x17c>)
 80066c0:	f7fa fd84 	bl	80011cc <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	69db      	ldr	r3, [r3, #28]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d009      	beq.n	80066e0 <HAL_UART_Init+0xe8>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	69db      	ldr	r3, [r3, #28]
 80066d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066d4:	d004      	beq.n	80066e0 <HAL_UART_Init+0xe8>
 80066d6:	f240 114d 	movw	r1, #333	; 0x14d
 80066da:	4826      	ldr	r0, [pc, #152]	; (8006774 <HAL_UART_Init+0x17c>)
 80066dc:	f7fa fd76 	bl	80011cc <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d106      	bne.n	80066fa <HAL_UART_Init+0x102>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2200      	movs	r2, #0
 80066f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f7fb f8c3 	bl	8001880 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2224      	movs	r2, #36	; 0x24
 80066fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68da      	ldr	r2, [r3, #12]
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006710:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 fa30 	bl	8006b78 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	691a      	ldr	r2, [r3, #16]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006726:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	695a      	ldr	r2, [r3, #20]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006736:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006746:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2220      	movs	r2, #32
 8006752:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2220      	movs	r2, #32
 800675a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3708      	adds	r7, #8
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}
 8006768:	40013800 	.word	0x40013800
 800676c:	40004400 	.word	0x40004400
 8006770:	40004800 	.word	0x40004800
 8006774:	0800a3b4 	.word	0x0800a3b4
 8006778:	40004c00 	.word	0x40004c00
 800677c:	40005000 	.word	0x40005000

08006780 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b086      	sub	sp, #24
 8006784:	af00      	add	r7, sp, #0
 8006786:	60f8      	str	r0, [r7, #12]
 8006788:	60b9      	str	r1, [r7, #8]
 800678a:	4613      	mov	r3, r2
 800678c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b20      	cmp	r3, #32
 8006798:	d153      	bne.n	8006842 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d002      	beq.n	80067a6 <HAL_UART_Transmit_DMA+0x26>
 80067a0:	88fb      	ldrh	r3, [r7, #6]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d101      	bne.n	80067aa <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e04c      	b.n	8006844 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80067b0:	2b01      	cmp	r3, #1
 80067b2:	d101      	bne.n	80067b8 <HAL_UART_Transmit_DMA+0x38>
 80067b4:	2302      	movs	r3, #2
 80067b6:	e045      	b.n	8006844 <HAL_UART_Transmit_DMA+0xc4>
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2201      	movs	r2, #1
 80067bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80067c0:	68ba      	ldr	r2, [r7, #8]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	88fa      	ldrh	r2, [r7, #6]
 80067ca:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	88fa      	ldrh	r2, [r7, #6]
 80067d0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2200      	movs	r2, #0
 80067d6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2221      	movs	r2, #33	; 0x21
 80067dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067e4:	4a19      	ldr	r2, [pc, #100]	; (800684c <HAL_UART_Transmit_DMA+0xcc>)
 80067e6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067ec:	4a18      	ldr	r2, [pc, #96]	; (8006850 <HAL_UART_Transmit_DMA+0xd0>)
 80067ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067f4:	4a17      	ldr	r2, [pc, #92]	; (8006854 <HAL_UART_Transmit_DMA+0xd4>)
 80067f6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067fc:	2200      	movs	r2, #0
 80067fe:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8006800:	f107 0308 	add.w	r3, r7, #8
 8006804:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	6819      	ldr	r1, [r3, #0]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	3304      	adds	r3, #4
 8006814:	461a      	mov	r2, r3
 8006816:	88fb      	ldrh	r3, [r7, #6]
 8006818:	f7fc f8b0 	bl	800297c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006824:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800682e:	68fb      	ldr	r3, [r7, #12]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	695a      	ldr	r2, [r3, #20]
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800683c:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800683e:	2300      	movs	r3, #0
 8006840:	e000      	b.n	8006844 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8006842:	2302      	movs	r3, #2
  }
}
 8006844:	4618      	mov	r0, r3
 8006846:	3718      	adds	r7, #24
 8006848:	46bd      	mov	sp, r7
 800684a:	bd80      	pop	{r7, pc}
 800684c:	0800698f 	.word	0x0800698f
 8006850:	080069e1 	.word	0x080069e1
 8006854:	08006a81 	.word	0x08006a81

08006858 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b086      	sub	sp, #24
 800685c:	af00      	add	r7, sp, #0
 800685e:	60f8      	str	r0, [r7, #12]
 8006860:	60b9      	str	r1, [r7, #8]
 8006862:	4613      	mov	r3, r2
 8006864:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800686c:	b2db      	uxtb	r3, r3
 800686e:	2b20      	cmp	r3, #32
 8006870:	d166      	bne.n	8006940 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	2b00      	cmp	r3, #0
 8006876:	d002      	beq.n	800687e <HAL_UART_Receive_DMA+0x26>
 8006878:	88fb      	ldrh	r3, [r7, #6]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d101      	bne.n	8006882 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800687e:	2301      	movs	r3, #1
 8006880:	e05f      	b.n	8006942 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006888:	2b01      	cmp	r3, #1
 800688a:	d101      	bne.n	8006890 <HAL_UART_Receive_DMA+0x38>
 800688c:	2302      	movs	r3, #2
 800688e:	e058      	b.n	8006942 <HAL_UART_Receive_DMA+0xea>
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2201      	movs	r2, #1
 8006894:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006898:	68ba      	ldr	r2, [r7, #8]
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	88fa      	ldrh	r2, [r7, #6]
 80068a2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2200      	movs	r2, #0
 80068a8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	2222      	movs	r2, #34	; 0x22
 80068ae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068b6:	4a25      	ldr	r2, [pc, #148]	; (800694c <HAL_UART_Receive_DMA+0xf4>)
 80068b8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068be:	4a24      	ldr	r2, [pc, #144]	; (8006950 <HAL_UART_Receive_DMA+0xf8>)
 80068c0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068c6:	4a23      	ldr	r2, [pc, #140]	; (8006954 <HAL_UART_Receive_DMA+0xfc>)
 80068c8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068ce:	2200      	movs	r2, #0
 80068d0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 80068d2:	f107 0308 	add.w	r3, r7, #8
 80068d6:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	3304      	adds	r3, #4
 80068e2:	4619      	mov	r1, r3
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	88fb      	ldrh	r3, [r7, #6]
 80068ea:	f7fc f847 	bl	800297c <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 80068ee:	2300      	movs	r3, #0
 80068f0:	613b      	str	r3, [r7, #16]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	613b      	str	r3, [r7, #16]
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	613b      	str	r3, [r7, #16]
 8006902:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	2200      	movs	r2, #0
 8006908:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	68da      	ldr	r2, [r3, #12]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800691a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	695a      	ldr	r2, [r3, #20]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f042 0201 	orr.w	r2, r2, #1
 800692a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	695a      	ldr	r2, [r3, #20]
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800693a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800693c:	2300      	movs	r3, #0
 800693e:	e000      	b.n	8006942 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006940:	2302      	movs	r3, #2
  }
}
 8006942:	4618      	mov	r0, r3
 8006944:	3718      	adds	r7, #24
 8006946:	46bd      	mov	sp, r7
 8006948:	bd80      	pop	{r7, pc}
 800694a:	bf00      	nop
 800694c:	080069fd 	.word	0x080069fd
 8006950:	08006a65 	.word	0x08006a65
 8006954:	08006a81 	.word	0x08006a81

08006958 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8006960:	bf00      	nop
 8006962:	370c      	adds	r7, #12
 8006964:	46bd      	mov	sp, r7
 8006966:	bc80      	pop	{r7}
 8006968:	4770      	bx	lr

0800696a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800696a:	b480      	push	{r7}
 800696c:	b083      	sub	sp, #12
 800696e:	af00      	add	r7, sp, #0
 8006970:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006972:	bf00      	nop
 8006974:	370c      	adds	r7, #12
 8006976:	46bd      	mov	sp, r7
 8006978:	bc80      	pop	{r7}
 800697a:	4770      	bx	lr

0800697c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006984:	bf00      	nop
 8006986:	370c      	adds	r7, #12
 8006988:	46bd      	mov	sp, r7
 800698a:	bc80      	pop	{r7}
 800698c:	4770      	bx	lr

0800698e <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800698e:	b580      	push	{r7, lr}
 8006990:	b084      	sub	sp, #16
 8006992:	af00      	add	r7, sp, #0
 8006994:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800699a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 0320 	and.w	r3, r3, #32
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d113      	bne.n	80069d2 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	2200      	movs	r2, #0
 80069ae:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	695a      	ldr	r2, [r3, #20]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80069be:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	68da      	ldr	r2, [r3, #12]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80069ce:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069d0:	e002      	b.n	80069d8 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80069d2:	68f8      	ldr	r0, [r7, #12]
 80069d4:	f7f9 ff1c 	bl	8000810 <HAL_UART_TxCpltCallback>
}
 80069d8:	bf00      	nop
 80069da:	3710      	adds	r7, #16
 80069dc:	46bd      	mov	sp, r7
 80069de:	bd80      	pop	{r7, pc}

080069e0 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80069e0:	b580      	push	{r7, lr}
 80069e2:	b084      	sub	sp, #16
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ec:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80069ee:	68f8      	ldr	r0, [r7, #12]
 80069f0:	f7ff ffb2 	bl	8006958 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069f4:	bf00      	nop
 80069f6:	3710      	adds	r7, #16
 80069f8:	46bd      	mov	sp, r7
 80069fa:	bd80      	pop	{r7, pc}

080069fc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80069fc:	b580      	push	{r7, lr}
 80069fe:	b084      	sub	sp, #16
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a08:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0320 	and.w	r3, r3, #32
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d11e      	bne.n	8006a56 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68da      	ldr	r2, [r3, #12]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a2c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	695a      	ldr	r2, [r3, #20]
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f022 0201 	bic.w	r2, r2, #1
 8006a3c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	695a      	ldr	r2, [r3, #20]
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a4c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	2220      	movs	r2, #32
 8006a52:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8006a56:	68f8      	ldr	r0, [r7, #12]
 8006a58:	f7f9 fee4 	bl	8000824 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a5c:	bf00      	nop
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b084      	sub	sp, #16
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a70:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006a72:	68f8      	ldr	r0, [r7, #12]
 8006a74:	f7ff ff79 	bl	800696a <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a78:	bf00      	nop
 8006a7a:	3710      	adds	r7, #16
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b084      	sub	sp, #16
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a90:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8006a92:	68bb      	ldr	r3, [r7, #8]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	695b      	ldr	r3, [r3, #20]
 8006a98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a9c:	2b80      	cmp	r3, #128	; 0x80
 8006a9e:	bf0c      	ite	eq
 8006aa0:	2301      	moveq	r3, #1
 8006aa2:	2300      	movne	r3, #0
 8006aa4:	b2db      	uxtb	r3, r3
 8006aa6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	2b21      	cmp	r3, #33	; 0x21
 8006ab2:	d108      	bne.n	8006ac6 <UART_DMAError+0x46>
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d005      	beq.n	8006ac6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	2200      	movs	r2, #0
 8006abe:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006ac0:	68b8      	ldr	r0, [r7, #8]
 8006ac2:	f000 f827 	bl	8006b14 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	695b      	ldr	r3, [r3, #20]
 8006acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ad0:	2b40      	cmp	r3, #64	; 0x40
 8006ad2:	bf0c      	ite	eq
 8006ad4:	2301      	moveq	r3, #1
 8006ad6:	2300      	movne	r3, #0
 8006ad8:	b2db      	uxtb	r3, r3
 8006ada:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006ae2:	b2db      	uxtb	r3, r3
 8006ae4:	2b22      	cmp	r3, #34	; 0x22
 8006ae6:	d108      	bne.n	8006afa <UART_DMAError+0x7a>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d005      	beq.n	8006afa <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	2200      	movs	r2, #0
 8006af2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006af4:	68b8      	ldr	r0, [r7, #8]
 8006af6:	f000 f822 	bl	8006b3e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006afe:	f043 0210 	orr.w	r2, r3, #16
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b06:	68b8      	ldr	r0, [r7, #8]
 8006b08:	f7ff ff38 	bl	800697c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b0c:	bf00      	nop
 8006b0e:	3710      	adds	r7, #16
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}

08006b14 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b083      	sub	sp, #12
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	68da      	ldr	r2, [r3, #12]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006b2a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2220      	movs	r2, #32
 8006b30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006b34:	bf00      	nop
 8006b36:	370c      	adds	r7, #12
 8006b38:	46bd      	mov	sp, r7
 8006b3a:	bc80      	pop	{r7}
 8006b3c:	4770      	bx	lr

08006b3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b3e:	b480      	push	{r7}
 8006b40:	b083      	sub	sp, #12
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68da      	ldr	r2, [r3, #12]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006b54:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	695a      	ldr	r2, [r3, #20]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f022 0201 	bic.w	r2, r2, #1
 8006b64:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	2220      	movs	r2, #32
 8006b6a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006b6e:	bf00      	nop
 8006b70:	370c      	adds	r7, #12
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bc80      	pop	{r7}
 8006b76:	4770      	bx	lr

08006b78 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	b084      	sub	sp, #16
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	4ab2      	ldr	r2, [pc, #712]	; (8006e50 <UART_SetConfig+0x2d8>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d904      	bls.n	8006b94 <UART_SetConfig+0x1c>
 8006b8a:	f640 31e2 	movw	r1, #3042	; 0xbe2
 8006b8e:	48b1      	ldr	r0, [pc, #708]	; (8006e54 <UART_SetConfig+0x2dc>)
 8006b90:	f7fa fb1c 	bl	80011cc <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	68db      	ldr	r3, [r3, #12]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d009      	beq.n	8006bb0 <UART_SetConfig+0x38>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006ba4:	d004      	beq.n	8006bb0 <UART_SetConfig+0x38>
 8006ba6:	f640 31e3 	movw	r1, #3043	; 0xbe3
 8006baa:	48aa      	ldr	r0, [pc, #680]	; (8006e54 <UART_SetConfig+0x2dc>)
 8006bac:	f7fa fb0e 	bl	80011cc <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	691b      	ldr	r3, [r3, #16]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d00e      	beq.n	8006bd6 <UART_SetConfig+0x5e>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bc0:	d009      	beq.n	8006bd6 <UART_SetConfig+0x5e>
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	691b      	ldr	r3, [r3, #16]
 8006bc6:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8006bca:	d004      	beq.n	8006bd6 <UART_SetConfig+0x5e>
 8006bcc:	f640 31e4 	movw	r1, #3044	; 0xbe4
 8006bd0:	48a0      	ldr	r0, [pc, #640]	; (8006e54 <UART_SetConfig+0x2dc>)
 8006bd2:	f7fa fafb 	bl	80011cc <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	695a      	ldr	r2, [r3, #20]
 8006bda:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8006bde:	4013      	ands	r3, r2
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d103      	bne.n	8006bec <UART_SetConfig+0x74>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	695b      	ldr	r3, [r3, #20]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d104      	bne.n	8006bf6 <UART_SetConfig+0x7e>
 8006bec:	f640 31e5 	movw	r1, #3045	; 0xbe5
 8006bf0:	4898      	ldr	r0, [pc, #608]	; (8006e54 <UART_SetConfig+0x2dc>)
 8006bf2:	f7fa faeb 	bl	80011cc <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	691b      	ldr	r3, [r3, #16]
 8006bfc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	68da      	ldr	r2, [r3, #12]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	430a      	orrs	r2, r1
 8006c0a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	689a      	ldr	r2, [r3, #8]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	691b      	ldr	r3, [r3, #16]
 8006c14:	431a      	orrs	r2, r3
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	695b      	ldr	r3, [r3, #20]
 8006c1a:	431a      	orrs	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	69db      	ldr	r3, [r3, #28]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	68db      	ldr	r3, [r3, #12]
 8006c2a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006c2e:	f023 030c 	bic.w	r3, r3, #12
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	6812      	ldr	r2, [r2, #0]
 8006c36:	68f9      	ldr	r1, [r7, #12]
 8006c38:	430b      	orrs	r3, r1
 8006c3a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	695b      	ldr	r3, [r3, #20]
 8006c42:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	699a      	ldr	r2, [r3, #24]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	430a      	orrs	r2, r1
 8006c50:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	69db      	ldr	r3, [r3, #28]
 8006c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006c5a:	f040 80a5 	bne.w	8006da8 <UART_SetConfig+0x230>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a7d      	ldr	r2, [pc, #500]	; (8006e58 <UART_SetConfig+0x2e0>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d14f      	bne.n	8006d08 <UART_SetConfig+0x190>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006c68:	f7fe f93e 	bl	8004ee8 <HAL_RCC_GetPCLK2Freq>
 8006c6c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006c6e:	68ba      	ldr	r2, [r7, #8]
 8006c70:	4613      	mov	r3, r2
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4413      	add	r3, r2
 8006c76:	009a      	lsls	r2, r3, #2
 8006c78:	441a      	add	r2, r3
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	005b      	lsls	r3, r3, #1
 8006c80:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c84:	4a75      	ldr	r2, [pc, #468]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006c86:	fba2 2303 	umull	r2, r3, r2, r3
 8006c8a:	095b      	lsrs	r3, r3, #5
 8006c8c:	0119      	lsls	r1, r3, #4
 8006c8e:	68ba      	ldr	r2, [r7, #8]
 8006c90:	4613      	mov	r3, r2
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	4413      	add	r3, r2
 8006c96:	009a      	lsls	r2, r3, #2
 8006c98:	441a      	add	r2, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	005b      	lsls	r3, r3, #1
 8006ca0:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ca4:	4b6d      	ldr	r3, [pc, #436]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006ca6:	fba3 0302 	umull	r0, r3, r3, r2
 8006caa:	095b      	lsrs	r3, r3, #5
 8006cac:	2064      	movs	r0, #100	; 0x64
 8006cae:	fb00 f303 	mul.w	r3, r0, r3
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	00db      	lsls	r3, r3, #3
 8006cb6:	3332      	adds	r3, #50	; 0x32
 8006cb8:	4a68      	ldr	r2, [pc, #416]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006cba:	fba2 2303 	umull	r2, r3, r2, r3
 8006cbe:	095b      	lsrs	r3, r3, #5
 8006cc0:	005b      	lsls	r3, r3, #1
 8006cc2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006cc6:	4419      	add	r1, r3
 8006cc8:	68ba      	ldr	r2, [r7, #8]
 8006cca:	4613      	mov	r3, r2
 8006ccc:	009b      	lsls	r3, r3, #2
 8006cce:	4413      	add	r3, r2
 8006cd0:	009a      	lsls	r2, r3, #2
 8006cd2:	441a      	add	r2, r3
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	685b      	ldr	r3, [r3, #4]
 8006cd8:	005b      	lsls	r3, r3, #1
 8006cda:	fbb2 f2f3 	udiv	r2, r2, r3
 8006cde:	4b5f      	ldr	r3, [pc, #380]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006ce0:	fba3 0302 	umull	r0, r3, r3, r2
 8006ce4:	095b      	lsrs	r3, r3, #5
 8006ce6:	2064      	movs	r0, #100	; 0x64
 8006ce8:	fb00 f303 	mul.w	r3, r0, r3
 8006cec:	1ad3      	subs	r3, r2, r3
 8006cee:	00db      	lsls	r3, r3, #3
 8006cf0:	3332      	adds	r3, #50	; 0x32
 8006cf2:	4a5a      	ldr	r2, [pc, #360]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8006cf8:	095b      	lsrs	r3, r3, #5
 8006cfa:	f003 0207 	and.w	r2, r3, #7
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	440a      	add	r2, r1
 8006d04:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006d06:	e0f9      	b.n	8006efc <UART_SetConfig+0x384>
      pclk = HAL_RCC_GetPCLK1Freq();
 8006d08:	f7fe f8da 	bl	8004ec0 <HAL_RCC_GetPCLK1Freq>
 8006d0c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006d0e:	68ba      	ldr	r2, [r7, #8]
 8006d10:	4613      	mov	r3, r2
 8006d12:	009b      	lsls	r3, r3, #2
 8006d14:	4413      	add	r3, r2
 8006d16:	009a      	lsls	r2, r3, #2
 8006d18:	441a      	add	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	005b      	lsls	r3, r3, #1
 8006d20:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d24:	4a4d      	ldr	r2, [pc, #308]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006d26:	fba2 2303 	umull	r2, r3, r2, r3
 8006d2a:	095b      	lsrs	r3, r3, #5
 8006d2c:	0119      	lsls	r1, r3, #4
 8006d2e:	68ba      	ldr	r2, [r7, #8]
 8006d30:	4613      	mov	r3, r2
 8006d32:	009b      	lsls	r3, r3, #2
 8006d34:	4413      	add	r3, r2
 8006d36:	009a      	lsls	r2, r3, #2
 8006d38:	441a      	add	r2, r3
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	005b      	lsls	r3, r3, #1
 8006d40:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d44:	4b45      	ldr	r3, [pc, #276]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006d46:	fba3 0302 	umull	r0, r3, r3, r2
 8006d4a:	095b      	lsrs	r3, r3, #5
 8006d4c:	2064      	movs	r0, #100	; 0x64
 8006d4e:	fb00 f303 	mul.w	r3, r0, r3
 8006d52:	1ad3      	subs	r3, r2, r3
 8006d54:	00db      	lsls	r3, r3, #3
 8006d56:	3332      	adds	r3, #50	; 0x32
 8006d58:	4a40      	ldr	r2, [pc, #256]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8006d5e:	095b      	lsrs	r3, r3, #5
 8006d60:	005b      	lsls	r3, r3, #1
 8006d62:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d66:	4419      	add	r1, r3
 8006d68:	68ba      	ldr	r2, [r7, #8]
 8006d6a:	4613      	mov	r3, r2
 8006d6c:	009b      	lsls	r3, r3, #2
 8006d6e:	4413      	add	r3, r2
 8006d70:	009a      	lsls	r2, r3, #2
 8006d72:	441a      	add	r2, r3
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	005b      	lsls	r3, r3, #1
 8006d7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8006d7e:	4b37      	ldr	r3, [pc, #220]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006d80:	fba3 0302 	umull	r0, r3, r3, r2
 8006d84:	095b      	lsrs	r3, r3, #5
 8006d86:	2064      	movs	r0, #100	; 0x64
 8006d88:	fb00 f303 	mul.w	r3, r0, r3
 8006d8c:	1ad3      	subs	r3, r2, r3
 8006d8e:	00db      	lsls	r3, r3, #3
 8006d90:	3332      	adds	r3, #50	; 0x32
 8006d92:	4a32      	ldr	r2, [pc, #200]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006d94:	fba2 2303 	umull	r2, r3, r2, r3
 8006d98:	095b      	lsrs	r3, r3, #5
 8006d9a:	f003 0207 	and.w	r2, r3, #7
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	440a      	add	r2, r1
 8006da4:	609a      	str	r2, [r3, #8]
}
 8006da6:	e0a9      	b.n	8006efc <UART_SetConfig+0x384>
    if((huart->Instance == USART1))
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a2a      	ldr	r2, [pc, #168]	; (8006e58 <UART_SetConfig+0x2e0>)
 8006dae:	4293      	cmp	r3, r2
 8006db0:	d156      	bne.n	8006e60 <UART_SetConfig+0x2e8>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006db2:	f7fe f899 	bl	8004ee8 <HAL_RCC_GetPCLK2Freq>
 8006db6:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	4613      	mov	r3, r2
 8006dbc:	009b      	lsls	r3, r3, #2
 8006dbe:	4413      	add	r3, r2
 8006dc0:	009a      	lsls	r2, r3, #2
 8006dc2:	441a      	add	r2, r3
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	009b      	lsls	r3, r3, #2
 8006dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dce:	4a23      	ldr	r2, [pc, #140]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006dd0:	fba2 2303 	umull	r2, r3, r2, r3
 8006dd4:	095b      	lsrs	r3, r3, #5
 8006dd6:	0119      	lsls	r1, r3, #4
 8006dd8:	68ba      	ldr	r2, [r7, #8]
 8006dda:	4613      	mov	r3, r2
 8006ddc:	009b      	lsls	r3, r3, #2
 8006dde:	4413      	add	r3, r2
 8006de0:	009a      	lsls	r2, r3, #2
 8006de2:	441a      	add	r2, r3
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	685b      	ldr	r3, [r3, #4]
 8006de8:	009b      	lsls	r3, r3, #2
 8006dea:	fbb2 f2f3 	udiv	r2, r2, r3
 8006dee:	4b1b      	ldr	r3, [pc, #108]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006df0:	fba3 0302 	umull	r0, r3, r3, r2
 8006df4:	095b      	lsrs	r3, r3, #5
 8006df6:	2064      	movs	r0, #100	; 0x64
 8006df8:	fb00 f303 	mul.w	r3, r0, r3
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	011b      	lsls	r3, r3, #4
 8006e00:	3332      	adds	r3, #50	; 0x32
 8006e02:	4a16      	ldr	r2, [pc, #88]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006e04:	fba2 2303 	umull	r2, r3, r2, r3
 8006e08:	095b      	lsrs	r3, r3, #5
 8006e0a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006e0e:	4419      	add	r1, r3
 8006e10:	68ba      	ldr	r2, [r7, #8]
 8006e12:	4613      	mov	r3, r2
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	4413      	add	r3, r2
 8006e18:	009a      	lsls	r2, r3, #2
 8006e1a:	441a      	add	r2, r3
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	009b      	lsls	r3, r3, #2
 8006e22:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e26:	4b0d      	ldr	r3, [pc, #52]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006e28:	fba3 0302 	umull	r0, r3, r3, r2
 8006e2c:	095b      	lsrs	r3, r3, #5
 8006e2e:	2064      	movs	r0, #100	; 0x64
 8006e30:	fb00 f303 	mul.w	r3, r0, r3
 8006e34:	1ad3      	subs	r3, r2, r3
 8006e36:	011b      	lsls	r3, r3, #4
 8006e38:	3332      	adds	r3, #50	; 0x32
 8006e3a:	4a08      	ldr	r2, [pc, #32]	; (8006e5c <UART_SetConfig+0x2e4>)
 8006e3c:	fba2 2303 	umull	r2, r3, r2, r3
 8006e40:	095b      	lsrs	r3, r3, #5
 8006e42:	f003 020f 	and.w	r2, r3, #15
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	440a      	add	r2, r1
 8006e4c:	609a      	str	r2, [r3, #8]
}
 8006e4e:	e055      	b.n	8006efc <UART_SetConfig+0x384>
 8006e50:	003d0900 	.word	0x003d0900
 8006e54:	0800a3b4 	.word	0x0800a3b4
 8006e58:	40013800 	.word	0x40013800
 8006e5c:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e60:	f7fe f82e 	bl	8004ec0 <HAL_RCC_GetPCLK1Freq>
 8006e64:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e66:	68ba      	ldr	r2, [r7, #8]
 8006e68:	4613      	mov	r3, r2
 8006e6a:	009b      	lsls	r3, r3, #2
 8006e6c:	4413      	add	r3, r2
 8006e6e:	009a      	lsls	r2, r3, #2
 8006e70:	441a      	add	r2, r3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	009b      	lsls	r3, r3, #2
 8006e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e7c:	4a21      	ldr	r2, [pc, #132]	; (8006f04 <UART_SetConfig+0x38c>)
 8006e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8006e82:	095b      	lsrs	r3, r3, #5
 8006e84:	0119      	lsls	r1, r3, #4
 8006e86:	68ba      	ldr	r2, [r7, #8]
 8006e88:	4613      	mov	r3, r2
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	4413      	add	r3, r2
 8006e8e:	009a      	lsls	r2, r3, #2
 8006e90:	441a      	add	r2, r3
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	685b      	ldr	r3, [r3, #4]
 8006e96:	009b      	lsls	r3, r3, #2
 8006e98:	fbb2 f2f3 	udiv	r2, r2, r3
 8006e9c:	4b19      	ldr	r3, [pc, #100]	; (8006f04 <UART_SetConfig+0x38c>)
 8006e9e:	fba3 0302 	umull	r0, r3, r3, r2
 8006ea2:	095b      	lsrs	r3, r3, #5
 8006ea4:	2064      	movs	r0, #100	; 0x64
 8006ea6:	fb00 f303 	mul.w	r3, r0, r3
 8006eaa:	1ad3      	subs	r3, r2, r3
 8006eac:	011b      	lsls	r3, r3, #4
 8006eae:	3332      	adds	r3, #50	; 0x32
 8006eb0:	4a14      	ldr	r2, [pc, #80]	; (8006f04 <UART_SetConfig+0x38c>)
 8006eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8006eb6:	095b      	lsrs	r3, r3, #5
 8006eb8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ebc:	4419      	add	r1, r3
 8006ebe:	68ba      	ldr	r2, [r7, #8]
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	009b      	lsls	r3, r3, #2
 8006ec4:	4413      	add	r3, r2
 8006ec6:	009a      	lsls	r2, r3, #2
 8006ec8:	441a      	add	r2, r3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	009b      	lsls	r3, r3, #2
 8006ed0:	fbb2 f2f3 	udiv	r2, r2, r3
 8006ed4:	4b0b      	ldr	r3, [pc, #44]	; (8006f04 <UART_SetConfig+0x38c>)
 8006ed6:	fba3 0302 	umull	r0, r3, r3, r2
 8006eda:	095b      	lsrs	r3, r3, #5
 8006edc:	2064      	movs	r0, #100	; 0x64
 8006ede:	fb00 f303 	mul.w	r3, r0, r3
 8006ee2:	1ad3      	subs	r3, r2, r3
 8006ee4:	011b      	lsls	r3, r3, #4
 8006ee6:	3332      	adds	r3, #50	; 0x32
 8006ee8:	4a06      	ldr	r2, [pc, #24]	; (8006f04 <UART_SetConfig+0x38c>)
 8006eea:	fba2 2303 	umull	r2, r3, r2, r3
 8006eee:	095b      	lsrs	r3, r3, #5
 8006ef0:	f003 020f 	and.w	r2, r3, #15
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	440a      	add	r2, r1
 8006efa:	609a      	str	r2, [r3, #8]
}
 8006efc:	bf00      	nop
 8006efe:	3710      	adds	r7, #16
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}
 8006f04:	51eb851f 	.word	0x51eb851f

08006f08 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006f08:	b480      	push	{r7}
 8006f0a:	b085      	sub	sp, #20
 8006f0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f0e:	f3ef 8305 	mrs	r3, IPSR
 8006f12:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f14:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d10f      	bne.n	8006f3a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f1a:	f3ef 8310 	mrs	r3, PRIMASK
 8006f1e:	607b      	str	r3, [r7, #4]
  return(result);
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d109      	bne.n	8006f3a <osKernelInitialize+0x32>
 8006f26:	4b10      	ldr	r3, [pc, #64]	; (8006f68 <osKernelInitialize+0x60>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	2b02      	cmp	r3, #2
 8006f2c:	d109      	bne.n	8006f42 <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006f2e:	f3ef 8311 	mrs	r3, BASEPRI
 8006f32:	603b      	str	r3, [r7, #0]
  return(result);
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d003      	beq.n	8006f42 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8006f3a:	f06f 0305 	mvn.w	r3, #5
 8006f3e:	60fb      	str	r3, [r7, #12]
 8006f40:	e00c      	b.n	8006f5c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006f42:	4b09      	ldr	r3, [pc, #36]	; (8006f68 <osKernelInitialize+0x60>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d105      	bne.n	8006f56 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8006f4a:	4b07      	ldr	r3, [pc, #28]	; (8006f68 <osKernelInitialize+0x60>)
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006f50:	2300      	movs	r3, #0
 8006f52:	60fb      	str	r3, [r7, #12]
 8006f54:	e002      	b.n	8006f5c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8006f56:	f04f 33ff 	mov.w	r3, #4294967295
 8006f5a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3714      	adds	r7, #20
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bc80      	pop	{r7}
 8006f66:	4770      	bx	lr
 8006f68:	20000038 	.word	0x20000038

08006f6c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b084      	sub	sp, #16
 8006f70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f72:	f3ef 8305 	mrs	r3, IPSR
 8006f76:	60bb      	str	r3, [r7, #8]
  return(result);
 8006f78:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10f      	bne.n	8006f9e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006f7e:	f3ef 8310 	mrs	r3, PRIMASK
 8006f82:	607b      	str	r3, [r7, #4]
  return(result);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d109      	bne.n	8006f9e <osKernelStart+0x32>
 8006f8a:	4b11      	ldr	r3, [pc, #68]	; (8006fd0 <osKernelStart+0x64>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	2b02      	cmp	r3, #2
 8006f90:	d109      	bne.n	8006fa6 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8006f92:	f3ef 8311 	mrs	r3, BASEPRI
 8006f96:	603b      	str	r3, [r7, #0]
  return(result);
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d003      	beq.n	8006fa6 <osKernelStart+0x3a>
    stat = osErrorISR;
 8006f9e:	f06f 0305 	mvn.w	r3, #5
 8006fa2:	60fb      	str	r3, [r7, #12]
 8006fa4:	e00e      	b.n	8006fc4 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8006fa6:	4b0a      	ldr	r3, [pc, #40]	; (8006fd0 <osKernelStart+0x64>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d107      	bne.n	8006fbe <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8006fae:	4b08      	ldr	r3, [pc, #32]	; (8006fd0 <osKernelStart+0x64>)
 8006fb0:	2202      	movs	r2, #2
 8006fb2:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8006fb4:	f001 fb5c 	bl	8008670 <vTaskStartScheduler>
      stat = osOK;
 8006fb8:	2300      	movs	r3, #0
 8006fba:	60fb      	str	r3, [r7, #12]
 8006fbc:	e002      	b.n	8006fc4 <osKernelStart+0x58>
    } else {
      stat = osError;
 8006fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8006fc2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
}
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	3710      	adds	r7, #16
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	20000038 	.word	0x20000038

08006fd4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b092      	sub	sp, #72	; 0x48
 8006fd8:	af04      	add	r7, sp, #16
 8006fda:	60f8      	str	r0, [r7, #12]
 8006fdc:	60b9      	str	r1, [r7, #8]
 8006fde:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fe4:	f3ef 8305 	mrs	r3, IPSR
 8006fe8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8006fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	f040 8094 	bne.w	800711a <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006ff2:	f3ef 8310 	mrs	r3, PRIMASK
 8006ff6:	623b      	str	r3, [r7, #32]
  return(result);
 8006ff8:	6a3b      	ldr	r3, [r7, #32]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	f040 808d 	bne.w	800711a <osThreadNew+0x146>
 8007000:	4b48      	ldr	r3, [pc, #288]	; (8007124 <osThreadNew+0x150>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2b02      	cmp	r3, #2
 8007006:	d106      	bne.n	8007016 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007008:	f3ef 8311 	mrs	r3, BASEPRI
 800700c:	61fb      	str	r3, [r7, #28]
  return(result);
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	2b00      	cmp	r3, #0
 8007012:	f040 8082 	bne.w	800711a <osThreadNew+0x146>
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d07e      	beq.n	800711a <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 800701c:	2380      	movs	r3, #128	; 0x80
 800701e:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8007020:	2318      	movs	r3, #24
 8007022:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8007024:	2300      	movs	r3, #0
 8007026:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8007028:	f107 031b 	add.w	r3, r7, #27
 800702c:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 800702e:	f04f 33ff 	mov.w	r3, #4294967295
 8007032:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d045      	beq.n	80070c6 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d002      	beq.n	8007048 <osThreadNew+0x74>
        name = attr->name;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	699b      	ldr	r3, [r3, #24]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d002      	beq.n	8007056 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	699b      	ldr	r3, [r3, #24]
 8007054:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007058:	2b00      	cmp	r3, #0
 800705a:	d008      	beq.n	800706e <osThreadNew+0x9a>
 800705c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800705e:	2b38      	cmp	r3, #56	; 0x38
 8007060:	d805      	bhi.n	800706e <osThreadNew+0x9a>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	685b      	ldr	r3, [r3, #4]
 8007066:	f003 0301 	and.w	r3, r3, #1
 800706a:	2b00      	cmp	r3, #0
 800706c:	d001      	beq.n	8007072 <osThreadNew+0x9e>
        return (NULL);
 800706e:	2300      	movs	r3, #0
 8007070:	e054      	b.n	800711c <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	695b      	ldr	r3, [r3, #20]
 8007076:	2b00      	cmp	r3, #0
 8007078:	d003      	beq.n	8007082 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	695b      	ldr	r3, [r3, #20]
 800707e:	089b      	lsrs	r3, r3, #2
 8007080:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	689b      	ldr	r3, [r3, #8]
 8007086:	2b00      	cmp	r3, #0
 8007088:	d00e      	beq.n	80070a8 <osThreadNew+0xd4>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	2b5b      	cmp	r3, #91	; 0x5b
 8007090:	d90a      	bls.n	80070a8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007096:	2b00      	cmp	r3, #0
 8007098:	d006      	beq.n	80070a8 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	695b      	ldr	r3, [r3, #20]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d002      	beq.n	80070a8 <osThreadNew+0xd4>
        mem = 1;
 80070a2:	2301      	movs	r3, #1
 80070a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80070a6:	e010      	b.n	80070ca <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d10c      	bne.n	80070ca <osThreadNew+0xf6>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d108      	bne.n	80070ca <osThreadNew+0xf6>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	691b      	ldr	r3, [r3, #16]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d104      	bne.n	80070ca <osThreadNew+0xf6>
          mem = 0;
 80070c0:	2300      	movs	r3, #0
 80070c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80070c4:	e001      	b.n	80070ca <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 80070c6:	2300      	movs	r3, #0
 80070c8:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 80070ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d110      	bne.n	80070f2 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80070d4:	687a      	ldr	r2, [r7, #4]
 80070d6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80070d8:	9202      	str	r2, [sp, #8]
 80070da:	9301      	str	r3, [sp, #4]
 80070dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070e4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f000 ffee 	bl	80080c8 <xTaskCreateStatic>
 80070ec:	4603      	mov	r3, r0
 80070ee:	617b      	str	r3, [r7, #20]
 80070f0:	e013      	b.n	800711a <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80070f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d110      	bne.n	800711a <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80070f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80070fa:	b29a      	uxth	r2, r3
 80070fc:	f107 0314 	add.w	r3, r7, #20
 8007100:	9301      	str	r3, [sp, #4]
 8007102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007104:	9300      	str	r3, [sp, #0]
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800710a:	68f8      	ldr	r0, [r7, #12]
 800710c:	f001 f835 	bl	800817a <xTaskCreate>
 8007110:	4603      	mov	r3, r0
 8007112:	2b01      	cmp	r3, #1
 8007114:	d001      	beq.n	800711a <osThreadNew+0x146>
          hTask = NULL;
 8007116:	2300      	movs	r3, #0
 8007118:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800711a:	697b      	ldr	r3, [r7, #20]
}
 800711c:	4618      	mov	r0, r3
 800711e:	3738      	adds	r7, #56	; 0x38
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}
 8007124:	20000038 	.word	0x20000038

08007128 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007128:	b580      	push	{r7, lr}
 800712a:	b086      	sub	sp, #24
 800712c:	af00      	add	r7, sp, #0
 800712e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007130:	f3ef 8305 	mrs	r3, IPSR
 8007134:	613b      	str	r3, [r7, #16]
  return(result);
 8007136:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007138:	2b00      	cmp	r3, #0
 800713a:	d10f      	bne.n	800715c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800713c:	f3ef 8310 	mrs	r3, PRIMASK
 8007140:	60fb      	str	r3, [r7, #12]
  return(result);
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d109      	bne.n	800715c <osDelay+0x34>
 8007148:	4b0d      	ldr	r3, [pc, #52]	; (8007180 <osDelay+0x58>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2b02      	cmp	r3, #2
 800714e:	d109      	bne.n	8007164 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007150:	f3ef 8311 	mrs	r3, BASEPRI
 8007154:	60bb      	str	r3, [r7, #8]
  return(result);
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d003      	beq.n	8007164 <osDelay+0x3c>
    stat = osErrorISR;
 800715c:	f06f 0305 	mvn.w	r3, #5
 8007160:	617b      	str	r3, [r7, #20]
 8007162:	e007      	b.n	8007174 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8007164:	2300      	movs	r3, #0
 8007166:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2b00      	cmp	r3, #0
 800716c:	d002      	beq.n	8007174 <osDelay+0x4c>
      vTaskDelay(ticks);
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f001 f93e 	bl	80083f0 <vTaskDelay>
    }
  }

  return (stat);
 8007174:	697b      	ldr	r3, [r7, #20]
}
 8007176:	4618      	mov	r0, r3
 8007178:	3718      	adds	r7, #24
 800717a:	46bd      	mov	sp, r7
 800717c:	bd80      	pop	{r7, pc}
 800717e:	bf00      	nop
 8007180:	20000038 	.word	0x20000038

08007184 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	60f8      	str	r0, [r7, #12]
 800718c:	60b9      	str	r1, [r7, #8]
 800718e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	4a06      	ldr	r2, [pc, #24]	; (80071ac <vApplicationGetIdleTaskMemory+0x28>)
 8007194:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	4a05      	ldr	r2, [pc, #20]	; (80071b0 <vApplicationGetIdleTaskMemory+0x2c>)
 800719a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2280      	movs	r2, #128	; 0x80
 80071a0:	601a      	str	r2, [r3, #0]
}
 80071a2:	bf00      	nop
 80071a4:	3714      	adds	r7, #20
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bc80      	pop	{r7}
 80071aa:	4770      	bx	lr
 80071ac:	2000003c 	.word	0x2000003c
 80071b0:	20000098 	.word	0x20000098

080071b4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80071b4:	b480      	push	{r7}
 80071b6:	b085      	sub	sp, #20
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	60f8      	str	r0, [r7, #12]
 80071bc:	60b9      	str	r1, [r7, #8]
 80071be:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	4a07      	ldr	r2, [pc, #28]	; (80071e0 <vApplicationGetTimerTaskMemory+0x2c>)
 80071c4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	4a06      	ldr	r2, [pc, #24]	; (80071e4 <vApplicationGetTimerTaskMemory+0x30>)
 80071ca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	f44f 7280 	mov.w	r2, #256	; 0x100
 80071d2:	601a      	str	r2, [r3, #0]
}
 80071d4:	bf00      	nop
 80071d6:	3714      	adds	r7, #20
 80071d8:	46bd      	mov	sp, r7
 80071da:	bc80      	pop	{r7}
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	20000298 	.word	0x20000298
 80071e4:	200002f4 	.word	0x200002f4

080071e8 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80071e8:	b580      	push	{r7, lr}
 80071ea:	b082      	sub	sp, #8
 80071ec:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 80071ee:	2020      	movs	r0, #32
 80071f0:	f002 fd98 	bl	8009d24 <pvPortMalloc>
 80071f4:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00a      	beq.n	8007212 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2200      	movs	r2, #0
 8007200:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	3304      	adds	r3, #4
 8007206:	4618      	mov	r0, r3
 8007208:	f000 f99e 	bl	8007548 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8007212:	687b      	ldr	r3, [r7, #4]
	}
 8007214:	4618      	mov	r0, r3
 8007216:	3708      	adds	r7, #8
 8007218:	46bd      	mov	sp, r7
 800721a:	bd80      	pop	{r7, pc}

0800721c <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b090      	sub	sp, #64	; 0x40
 8007220:	af00      	add	r7, sp, #0
 8007222:	60f8      	str	r0, [r7, #12]
 8007224:	60b9      	str	r1, [r7, #8]
 8007226:	607a      	str	r2, [r7, #4]
 8007228:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	637b      	str	r3, [r7, #52]	; 0x34
EventBits_t uxReturn, uxControlBits = 0;
 800722e:	2300      	movs	r3, #0
 8007230:	63bb      	str	r3, [r7, #56]	; 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8007232:	2300      	movs	r3, #0
 8007234:	633b      	str	r3, [r7, #48]	; 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d109      	bne.n	8007250 <xEventGroupWaitBits+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800723c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007240:	f383 8811 	msr	BASEPRI, r3
 8007244:	f3bf 8f6f 	isb	sy
 8007248:	f3bf 8f4f 	dsb	sy
 800724c:	623b      	str	r3, [r7, #32]
 800724e:	e7fe      	b.n	800724e <xEventGroupWaitBits+0x32>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007256:	2b00      	cmp	r3, #0
 8007258:	d009      	beq.n	800726e <xEventGroupWaitBits+0x52>
 800725a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800725e:	f383 8811 	msr	BASEPRI, r3
 8007262:	f3bf 8f6f 	isb	sy
 8007266:	f3bf 8f4f 	dsb	sy
 800726a:	61fb      	str	r3, [r7, #28]
 800726c:	e7fe      	b.n	800726c <xEventGroupWaitBits+0x50>
	configASSERT( uxBitsToWaitFor != 0 );
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d109      	bne.n	8007288 <xEventGroupWaitBits+0x6c>
 8007274:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007278:	f383 8811 	msr	BASEPRI, r3
 800727c:	f3bf 8f6f 	isb	sy
 8007280:	f3bf 8f4f 	dsb	sy
 8007284:	61bb      	str	r3, [r7, #24]
 8007286:	e7fe      	b.n	8007286 <xEventGroupWaitBits+0x6a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007288:	f001 fef6 	bl	8009078 <xTaskGetSchedulerState>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	d102      	bne.n	8007298 <xEventGroupWaitBits+0x7c>
 8007292:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007294:	2b00      	cmp	r3, #0
 8007296:	d101      	bne.n	800729c <xEventGroupWaitBits+0x80>
 8007298:	2301      	movs	r3, #1
 800729a:	e000      	b.n	800729e <xEventGroupWaitBits+0x82>
 800729c:	2300      	movs	r3, #0
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d109      	bne.n	80072b6 <xEventGroupWaitBits+0x9a>
 80072a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a6:	f383 8811 	msr	BASEPRI, r3
 80072aa:	f3bf 8f6f 	isb	sy
 80072ae:	f3bf 8f4f 	dsb	sy
 80072b2:	617b      	str	r3, [r7, #20]
 80072b4:	e7fe      	b.n	80072b4 <xEventGroupWaitBits+0x98>
	}
	#endif

	vTaskSuspendAll();
 80072b6:	f001 fa3f 	bl	8008738 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 80072ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80072c0:	683a      	ldr	r2, [r7, #0]
 80072c2:	68b9      	ldr	r1, [r7, #8]
 80072c4:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80072c6:	f000 f909 	bl	80074dc <prvTestWaitCondition>
 80072ca:	62b8      	str	r0, [r7, #40]	; 0x28

		if( xWaitConditionMet != pdFALSE )
 80072cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d00e      	beq.n	80072f0 <xEventGroupWaitBits+0xd4>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80072d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072d4:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80072d6:	2300      	movs	r3, #0
 80072d8:	64bb      	str	r3, [r7, #72]	; 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d028      	beq.n	8007332 <xEventGroupWaitBits+0x116>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80072e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072e2:	681a      	ldr	r2, [r3, #0]
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	43db      	mvns	r3, r3
 80072e8:	401a      	ands	r2, r3
 80072ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072ec:	601a      	str	r2, [r3, #0]
 80072ee:	e020      	b.n	8007332 <xEventGroupWaitBits+0x116>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80072f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d104      	bne.n	8007300 <xEventGroupWaitBits+0xe4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80072f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072f8:	63fb      	str	r3, [r7, #60]	; 0x3c
			xTimeoutOccurred = pdTRUE;
 80072fa:	2301      	movs	r3, #1
 80072fc:	633b      	str	r3, [r7, #48]	; 0x30
 80072fe:	e018      	b.n	8007332 <xEventGroupWaitBits+0x116>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d003      	beq.n	800730e <xEventGroupWaitBits+0xf2>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 8007306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007308:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800730c:	63bb      	str	r3, [r7, #56]	; 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d003      	beq.n	800731c <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 8007314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007316:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800731a:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 800731c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800731e:	1d18      	adds	r0, r3, #4
 8007320:	68ba      	ldr	r2, [r7, #8]
 8007322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007324:	4313      	orrs	r3, r2
 8007326:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007328:	4619      	mov	r1, r3
 800732a:	f001 fc25 	bl	8008b78 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 800732e:	2300      	movs	r3, #0
 8007330:	63fb      	str	r3, [r7, #60]	; 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8007332:	f001 fa0f 	bl	8008754 <xTaskResumeAll>
 8007336:	6278      	str	r0, [r7, #36]	; 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8007338:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800733a:	2b00      	cmp	r3, #0
 800733c:	d031      	beq.n	80073a2 <xEventGroupWaitBits+0x186>
	{
		if( xAlreadyYielded == pdFALSE )
 800733e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007340:	2b00      	cmp	r3, #0
 8007342:	d107      	bne.n	8007354 <xEventGroupWaitBits+0x138>
		{
			portYIELD_WITHIN_API();
 8007344:	4b19      	ldr	r3, [pc, #100]	; (80073ac <xEventGroupWaitBits+0x190>)
 8007346:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800734a:	601a      	str	r2, [r3, #0]
 800734c:	f3bf 8f4f 	dsb	sy
 8007350:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8007354:	f001 ff1a 	bl	800918c <uxTaskResetEventItemValue>
 8007358:	63f8      	str	r0, [r7, #60]	; 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 800735a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800735c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007360:	2b00      	cmp	r3, #0
 8007362:	d11a      	bne.n	800739a <xEventGroupWaitBits+0x17e>
		{
			taskENTER_CRITICAL();
 8007364:	f002 fbe8 	bl	8009b38 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8007368:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	63fb      	str	r3, [r7, #60]	; 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 800736e:	683a      	ldr	r2, [r7, #0]
 8007370:	68b9      	ldr	r1, [r7, #8]
 8007372:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8007374:	f000 f8b2 	bl	80074dc <prvTestWaitCondition>
 8007378:	4603      	mov	r3, r0
 800737a:	2b00      	cmp	r3, #0
 800737c:	d009      	beq.n	8007392 <xEventGroupWaitBits+0x176>
				{
					if( xClearOnExit != pdFALSE )
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d006      	beq.n	8007392 <xEventGroupWaitBits+0x176>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007384:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007386:	681a      	ldr	r2, [r3, #0]
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	43db      	mvns	r3, r3
 800738c:	401a      	ands	r2, r3
 800738e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007390:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8007392:	2301      	movs	r3, #1
 8007394:	633b      	str	r3, [r7, #48]	; 0x30
			}
			taskEXIT_CRITICAL();
 8007396:	f002 fbfd 	bl	8009b94 <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 800739a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800739c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80073a0:	63fb      	str	r3, [r7, #60]	; 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 80073a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	3740      	adds	r7, #64	; 0x40
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bd80      	pop	{r7, pc}
 80073ac:	e000ed04 	.word	0xe000ed04

080073b0 <xEventGroupSetBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b08e      	sub	sp, #56	; 0x38
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
 80073b8:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 80073ba:	2300      	movs	r3, #0
 80073bc:	633b      	str	r3, [r7, #48]	; 0x30
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	62bb      	str	r3, [r7, #40]	; 0x28
BaseType_t xMatchFound = pdFALSE;
 80073c2:	2300      	movs	r3, #0
 80073c4:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d109      	bne.n	80073e0 <xEventGroupSetBits+0x30>
 80073cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073d0:	f383 8811 	msr	BASEPRI, r3
 80073d4:	f3bf 8f6f 	isb	sy
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	613b      	str	r3, [r7, #16]
 80073de:	e7fe      	b.n	80073de <xEventGroupSetBits+0x2e>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d009      	beq.n	80073fe <xEventGroupSetBits+0x4e>
 80073ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ee:	f383 8811 	msr	BASEPRI, r3
 80073f2:	f3bf 8f6f 	isb	sy
 80073f6:	f3bf 8f4f 	dsb	sy
 80073fa:	60fb      	str	r3, [r7, #12]
 80073fc:	e7fe      	b.n	80073fc <xEventGroupSetBits+0x4c>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 80073fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007400:	3304      	adds	r3, #4
 8007402:	627b      	str	r3, [r7, #36]	; 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007406:	3308      	adds	r3, #8
 8007408:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 800740a:	f001 f995 	bl	8008738 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 800740e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007410:	68db      	ldr	r3, [r3, #12]
 8007412:	637b      	str	r3, [r7, #52]	; 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8007414:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	431a      	orrs	r2, r3
 800741c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800741e:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007420:	e03c      	b.n	800749c <xEventGroupSetBits+0xec>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8007428:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 800742e:	2300      	movs	r3, #0
 8007430:	62fb      	str	r3, [r7, #44]	; 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8007432:	69bb      	ldr	r3, [r7, #24]
 8007434:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8007438:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8007440:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007448:	2b00      	cmp	r3, #0
 800744a:	d108      	bne.n	800745e <xEventGroupSetBits+0xae>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 800744c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800744e:	681a      	ldr	r2, [r3, #0]
 8007450:	69bb      	ldr	r3, [r7, #24]
 8007452:	4013      	ands	r3, r2
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00b      	beq.n	8007470 <xEventGroupSetBits+0xc0>
				{
					xMatchFound = pdTRUE;
 8007458:	2301      	movs	r3, #1
 800745a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800745c:	e008      	b.n	8007470 <xEventGroupSetBits+0xc0>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 800745e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007460:	681a      	ldr	r2, [r3, #0]
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	4013      	ands	r3, r2
 8007466:	69ba      	ldr	r2, [r7, #24]
 8007468:	429a      	cmp	r2, r3
 800746a:	d101      	bne.n	8007470 <xEventGroupSetBits+0xc0>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 800746c:	2301      	movs	r3, #1
 800746e:	62fb      	str	r3, [r7, #44]	; 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8007470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007472:	2b00      	cmp	r3, #0
 8007474:	d010      	beq.n	8007498 <xEventGroupSetBits+0xe8>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8007476:	697b      	ldr	r3, [r7, #20]
 8007478:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800747c:	2b00      	cmp	r3, #0
 800747e:	d003      	beq.n	8007488 <xEventGroupSetBits+0xd8>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8007480:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007482:	69bb      	ldr	r3, [r7, #24]
 8007484:	4313      	orrs	r3, r2
 8007486:	633b      	str	r3, [r7, #48]	; 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8007488:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007490:	4619      	mov	r1, r3
 8007492:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8007494:	f001 fc36 	bl	8008d04 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8007498:	69fb      	ldr	r3, [r7, #28]
 800749a:	637b      	str	r3, [r7, #52]	; 0x34
		while( pxListItem != pxListEnd )
 800749c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800749e:	6a3b      	ldr	r3, [r7, #32]
 80074a0:	429a      	cmp	r2, r3
 80074a2:	d1be      	bne.n	8007422 <xEventGroupSetBits+0x72>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 80074a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a6:	681a      	ldr	r2, [r3, #0]
 80074a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074aa:	43db      	mvns	r3, r3
 80074ac:	401a      	ands	r2, r3
 80074ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b0:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 80074b2:	f001 f94f 	bl	8008754 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 80074b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074b8:	681b      	ldr	r3, [r3, #0]
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3738      	adds	r7, #56	; 0x38
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}

080074c2 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 80074c2:	b580      	push	{r7, lr}
 80074c4:	b082      	sub	sp, #8
 80074c6:	af00      	add	r7, sp, #0
 80074c8:	6078      	str	r0, [r7, #4]
 80074ca:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
 80074cc:	6839      	ldr	r1, [r7, #0]
 80074ce:	6878      	ldr	r0, [r7, #4]
 80074d0:	f7ff ff6e 	bl	80073b0 <xEventGroupSetBits>
}
 80074d4:	bf00      	nop
 80074d6:	3708      	adds	r7, #8
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <prvTestWaitCondition>:
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
}
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 80074dc:	b480      	push	{r7}
 80074de:	b087      	sub	sp, #28
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 80074e8:	2300      	movs	r3, #0
 80074ea:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d107      	bne.n	8007502 <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	68bb      	ldr	r3, [r7, #8]
 80074f6:	4013      	ands	r3, r2
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d00a      	beq.n	8007512 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 80074fc:	2301      	movs	r3, #1
 80074fe:	617b      	str	r3, [r7, #20]
 8007500:	e007      	b.n	8007512 <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8007502:	68fa      	ldr	r2, [r7, #12]
 8007504:	68bb      	ldr	r3, [r7, #8]
 8007506:	4013      	ands	r3, r2
 8007508:	68ba      	ldr	r2, [r7, #8]
 800750a:	429a      	cmp	r2, r3
 800750c:	d101      	bne.n	8007512 <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 800750e:	2301      	movs	r3, #1
 8007510:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8007512:	697b      	ldr	r3, [r7, #20]
}
 8007514:	4618      	mov	r0, r3
 8007516:	371c      	adds	r7, #28
 8007518:	46bd      	mov	sp, r7
 800751a:	bc80      	pop	{r7}
 800751c:	4770      	bx	lr
	...

08007520 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007520:	b580      	push	{r7, lr}
 8007522:	b086      	sub	sp, #24
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken );
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	68ba      	ldr	r2, [r7, #8]
 8007530:	68f9      	ldr	r1, [r7, #12]
 8007532:	4804      	ldr	r0, [pc, #16]	; (8007544 <xEventGroupSetBitsFromISR+0x24>)
 8007534:	f002 f9f4 	bl	8009920 <xTimerPendFunctionCallFromISR>
 8007538:	6178      	str	r0, [r7, #20]

		return xReturn;
 800753a:	697b      	ldr	r3, [r7, #20]
	}
 800753c:	4618      	mov	r0, r3
 800753e:	3718      	adds	r7, #24
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	080074c3 	.word	0x080074c3

08007548 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f103 0208 	add.w	r2, r3, #8
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	f04f 32ff 	mov.w	r2, #4294967295
 8007560:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	f103 0208 	add.w	r2, r3, #8
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f103 0208 	add.w	r2, r3, #8
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800757c:	bf00      	nop
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	bc80      	pop	{r7}
 8007584:	4770      	bx	lr

08007586 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007586:	b480      	push	{r7}
 8007588:	b083      	sub	sp, #12
 800758a:	af00      	add	r7, sp, #0
 800758c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2200      	movs	r2, #0
 8007592:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007594:	bf00      	nop
 8007596:	370c      	adds	r7, #12
 8007598:	46bd      	mov	sp, r7
 800759a:	bc80      	pop	{r7}
 800759c:	4770      	bx	lr

0800759e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800759e:	b480      	push	{r7}
 80075a0:	b085      	sub	sp, #20
 80075a2:	af00      	add	r7, sp, #0
 80075a4:	6078      	str	r0, [r7, #4]
 80075a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	68fa      	ldr	r2, [r7, #12]
 80075b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	689a      	ldr	r2, [r3, #8]
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	689b      	ldr	r3, [r3, #8]
 80075c0:	683a      	ldr	r2, [r7, #0]
 80075c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	683a      	ldr	r2, [r7, #0]
 80075c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80075ca:	683b      	ldr	r3, [r7, #0]
 80075cc:	687a      	ldr	r2, [r7, #4]
 80075ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	1c5a      	adds	r2, r3, #1
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	601a      	str	r2, [r3, #0]
}
 80075da:	bf00      	nop
 80075dc:	3714      	adds	r7, #20
 80075de:	46bd      	mov	sp, r7
 80075e0:	bc80      	pop	{r7}
 80075e2:	4770      	bx	lr

080075e4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80075e4:	b480      	push	{r7}
 80075e6:	b085      	sub	sp, #20
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80075f4:	68bb      	ldr	r3, [r7, #8]
 80075f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075fa:	d103      	bne.n	8007604 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	691b      	ldr	r3, [r3, #16]
 8007600:	60fb      	str	r3, [r7, #12]
 8007602:	e00c      	b.n	800761e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	3308      	adds	r3, #8
 8007608:	60fb      	str	r3, [r7, #12]
 800760a:	e002      	b.n	8007612 <vListInsert+0x2e>
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	685b      	ldr	r3, [r3, #4]
 8007610:	60fb      	str	r3, [r7, #12]
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	68ba      	ldr	r2, [r7, #8]
 800761a:	429a      	cmp	r2, r3
 800761c:	d2f6      	bcs.n	800760c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	685a      	ldr	r2, [r3, #4]
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	685b      	ldr	r3, [r3, #4]
 800762a:	683a      	ldr	r2, [r7, #0]
 800762c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	68fa      	ldr	r2, [r7, #12]
 8007632:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	683a      	ldr	r2, [r7, #0]
 8007638:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	687a      	ldr	r2, [r7, #4]
 800763e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	1c5a      	adds	r2, r3, #1
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	601a      	str	r2, [r3, #0]
}
 800764a:	bf00      	nop
 800764c:	3714      	adds	r7, #20
 800764e:	46bd      	mov	sp, r7
 8007650:	bc80      	pop	{r7}
 8007652:	4770      	bx	lr

08007654 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007654:	b480      	push	{r7}
 8007656:	b085      	sub	sp, #20
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	691b      	ldr	r3, [r3, #16]
 8007660:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	685b      	ldr	r3, [r3, #4]
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	6892      	ldr	r2, [r2, #8]
 800766a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	687a      	ldr	r2, [r7, #4]
 8007672:	6852      	ldr	r2, [r2, #4]
 8007674:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	687a      	ldr	r2, [r7, #4]
 800767c:	429a      	cmp	r2, r3
 800767e:	d103      	bne.n	8007688 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	689a      	ldr	r2, [r3, #8]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2200      	movs	r2, #0
 800768c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	1e5a      	subs	r2, r3, #1
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
}
 800769c:	4618      	mov	r0, r3
 800769e:	3714      	adds	r7, #20
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bc80      	pop	{r7}
 80076a4:	4770      	bx	lr
	...

080076a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	b084      	sub	sp, #16
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d109      	bne.n	80076d0 <xQueueGenericReset+0x28>
 80076bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076c0:	f383 8811 	msr	BASEPRI, r3
 80076c4:	f3bf 8f6f 	isb	sy
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	60bb      	str	r3, [r7, #8]
 80076ce:	e7fe      	b.n	80076ce <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80076d0:	f002 fa32 	bl	8009b38 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681a      	ldr	r2, [r3, #0]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80076dc:	68f9      	ldr	r1, [r7, #12]
 80076de:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80076e0:	fb01 f303 	mul.w	r3, r1, r3
 80076e4:	441a      	add	r2, r3
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	2200      	movs	r2, #0
 80076ee:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	681a      	ldr	r2, [r3, #0]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007700:	3b01      	subs	r3, #1
 8007702:	68f9      	ldr	r1, [r7, #12]
 8007704:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8007706:	fb01 f303 	mul.w	r3, r1, r3
 800770a:	441a      	add	r2, r3
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	22ff      	movs	r2, #255	; 0xff
 8007714:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	22ff      	movs	r2, #255	; 0xff
 800771c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	2b00      	cmp	r3, #0
 8007724:	d114      	bne.n	8007750 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	691b      	ldr	r3, [r3, #16]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d01a      	beq.n	8007764 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	3310      	adds	r3, #16
 8007732:	4618      	mov	r0, r3
 8007734:	f001 fa84 	bl	8008c40 <xTaskRemoveFromEventList>
 8007738:	4603      	mov	r3, r0
 800773a:	2b00      	cmp	r3, #0
 800773c:	d012      	beq.n	8007764 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800773e:	4b0d      	ldr	r3, [pc, #52]	; (8007774 <xQueueGenericReset+0xcc>)
 8007740:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007744:	601a      	str	r2, [r3, #0]
 8007746:	f3bf 8f4f 	dsb	sy
 800774a:	f3bf 8f6f 	isb	sy
 800774e:	e009      	b.n	8007764 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	3310      	adds	r3, #16
 8007754:	4618      	mov	r0, r3
 8007756:	f7ff fef7 	bl	8007548 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	3324      	adds	r3, #36	; 0x24
 800775e:	4618      	mov	r0, r3
 8007760:	f7ff fef2 	bl	8007548 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007764:	f002 fa16 	bl	8009b94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007768:	2301      	movs	r3, #1
}
 800776a:	4618      	mov	r0, r3
 800776c:	3710      	adds	r7, #16
 800776e:	46bd      	mov	sp, r7
 8007770:	bd80      	pop	{r7, pc}
 8007772:	bf00      	nop
 8007774:	e000ed04 	.word	0xe000ed04

08007778 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007778:	b580      	push	{r7, lr}
 800777a:	b08e      	sub	sp, #56	; 0x38
 800777c:	af02      	add	r7, sp, #8
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	607a      	str	r2, [r7, #4]
 8007784:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d109      	bne.n	80077a0 <xQueueGenericCreateStatic+0x28>
 800778c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007790:	f383 8811 	msr	BASEPRI, r3
 8007794:	f3bf 8f6f 	isb	sy
 8007798:	f3bf 8f4f 	dsb	sy
 800779c:	62bb      	str	r3, [r7, #40]	; 0x28
 800779e:	e7fe      	b.n	800779e <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d109      	bne.n	80077ba <xQueueGenericCreateStatic+0x42>
 80077a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077aa:	f383 8811 	msr	BASEPRI, r3
 80077ae:	f3bf 8f6f 	isb	sy
 80077b2:	f3bf 8f4f 	dsb	sy
 80077b6:	627b      	str	r3, [r7, #36]	; 0x24
 80077b8:	e7fe      	b.n	80077b8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d002      	beq.n	80077c6 <xQueueGenericCreateStatic+0x4e>
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d001      	beq.n	80077ca <xQueueGenericCreateStatic+0x52>
 80077c6:	2301      	movs	r3, #1
 80077c8:	e000      	b.n	80077cc <xQueueGenericCreateStatic+0x54>
 80077ca:	2300      	movs	r3, #0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d109      	bne.n	80077e4 <xQueueGenericCreateStatic+0x6c>
 80077d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077d4:	f383 8811 	msr	BASEPRI, r3
 80077d8:	f3bf 8f6f 	isb	sy
 80077dc:	f3bf 8f4f 	dsb	sy
 80077e0:	623b      	str	r3, [r7, #32]
 80077e2:	e7fe      	b.n	80077e2 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d102      	bne.n	80077f0 <xQueueGenericCreateStatic+0x78>
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d101      	bne.n	80077f4 <xQueueGenericCreateStatic+0x7c>
 80077f0:	2301      	movs	r3, #1
 80077f2:	e000      	b.n	80077f6 <xQueueGenericCreateStatic+0x7e>
 80077f4:	2300      	movs	r3, #0
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d109      	bne.n	800780e <xQueueGenericCreateStatic+0x96>
 80077fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077fe:	f383 8811 	msr	BASEPRI, r3
 8007802:	f3bf 8f6f 	isb	sy
 8007806:	f3bf 8f4f 	dsb	sy
 800780a:	61fb      	str	r3, [r7, #28]
 800780c:	e7fe      	b.n	800780c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800780e:	2350      	movs	r3, #80	; 0x50
 8007810:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007812:	697b      	ldr	r3, [r7, #20]
 8007814:	2b50      	cmp	r3, #80	; 0x50
 8007816:	d009      	beq.n	800782c <xQueueGenericCreateStatic+0xb4>
 8007818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800781c:	f383 8811 	msr	BASEPRI, r3
 8007820:	f3bf 8f6f 	isb	sy
 8007824:	f3bf 8f4f 	dsb	sy
 8007828:	61bb      	str	r3, [r7, #24]
 800782a:	e7fe      	b.n	800782a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007832:	2b00      	cmp	r3, #0
 8007834:	d00d      	beq.n	8007852 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007836:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007838:	2201      	movs	r2, #1
 800783a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800783e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007844:	9300      	str	r3, [sp, #0]
 8007846:	4613      	mov	r3, r2
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	68b9      	ldr	r1, [r7, #8]
 800784c:	68f8      	ldr	r0, [r7, #12]
 800784e:	f000 f842 	bl	80078d6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007852:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8007854:	4618      	mov	r0, r3
 8007856:	3730      	adds	r7, #48	; 0x30
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800785c:	b580      	push	{r7, lr}
 800785e:	b08a      	sub	sp, #40	; 0x28
 8007860:	af02      	add	r7, sp, #8
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	60b9      	str	r1, [r7, #8]
 8007866:	4613      	mov	r3, r2
 8007868:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d109      	bne.n	8007884 <xQueueGenericCreate+0x28>
 8007870:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007874:	f383 8811 	msr	BASEPRI, r3
 8007878:	f3bf 8f6f 	isb	sy
 800787c:	f3bf 8f4f 	dsb	sy
 8007880:	613b      	str	r3, [r7, #16]
 8007882:	e7fe      	b.n	8007882 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d102      	bne.n	8007890 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800788a:	2300      	movs	r3, #0
 800788c:	61fb      	str	r3, [r7, #28]
 800788e:	e004      	b.n	800789a <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	68ba      	ldr	r2, [r7, #8]
 8007894:	fb02 f303 	mul.w	r3, r2, r3
 8007898:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800789a:	69fb      	ldr	r3, [r7, #28]
 800789c:	3350      	adds	r3, #80	; 0x50
 800789e:	4618      	mov	r0, r3
 80078a0:	f002 fa40 	bl	8009d24 <pvPortMalloc>
 80078a4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80078a6:	69bb      	ldr	r3, [r7, #24]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00f      	beq.n	80078cc <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80078ac:	69bb      	ldr	r3, [r7, #24]
 80078ae:	3350      	adds	r3, #80	; 0x50
 80078b0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80078b2:	69bb      	ldr	r3, [r7, #24]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80078ba:	79fa      	ldrb	r2, [r7, #7]
 80078bc:	69bb      	ldr	r3, [r7, #24]
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	4613      	mov	r3, r2
 80078c2:	697a      	ldr	r2, [r7, #20]
 80078c4:	68b9      	ldr	r1, [r7, #8]
 80078c6:	68f8      	ldr	r0, [r7, #12]
 80078c8:	f000 f805 	bl	80078d6 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80078cc:	69bb      	ldr	r3, [r7, #24]
	}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3720      	adds	r7, #32
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}

080078d6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80078d6:	b580      	push	{r7, lr}
 80078d8:	b084      	sub	sp, #16
 80078da:	af00      	add	r7, sp, #0
 80078dc:	60f8      	str	r0, [r7, #12]
 80078de:	60b9      	str	r1, [r7, #8]
 80078e0:	607a      	str	r2, [r7, #4]
 80078e2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d103      	bne.n	80078f2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80078ea:	69bb      	ldr	r3, [r7, #24]
 80078ec:	69ba      	ldr	r2, [r7, #24]
 80078ee:	601a      	str	r2, [r3, #0]
 80078f0:	e002      	b.n	80078f8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80078f2:	69bb      	ldr	r3, [r7, #24]
 80078f4:	687a      	ldr	r2, [r7, #4]
 80078f6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	68fa      	ldr	r2, [r7, #12]
 80078fc:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80078fe:	69bb      	ldr	r3, [r7, #24]
 8007900:	68ba      	ldr	r2, [r7, #8]
 8007902:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007904:	2101      	movs	r1, #1
 8007906:	69b8      	ldr	r0, [r7, #24]
 8007908:	f7ff fece 	bl	80076a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800790c:	69bb      	ldr	r3, [r7, #24]
 800790e:	78fa      	ldrb	r2, [r7, #3]
 8007910:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007914:	bf00      	nop
 8007916:	3710      	adds	r7, #16
 8007918:	46bd      	mov	sp, r7
 800791a:	bd80      	pop	{r7, pc}

0800791c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800791c:	b580      	push	{r7, lr}
 800791e:	b08e      	sub	sp, #56	; 0x38
 8007920:	af00      	add	r7, sp, #0
 8007922:	60f8      	str	r0, [r7, #12]
 8007924:	60b9      	str	r1, [r7, #8]
 8007926:	607a      	str	r2, [r7, #4]
 8007928:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800792a:	2300      	movs	r3, #0
 800792c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007932:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007934:	2b00      	cmp	r3, #0
 8007936:	d109      	bne.n	800794c <xQueueGenericSend+0x30>
 8007938:	f04f 0350 	mov.w	r3, #80	; 0x50
 800793c:	f383 8811 	msr	BASEPRI, r3
 8007940:	f3bf 8f6f 	isb	sy
 8007944:	f3bf 8f4f 	dsb	sy
 8007948:	62bb      	str	r3, [r7, #40]	; 0x28
 800794a:	e7fe      	b.n	800794a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d103      	bne.n	800795a <xQueueGenericSend+0x3e>
 8007952:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007956:	2b00      	cmp	r3, #0
 8007958:	d101      	bne.n	800795e <xQueueGenericSend+0x42>
 800795a:	2301      	movs	r3, #1
 800795c:	e000      	b.n	8007960 <xQueueGenericSend+0x44>
 800795e:	2300      	movs	r3, #0
 8007960:	2b00      	cmp	r3, #0
 8007962:	d109      	bne.n	8007978 <xQueueGenericSend+0x5c>
 8007964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007968:	f383 8811 	msr	BASEPRI, r3
 800796c:	f3bf 8f6f 	isb	sy
 8007970:	f3bf 8f4f 	dsb	sy
 8007974:	627b      	str	r3, [r7, #36]	; 0x24
 8007976:	e7fe      	b.n	8007976 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	2b02      	cmp	r3, #2
 800797c:	d103      	bne.n	8007986 <xQueueGenericSend+0x6a>
 800797e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007980:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007982:	2b01      	cmp	r3, #1
 8007984:	d101      	bne.n	800798a <xQueueGenericSend+0x6e>
 8007986:	2301      	movs	r3, #1
 8007988:	e000      	b.n	800798c <xQueueGenericSend+0x70>
 800798a:	2300      	movs	r3, #0
 800798c:	2b00      	cmp	r3, #0
 800798e:	d109      	bne.n	80079a4 <xQueueGenericSend+0x88>
 8007990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007994:	f383 8811 	msr	BASEPRI, r3
 8007998:	f3bf 8f6f 	isb	sy
 800799c:	f3bf 8f4f 	dsb	sy
 80079a0:	623b      	str	r3, [r7, #32]
 80079a2:	e7fe      	b.n	80079a2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80079a4:	f001 fb68 	bl	8009078 <xTaskGetSchedulerState>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d102      	bne.n	80079b4 <xQueueGenericSend+0x98>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d101      	bne.n	80079b8 <xQueueGenericSend+0x9c>
 80079b4:	2301      	movs	r3, #1
 80079b6:	e000      	b.n	80079ba <xQueueGenericSend+0x9e>
 80079b8:	2300      	movs	r3, #0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d109      	bne.n	80079d2 <xQueueGenericSend+0xb6>
 80079be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079c2:	f383 8811 	msr	BASEPRI, r3
 80079c6:	f3bf 8f6f 	isb	sy
 80079ca:	f3bf 8f4f 	dsb	sy
 80079ce:	61fb      	str	r3, [r7, #28]
 80079d0:	e7fe      	b.n	80079d0 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80079d2:	f002 f8b1 	bl	8009b38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80079d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80079da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079de:	429a      	cmp	r2, r3
 80079e0:	d302      	bcc.n	80079e8 <xQueueGenericSend+0xcc>
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	d129      	bne.n	8007a3c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80079e8:	683a      	ldr	r2, [r7, #0]
 80079ea:	68b9      	ldr	r1, [r7, #8]
 80079ec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80079ee:	f000 f9ff 	bl	8007df0 <prvCopyDataToQueue>
 80079f2:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80079f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d010      	beq.n	8007a1e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80079fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80079fe:	3324      	adds	r3, #36	; 0x24
 8007a00:	4618      	mov	r0, r3
 8007a02:	f001 f91d 	bl	8008c40 <xTaskRemoveFromEventList>
 8007a06:	4603      	mov	r3, r0
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d013      	beq.n	8007a34 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007a0c:	4b3f      	ldr	r3, [pc, #252]	; (8007b0c <xQueueGenericSend+0x1f0>)
 8007a0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a12:	601a      	str	r2, [r3, #0]
 8007a14:	f3bf 8f4f 	dsb	sy
 8007a18:	f3bf 8f6f 	isb	sy
 8007a1c:	e00a      	b.n	8007a34 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007a1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d007      	beq.n	8007a34 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007a24:	4b39      	ldr	r3, [pc, #228]	; (8007b0c <xQueueGenericSend+0x1f0>)
 8007a26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a2a:	601a      	str	r2, [r3, #0]
 8007a2c:	f3bf 8f4f 	dsb	sy
 8007a30:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007a34:	f002 f8ae 	bl	8009b94 <vPortExitCritical>
				return pdPASS;
 8007a38:	2301      	movs	r3, #1
 8007a3a:	e063      	b.n	8007b04 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d103      	bne.n	8007a4a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007a42:	f002 f8a7 	bl	8009b94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007a46:	2300      	movs	r3, #0
 8007a48:	e05c      	b.n	8007b04 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007a4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d106      	bne.n	8007a5e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007a50:	f107 0314 	add.w	r3, r7, #20
 8007a54:	4618      	mov	r0, r3
 8007a56:	f001 f9b5 	bl	8008dc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007a5e:	f002 f899 	bl	8009b94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007a62:	f000 fe69 	bl	8008738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007a66:	f002 f867 	bl	8009b38 <vPortEnterCritical>
 8007a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a6c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a70:	b25b      	sxtb	r3, r3
 8007a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a76:	d103      	bne.n	8007a80 <xQueueGenericSend+0x164>
 8007a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007a80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a82:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a86:	b25b      	sxtb	r3, r3
 8007a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a8c:	d103      	bne.n	8007a96 <xQueueGenericSend+0x17a>
 8007a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007a96:	f002 f87d 	bl	8009b94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007a9a:	1d3a      	adds	r2, r7, #4
 8007a9c:	f107 0314 	add.w	r3, r7, #20
 8007aa0:	4611      	mov	r1, r2
 8007aa2:	4618      	mov	r0, r3
 8007aa4:	f001 f9a4 	bl	8008df0 <xTaskCheckForTimeOut>
 8007aa8:	4603      	mov	r3, r0
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d124      	bne.n	8007af8 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007aae:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007ab0:	f000 fa96 	bl	8007fe0 <prvIsQueueFull>
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d018      	beq.n	8007aec <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007abc:	3310      	adds	r3, #16
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	4611      	mov	r1, r2
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f001 f834 	bl	8008b30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007ac8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007aca:	f000 fa21 	bl	8007f10 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007ace:	f000 fe41 	bl	8008754 <xTaskResumeAll>
 8007ad2:	4603      	mov	r3, r0
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	f47f af7c 	bne.w	80079d2 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8007ada:	4b0c      	ldr	r3, [pc, #48]	; (8007b0c <xQueueGenericSend+0x1f0>)
 8007adc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ae0:	601a      	str	r2, [r3, #0]
 8007ae2:	f3bf 8f4f 	dsb	sy
 8007ae6:	f3bf 8f6f 	isb	sy
 8007aea:	e772      	b.n	80079d2 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007aec:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007aee:	f000 fa0f 	bl	8007f10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007af2:	f000 fe2f 	bl	8008754 <xTaskResumeAll>
 8007af6:	e76c      	b.n	80079d2 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007af8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007afa:	f000 fa09 	bl	8007f10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007afe:	f000 fe29 	bl	8008754 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007b02:	2300      	movs	r3, #0
		}
	}
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3738      	adds	r7, #56	; 0x38
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}
 8007b0c:	e000ed04 	.word	0xe000ed04

08007b10 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b08e      	sub	sp, #56	; 0x38
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	60f8      	str	r0, [r7, #12]
 8007b18:	60b9      	str	r1, [r7, #8]
 8007b1a:	607a      	str	r2, [r7, #4]
 8007b1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007b22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d109      	bne.n	8007b3c <xQueueGenericSendFromISR+0x2c>
 8007b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b2c:	f383 8811 	msr	BASEPRI, r3
 8007b30:	f3bf 8f6f 	isb	sy
 8007b34:	f3bf 8f4f 	dsb	sy
 8007b38:	627b      	str	r3, [r7, #36]	; 0x24
 8007b3a:	e7fe      	b.n	8007b3a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d103      	bne.n	8007b4a <xQueueGenericSendFromISR+0x3a>
 8007b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d101      	bne.n	8007b4e <xQueueGenericSendFromISR+0x3e>
 8007b4a:	2301      	movs	r3, #1
 8007b4c:	e000      	b.n	8007b50 <xQueueGenericSendFromISR+0x40>
 8007b4e:	2300      	movs	r3, #0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d109      	bne.n	8007b68 <xQueueGenericSendFromISR+0x58>
 8007b54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b58:	f383 8811 	msr	BASEPRI, r3
 8007b5c:	f3bf 8f6f 	isb	sy
 8007b60:	f3bf 8f4f 	dsb	sy
 8007b64:	623b      	str	r3, [r7, #32]
 8007b66:	e7fe      	b.n	8007b66 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	2b02      	cmp	r3, #2
 8007b6c:	d103      	bne.n	8007b76 <xQueueGenericSendFromISR+0x66>
 8007b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d101      	bne.n	8007b7a <xQueueGenericSendFromISR+0x6a>
 8007b76:	2301      	movs	r3, #1
 8007b78:	e000      	b.n	8007b7c <xQueueGenericSendFromISR+0x6c>
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d109      	bne.n	8007b94 <xQueueGenericSendFromISR+0x84>
 8007b80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b84:	f383 8811 	msr	BASEPRI, r3
 8007b88:	f3bf 8f6f 	isb	sy
 8007b8c:	f3bf 8f4f 	dsb	sy
 8007b90:	61fb      	str	r3, [r7, #28]
 8007b92:	e7fe      	b.n	8007b92 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007b94:	f002 f88a 	bl	8009cac <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007b98:	f3ef 8211 	mrs	r2, BASEPRI
 8007b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ba0:	f383 8811 	msr	BASEPRI, r3
 8007ba4:	f3bf 8f6f 	isb	sy
 8007ba8:	f3bf 8f4f 	dsb	sy
 8007bac:	61ba      	str	r2, [r7, #24]
 8007bae:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007bb0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007bb2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007bb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d302      	bcc.n	8007bc6 <xQueueGenericSendFromISR+0xb6>
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	2b02      	cmp	r3, #2
 8007bc4:	d12c      	bne.n	8007c20 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007bc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bc8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007bcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007bd0:	683a      	ldr	r2, [r7, #0]
 8007bd2:	68b9      	ldr	r1, [r7, #8]
 8007bd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007bd6:	f000 f90b 	bl	8007df0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007bda:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8007bde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007be2:	d112      	bne.n	8007c0a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007be4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d016      	beq.n	8007c1a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bee:	3324      	adds	r3, #36	; 0x24
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	f001 f825 	bl	8008c40 <xTaskRemoveFromEventList>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d00e      	beq.n	8007c1a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d00b      	beq.n	8007c1a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	2201      	movs	r2, #1
 8007c06:	601a      	str	r2, [r3, #0]
 8007c08:	e007      	b.n	8007c1a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007c0a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8007c0e:	3301      	adds	r3, #1
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	b25a      	sxtb	r2, r3
 8007c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8007c1e:	e001      	b.n	8007c24 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007c20:	2300      	movs	r3, #0
 8007c22:	637b      	str	r3, [r7, #52]	; 0x34
 8007c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c26:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007c2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3738      	adds	r7, #56	; 0x38
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}

08007c38 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b08c      	sub	sp, #48	; 0x30
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	60f8      	str	r0, [r7, #12]
 8007c40:	60b9      	str	r1, [r7, #8]
 8007c42:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007c44:	2300      	movs	r3, #0
 8007c46:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007c4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d109      	bne.n	8007c66 <xQueueReceive+0x2e>
	__asm volatile
 8007c52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c56:	f383 8811 	msr	BASEPRI, r3
 8007c5a:	f3bf 8f6f 	isb	sy
 8007c5e:	f3bf 8f4f 	dsb	sy
 8007c62:	623b      	str	r3, [r7, #32]
 8007c64:	e7fe      	b.n	8007c64 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d103      	bne.n	8007c74 <xQueueReceive+0x3c>
 8007c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d101      	bne.n	8007c78 <xQueueReceive+0x40>
 8007c74:	2301      	movs	r3, #1
 8007c76:	e000      	b.n	8007c7a <xQueueReceive+0x42>
 8007c78:	2300      	movs	r3, #0
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d109      	bne.n	8007c92 <xQueueReceive+0x5a>
 8007c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c82:	f383 8811 	msr	BASEPRI, r3
 8007c86:	f3bf 8f6f 	isb	sy
 8007c8a:	f3bf 8f4f 	dsb	sy
 8007c8e:	61fb      	str	r3, [r7, #28]
 8007c90:	e7fe      	b.n	8007c90 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c92:	f001 f9f1 	bl	8009078 <xTaskGetSchedulerState>
 8007c96:	4603      	mov	r3, r0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d102      	bne.n	8007ca2 <xQueueReceive+0x6a>
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d101      	bne.n	8007ca6 <xQueueReceive+0x6e>
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	e000      	b.n	8007ca8 <xQueueReceive+0x70>
 8007ca6:	2300      	movs	r3, #0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d109      	bne.n	8007cc0 <xQueueReceive+0x88>
 8007cac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cb0:	f383 8811 	msr	BASEPRI, r3
 8007cb4:	f3bf 8f6f 	isb	sy
 8007cb8:	f3bf 8f4f 	dsb	sy
 8007cbc:	61bb      	str	r3, [r7, #24]
 8007cbe:	e7fe      	b.n	8007cbe <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007cc0:	f001 ff3a 	bl	8009b38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007cc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007cca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d01f      	beq.n	8007d10 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007cd0:	68b9      	ldr	r1, [r7, #8]
 8007cd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007cd4:	f000 f8f6 	bl	8007ec4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007cd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007cda:	1e5a      	subs	r2, r3, #1
 8007cdc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cde:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ce2:	691b      	ldr	r3, [r3, #16]
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d00f      	beq.n	8007d08 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007cea:	3310      	adds	r3, #16
 8007cec:	4618      	mov	r0, r3
 8007cee:	f000 ffa7 	bl	8008c40 <xTaskRemoveFromEventList>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d007      	beq.n	8007d08 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007cf8:	4b3c      	ldr	r3, [pc, #240]	; (8007dec <xQueueReceive+0x1b4>)
 8007cfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007cfe:	601a      	str	r2, [r3, #0]
 8007d00:	f3bf 8f4f 	dsb	sy
 8007d04:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007d08:	f001 ff44 	bl	8009b94 <vPortExitCritical>
				return pdPASS;
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	e069      	b.n	8007de4 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d103      	bne.n	8007d1e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007d16:	f001 ff3d 	bl	8009b94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	e062      	b.n	8007de4 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d106      	bne.n	8007d32 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d24:	f107 0310 	add.w	r3, r7, #16
 8007d28:	4618      	mov	r0, r3
 8007d2a:	f001 f84b 	bl	8008dc4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d2e:	2301      	movs	r3, #1
 8007d30:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d32:	f001 ff2f 	bl	8009b94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d36:	f000 fcff 	bl	8008738 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d3a:	f001 fefd 	bl	8009b38 <vPortEnterCritical>
 8007d3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d40:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007d44:	b25b      	sxtb	r3, r3
 8007d46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d4a:	d103      	bne.n	8007d54 <xQueueReceive+0x11c>
 8007d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007d5a:	b25b      	sxtb	r3, r3
 8007d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d60:	d103      	bne.n	8007d6a <xQueueReceive+0x132>
 8007d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d64:	2200      	movs	r2, #0
 8007d66:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d6a:	f001 ff13 	bl	8009b94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d6e:	1d3a      	adds	r2, r7, #4
 8007d70:	f107 0310 	add.w	r3, r7, #16
 8007d74:	4611      	mov	r1, r2
 8007d76:	4618      	mov	r0, r3
 8007d78:	f001 f83a 	bl	8008df0 <xTaskCheckForTimeOut>
 8007d7c:	4603      	mov	r3, r0
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d123      	bne.n	8007dca <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007d82:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d84:	f000 f916 	bl	8007fb4 <prvIsQueueEmpty>
 8007d88:	4603      	mov	r3, r0
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d017      	beq.n	8007dbe <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007d90:	3324      	adds	r3, #36	; 0x24
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	4611      	mov	r1, r2
 8007d96:	4618      	mov	r0, r3
 8007d98:	f000 feca 	bl	8008b30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007d9c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007d9e:	f000 f8b7 	bl	8007f10 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007da2:	f000 fcd7 	bl	8008754 <xTaskResumeAll>
 8007da6:	4603      	mov	r3, r0
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d189      	bne.n	8007cc0 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8007dac:	4b0f      	ldr	r3, [pc, #60]	; (8007dec <xQueueReceive+0x1b4>)
 8007dae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007db2:	601a      	str	r2, [r3, #0]
 8007db4:	f3bf 8f4f 	dsb	sy
 8007db8:	f3bf 8f6f 	isb	sy
 8007dbc:	e780      	b.n	8007cc0 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007dbe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dc0:	f000 f8a6 	bl	8007f10 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007dc4:	f000 fcc6 	bl	8008754 <xTaskResumeAll>
 8007dc8:	e77a      	b.n	8007cc0 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007dca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dcc:	f000 f8a0 	bl	8007f10 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007dd0:	f000 fcc0 	bl	8008754 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007dd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007dd6:	f000 f8ed 	bl	8007fb4 <prvIsQueueEmpty>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	f43f af6f 	beq.w	8007cc0 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007de2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3730      	adds	r7, #48	; 0x30
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}
 8007dec:	e000ed04 	.word	0xe000ed04

08007df0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b086      	sub	sp, #24
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	60b9      	str	r1, [r7, #8]
 8007dfa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e04:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d10d      	bne.n	8007e2a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d14d      	bne.n	8007eb2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f001 f94a 	bl	80090b4 <xTaskPriorityDisinherit>
 8007e20:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	2200      	movs	r2, #0
 8007e26:	605a      	str	r2, [r3, #4]
 8007e28:	e043      	b.n	8007eb2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d119      	bne.n	8007e64 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	6898      	ldr	r0, [r3, #8]
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e38:	461a      	mov	r2, r3
 8007e3a:	68b9      	ldr	r1, [r7, #8]
 8007e3c:	f002 f96e 	bl	800a11c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	689a      	ldr	r2, [r3, #8]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e48:	441a      	add	r2, r3
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	689a      	ldr	r2, [r3, #8]
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	429a      	cmp	r2, r3
 8007e58:	d32b      	bcc.n	8007eb2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	609a      	str	r2, [r3, #8]
 8007e62:	e026      	b.n	8007eb2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	68d8      	ldr	r0, [r3, #12]
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	68b9      	ldr	r1, [r7, #8]
 8007e70:	f002 f954 	bl	800a11c <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	68da      	ldr	r2, [r3, #12]
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e7c:	425b      	negs	r3, r3
 8007e7e:	441a      	add	r2, r3
 8007e80:	68fb      	ldr	r3, [r7, #12]
 8007e82:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	68da      	ldr	r2, [r3, #12]
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	d207      	bcs.n	8007ea0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	685a      	ldr	r2, [r3, #4]
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e98:	425b      	negs	r3, r3
 8007e9a:	441a      	add	r2, r3
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d105      	bne.n	8007eb2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ea6:	693b      	ldr	r3, [r7, #16]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d002      	beq.n	8007eb2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007eac:	693b      	ldr	r3, [r7, #16]
 8007eae:	3b01      	subs	r3, #1
 8007eb0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007eb2:	693b      	ldr	r3, [r7, #16]
 8007eb4:	1c5a      	adds	r2, r3, #1
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007eba:	697b      	ldr	r3, [r7, #20]
}
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	3718      	adds	r7, #24
 8007ec0:	46bd      	mov	sp, r7
 8007ec2:	bd80      	pop	{r7, pc}

08007ec4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
 8007ecc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d018      	beq.n	8007f08 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	68da      	ldr	r2, [r3, #12]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ede:	441a      	add	r2, r3
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	68da      	ldr	r2, [r3, #12]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	429a      	cmp	r2, r3
 8007eee:	d303      	bcc.n	8007ef8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681a      	ldr	r2, [r3, #0]
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	68d9      	ldr	r1, [r3, #12]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f00:	461a      	mov	r2, r3
 8007f02:	6838      	ldr	r0, [r7, #0]
 8007f04:	f002 f90a 	bl	800a11c <memcpy>
	}
}
 8007f08:	bf00      	nop
 8007f0a:	3708      	adds	r7, #8
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b084      	sub	sp, #16
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007f18:	f001 fe0e 	bl	8009b38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007f22:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f24:	e011      	b.n	8007f4a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d012      	beq.n	8007f54 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	3324      	adds	r3, #36	; 0x24
 8007f32:	4618      	mov	r0, r3
 8007f34:	f000 fe84 	bl	8008c40 <xTaskRemoveFromEventList>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d001      	beq.n	8007f42 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8007f3e:	f000 ffb7 	bl	8008eb0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007f42:	7bfb      	ldrb	r3, [r7, #15]
 8007f44:	3b01      	subs	r3, #1
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	dce9      	bgt.n	8007f26 <prvUnlockQueue+0x16>
 8007f52:	e000      	b.n	8007f56 <prvUnlockQueue+0x46>
					break;
 8007f54:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	22ff      	movs	r2, #255	; 0xff
 8007f5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8007f5e:	f001 fe19 	bl	8009b94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007f62:	f001 fde9 	bl	8009b38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007f6c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f6e:	e011      	b.n	8007f94 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	691b      	ldr	r3, [r3, #16]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d012      	beq.n	8007f9e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	3310      	adds	r3, #16
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f000 fe5f 	bl	8008c40 <xTaskRemoveFromEventList>
 8007f82:	4603      	mov	r3, r0
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d001      	beq.n	8007f8c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007f88:	f000 ff92 	bl	8008eb0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007f8c:	7bbb      	ldrb	r3, [r7, #14]
 8007f8e:	3b01      	subs	r3, #1
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007f94:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	dce9      	bgt.n	8007f70 <prvUnlockQueue+0x60>
 8007f9c:	e000      	b.n	8007fa0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007f9e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	22ff      	movs	r2, #255	; 0xff
 8007fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007fa8:	f001 fdf4 	bl	8009b94 <vPortExitCritical>
}
 8007fac:	bf00      	nop
 8007fae:	3710      	adds	r7, #16
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	bd80      	pop	{r7, pc}

08007fb4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b084      	sub	sp, #16
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007fbc:	f001 fdbc 	bl	8009b38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d102      	bne.n	8007fce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007fc8:	2301      	movs	r3, #1
 8007fca:	60fb      	str	r3, [r7, #12]
 8007fcc:	e001      	b.n	8007fd2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007fd2:	f001 fddf 	bl	8009b94 <vPortExitCritical>

	return xReturn;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
}
 8007fd8:	4618      	mov	r0, r3
 8007fda:	3710      	adds	r7, #16
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	bd80      	pop	{r7, pc}

08007fe0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b084      	sub	sp, #16
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007fe8:	f001 fda6 	bl	8009b38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ff4:	429a      	cmp	r2, r3
 8007ff6:	d102      	bne.n	8007ffe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	60fb      	str	r3, [r7, #12]
 8007ffc:	e001      	b.n	8008002 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007ffe:	2300      	movs	r3, #0
 8008000:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008002:	f001 fdc7 	bl	8009b94 <vPortExitCritical>

	return xReturn;
 8008006:	68fb      	ldr	r3, [r7, #12]
}
 8008008:	4618      	mov	r0, r3
 800800a:	3710      	adds	r7, #16
 800800c:	46bd      	mov	sp, r7
 800800e:	bd80      	pop	{r7, pc}

08008010 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008010:	b480      	push	{r7}
 8008012:	b085      	sub	sp, #20
 8008014:	af00      	add	r7, sp, #0
 8008016:	6078      	str	r0, [r7, #4]
 8008018:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800801a:	2300      	movs	r3, #0
 800801c:	60fb      	str	r3, [r7, #12]
 800801e:	e014      	b.n	800804a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008020:	4a0e      	ldr	r2, [pc, #56]	; (800805c <vQueueAddToRegistry+0x4c>)
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d10b      	bne.n	8008044 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800802c:	490b      	ldr	r1, [pc, #44]	; (800805c <vQueueAddToRegistry+0x4c>)
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	683a      	ldr	r2, [r7, #0]
 8008032:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008036:	4a09      	ldr	r2, [pc, #36]	; (800805c <vQueueAddToRegistry+0x4c>)
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	00db      	lsls	r3, r3, #3
 800803c:	4413      	add	r3, r2
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008042:	e005      	b.n	8008050 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	3301      	adds	r3, #1
 8008048:	60fb      	str	r3, [r7, #12]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	2b07      	cmp	r3, #7
 800804e:	d9e7      	bls.n	8008020 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008050:	bf00      	nop
 8008052:	3714      	adds	r7, #20
 8008054:	46bd      	mov	sp, r7
 8008056:	bc80      	pop	{r7}
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	200037e0 	.word	0x200037e0

08008060 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008060:	b580      	push	{r7, lr}
 8008062:	b086      	sub	sp, #24
 8008064:	af00      	add	r7, sp, #0
 8008066:	60f8      	str	r0, [r7, #12]
 8008068:	60b9      	str	r1, [r7, #8]
 800806a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008070:	f001 fd62 	bl	8009b38 <vPortEnterCritical>
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800807a:	b25b      	sxtb	r3, r3
 800807c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008080:	d103      	bne.n	800808a <vQueueWaitForMessageRestricted+0x2a>
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	2200      	movs	r2, #0
 8008086:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008090:	b25b      	sxtb	r3, r3
 8008092:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008096:	d103      	bne.n	80080a0 <vQueueWaitForMessageRestricted+0x40>
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	2200      	movs	r2, #0
 800809c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80080a0:	f001 fd78 	bl	8009b94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80080a4:	697b      	ldr	r3, [r7, #20]
 80080a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d106      	bne.n	80080ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80080ac:	697b      	ldr	r3, [r7, #20]
 80080ae:	3324      	adds	r3, #36	; 0x24
 80080b0:	687a      	ldr	r2, [r7, #4]
 80080b2:	68b9      	ldr	r1, [r7, #8]
 80080b4:	4618      	mov	r0, r3
 80080b6:	f000 fd99 	bl	8008bec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80080ba:	6978      	ldr	r0, [r7, #20]
 80080bc:	f7ff ff28 	bl	8007f10 <prvUnlockQueue>
	}
 80080c0:	bf00      	nop
 80080c2:	3718      	adds	r7, #24
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b08e      	sub	sp, #56	; 0x38
 80080cc:	af04      	add	r7, sp, #16
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	607a      	str	r2, [r7, #4]
 80080d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80080d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d109      	bne.n	80080f0 <xTaskCreateStatic+0x28>
 80080dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080e0:	f383 8811 	msr	BASEPRI, r3
 80080e4:	f3bf 8f6f 	isb	sy
 80080e8:	f3bf 8f4f 	dsb	sy
 80080ec:	623b      	str	r3, [r7, #32]
 80080ee:	e7fe      	b.n	80080ee <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 80080f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d109      	bne.n	800810a <xTaskCreateStatic+0x42>
 80080f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080fa:	f383 8811 	msr	BASEPRI, r3
 80080fe:	f3bf 8f6f 	isb	sy
 8008102:	f3bf 8f4f 	dsb	sy
 8008106:	61fb      	str	r3, [r7, #28]
 8008108:	e7fe      	b.n	8008108 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800810a:	235c      	movs	r3, #92	; 0x5c
 800810c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800810e:	693b      	ldr	r3, [r7, #16]
 8008110:	2b5c      	cmp	r3, #92	; 0x5c
 8008112:	d009      	beq.n	8008128 <xTaskCreateStatic+0x60>
 8008114:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008118:	f383 8811 	msr	BASEPRI, r3
 800811c:	f3bf 8f6f 	isb	sy
 8008120:	f3bf 8f4f 	dsb	sy
 8008124:	61bb      	str	r3, [r7, #24]
 8008126:	e7fe      	b.n	8008126 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008128:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800812a:	2b00      	cmp	r3, #0
 800812c:	d01e      	beq.n	800816c <xTaskCreateStatic+0xa4>
 800812e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008130:	2b00      	cmp	r3, #0
 8008132:	d01b      	beq.n	800816c <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008136:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800813a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800813c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800813e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008140:	2202      	movs	r2, #2
 8008142:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008146:	2300      	movs	r3, #0
 8008148:	9303      	str	r3, [sp, #12]
 800814a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800814c:	9302      	str	r3, [sp, #8]
 800814e:	f107 0314 	add.w	r3, r7, #20
 8008152:	9301      	str	r3, [sp, #4]
 8008154:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008156:	9300      	str	r3, [sp, #0]
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	687a      	ldr	r2, [r7, #4]
 800815c:	68b9      	ldr	r1, [r7, #8]
 800815e:	68f8      	ldr	r0, [r7, #12]
 8008160:	f000 f850 	bl	8008204 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008164:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008166:	f000 f8d3 	bl	8008310 <prvAddNewTaskToReadyList>
 800816a:	e001      	b.n	8008170 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800816c:	2300      	movs	r3, #0
 800816e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008170:	697b      	ldr	r3, [r7, #20]
	}
 8008172:	4618      	mov	r0, r3
 8008174:	3728      	adds	r7, #40	; 0x28
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800817a:	b580      	push	{r7, lr}
 800817c:	b08c      	sub	sp, #48	; 0x30
 800817e:	af04      	add	r7, sp, #16
 8008180:	60f8      	str	r0, [r7, #12]
 8008182:	60b9      	str	r1, [r7, #8]
 8008184:	603b      	str	r3, [r7, #0]
 8008186:	4613      	mov	r3, r2
 8008188:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800818a:	88fb      	ldrh	r3, [r7, #6]
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	4618      	mov	r0, r3
 8008190:	f001 fdc8 	bl	8009d24 <pvPortMalloc>
 8008194:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008196:	697b      	ldr	r3, [r7, #20]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d00e      	beq.n	80081ba <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800819c:	205c      	movs	r0, #92	; 0x5c
 800819e:	f001 fdc1 	bl	8009d24 <pvPortMalloc>
 80081a2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80081a4:	69fb      	ldr	r3, [r7, #28]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d003      	beq.n	80081b2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80081aa:	69fb      	ldr	r3, [r7, #28]
 80081ac:	697a      	ldr	r2, [r7, #20]
 80081ae:	631a      	str	r2, [r3, #48]	; 0x30
 80081b0:	e005      	b.n	80081be <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80081b2:	6978      	ldr	r0, [r7, #20]
 80081b4:	f001 fe7c 	bl	8009eb0 <vPortFree>
 80081b8:	e001      	b.n	80081be <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80081ba:	2300      	movs	r3, #0
 80081bc:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80081be:	69fb      	ldr	r3, [r7, #28]
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d017      	beq.n	80081f4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	2200      	movs	r2, #0
 80081c8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80081cc:	88fa      	ldrh	r2, [r7, #6]
 80081ce:	2300      	movs	r3, #0
 80081d0:	9303      	str	r3, [sp, #12]
 80081d2:	69fb      	ldr	r3, [r7, #28]
 80081d4:	9302      	str	r3, [sp, #8]
 80081d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081d8:	9301      	str	r3, [sp, #4]
 80081da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081dc:	9300      	str	r3, [sp, #0]
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	68b9      	ldr	r1, [r7, #8]
 80081e2:	68f8      	ldr	r0, [r7, #12]
 80081e4:	f000 f80e 	bl	8008204 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80081e8:	69f8      	ldr	r0, [r7, #28]
 80081ea:	f000 f891 	bl	8008310 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80081ee:	2301      	movs	r3, #1
 80081f0:	61bb      	str	r3, [r7, #24]
 80081f2:	e002      	b.n	80081fa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80081f4:	f04f 33ff 	mov.w	r3, #4294967295
 80081f8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80081fa:	69bb      	ldr	r3, [r7, #24]
	}
 80081fc:	4618      	mov	r0, r3
 80081fe:	3720      	adds	r7, #32
 8008200:	46bd      	mov	sp, r7
 8008202:	bd80      	pop	{r7, pc}

08008204 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b088      	sub	sp, #32
 8008208:	af00      	add	r7, sp, #0
 800820a:	60f8      	str	r0, [r7, #12]
 800820c:	60b9      	str	r1, [r7, #8]
 800820e:	607a      	str	r2, [r7, #4]
 8008210:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008212:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008214:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	461a      	mov	r2, r3
 800821c:	21a5      	movs	r1, #165	; 0xa5
 800821e:	f001 ff88 	bl	800a132 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008222:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008224:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800822c:	3b01      	subs	r3, #1
 800822e:	009b      	lsls	r3, r3, #2
 8008230:	4413      	add	r3, r2
 8008232:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	f023 0307 	bic.w	r3, r3, #7
 800823a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	f003 0307 	and.w	r3, r3, #7
 8008242:	2b00      	cmp	r3, #0
 8008244:	d009      	beq.n	800825a <prvInitialiseNewTask+0x56>
 8008246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800824a:	f383 8811 	msr	BASEPRI, r3
 800824e:	f3bf 8f6f 	isb	sy
 8008252:	f3bf 8f4f 	dsb	sy
 8008256:	617b      	str	r3, [r7, #20]
 8008258:	e7fe      	b.n	8008258 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800825a:	2300      	movs	r3, #0
 800825c:	61fb      	str	r3, [r7, #28]
 800825e:	e012      	b.n	8008286 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008260:	68ba      	ldr	r2, [r7, #8]
 8008262:	69fb      	ldr	r3, [r7, #28]
 8008264:	4413      	add	r3, r2
 8008266:	7819      	ldrb	r1, [r3, #0]
 8008268:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800826a:	69fb      	ldr	r3, [r7, #28]
 800826c:	4413      	add	r3, r2
 800826e:	3334      	adds	r3, #52	; 0x34
 8008270:	460a      	mov	r2, r1
 8008272:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008274:	68ba      	ldr	r2, [r7, #8]
 8008276:	69fb      	ldr	r3, [r7, #28]
 8008278:	4413      	add	r3, r2
 800827a:	781b      	ldrb	r3, [r3, #0]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d006      	beq.n	800828e <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008280:	69fb      	ldr	r3, [r7, #28]
 8008282:	3301      	adds	r3, #1
 8008284:	61fb      	str	r3, [r7, #28]
 8008286:	69fb      	ldr	r3, [r7, #28]
 8008288:	2b0f      	cmp	r3, #15
 800828a:	d9e9      	bls.n	8008260 <prvInitialiseNewTask+0x5c>
 800828c:	e000      	b.n	8008290 <prvInitialiseNewTask+0x8c>
		{
			break;
 800828e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008290:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008292:	2200      	movs	r2, #0
 8008294:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800829a:	2b37      	cmp	r3, #55	; 0x37
 800829c:	d901      	bls.n	80082a2 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800829e:	2337      	movs	r3, #55	; 0x37
 80082a0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80082a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082a4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80082a6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80082a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80082ac:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80082ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082b0:	2200      	movs	r2, #0
 80082b2:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80082b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082b6:	3304      	adds	r3, #4
 80082b8:	4618      	mov	r0, r3
 80082ba:	f7ff f964 	bl	8007586 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80082be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082c0:	3318      	adds	r3, #24
 80082c2:	4618      	mov	r0, r3
 80082c4:	f7ff f95f 	bl	8007586 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80082c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082cc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80082ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082d0:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80082d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082d6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80082d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082da:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80082dc:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80082de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082e0:	2200      	movs	r2, #0
 80082e2:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80082e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082e6:	2200      	movs	r2, #0
 80082e8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80082ec:	683a      	ldr	r2, [r7, #0]
 80082ee:	68f9      	ldr	r1, [r7, #12]
 80082f0:	69b8      	ldr	r0, [r7, #24]
 80082f2:	f001 fb35 	bl	8009960 <pxPortInitialiseStack>
 80082f6:	4602      	mov	r2, r0
 80082f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80082fa:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80082fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d002      	beq.n	8008308 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008304:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008306:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008308:	bf00      	nop
 800830a:	3720      	adds	r7, #32
 800830c:	46bd      	mov	sp, r7
 800830e:	bd80      	pop	{r7, pc}

08008310 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b082      	sub	sp, #8
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008318:	f001 fc0e 	bl	8009b38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800831c:	4b2d      	ldr	r3, [pc, #180]	; (80083d4 <prvAddNewTaskToReadyList+0xc4>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	3301      	adds	r3, #1
 8008322:	4a2c      	ldr	r2, [pc, #176]	; (80083d4 <prvAddNewTaskToReadyList+0xc4>)
 8008324:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008326:	4b2c      	ldr	r3, [pc, #176]	; (80083d8 <prvAddNewTaskToReadyList+0xc8>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d109      	bne.n	8008342 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800832e:	4a2a      	ldr	r2, [pc, #168]	; (80083d8 <prvAddNewTaskToReadyList+0xc8>)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008334:	4b27      	ldr	r3, [pc, #156]	; (80083d4 <prvAddNewTaskToReadyList+0xc4>)
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	2b01      	cmp	r3, #1
 800833a:	d110      	bne.n	800835e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800833c:	f000 fdde 	bl	8008efc <prvInitialiseTaskLists>
 8008340:	e00d      	b.n	800835e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008342:	4b26      	ldr	r3, [pc, #152]	; (80083dc <prvAddNewTaskToReadyList+0xcc>)
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	2b00      	cmp	r3, #0
 8008348:	d109      	bne.n	800835e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800834a:	4b23      	ldr	r3, [pc, #140]	; (80083d8 <prvAddNewTaskToReadyList+0xc8>)
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008354:	429a      	cmp	r2, r3
 8008356:	d802      	bhi.n	800835e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008358:	4a1f      	ldr	r2, [pc, #124]	; (80083d8 <prvAddNewTaskToReadyList+0xc8>)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800835e:	4b20      	ldr	r3, [pc, #128]	; (80083e0 <prvAddNewTaskToReadyList+0xd0>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	3301      	adds	r3, #1
 8008364:	4a1e      	ldr	r2, [pc, #120]	; (80083e0 <prvAddNewTaskToReadyList+0xd0>)
 8008366:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008368:	4b1d      	ldr	r3, [pc, #116]	; (80083e0 <prvAddNewTaskToReadyList+0xd0>)
 800836a:	681a      	ldr	r2, [r3, #0]
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008374:	4b1b      	ldr	r3, [pc, #108]	; (80083e4 <prvAddNewTaskToReadyList+0xd4>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	429a      	cmp	r2, r3
 800837a:	d903      	bls.n	8008384 <prvAddNewTaskToReadyList+0x74>
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008380:	4a18      	ldr	r2, [pc, #96]	; (80083e4 <prvAddNewTaskToReadyList+0xd4>)
 8008382:	6013      	str	r3, [r2, #0]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008388:	4613      	mov	r3, r2
 800838a:	009b      	lsls	r3, r3, #2
 800838c:	4413      	add	r3, r2
 800838e:	009b      	lsls	r3, r3, #2
 8008390:	4a15      	ldr	r2, [pc, #84]	; (80083e8 <prvAddNewTaskToReadyList+0xd8>)
 8008392:	441a      	add	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	3304      	adds	r3, #4
 8008398:	4619      	mov	r1, r3
 800839a:	4610      	mov	r0, r2
 800839c:	f7ff f8ff 	bl	800759e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80083a0:	f001 fbf8 	bl	8009b94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80083a4:	4b0d      	ldr	r3, [pc, #52]	; (80083dc <prvAddNewTaskToReadyList+0xcc>)
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d00e      	beq.n	80083ca <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80083ac:	4b0a      	ldr	r3, [pc, #40]	; (80083d8 <prvAddNewTaskToReadyList+0xc8>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d207      	bcs.n	80083ca <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80083ba:	4b0c      	ldr	r3, [pc, #48]	; (80083ec <prvAddNewTaskToReadyList+0xdc>)
 80083bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80083c0:	601a      	str	r2, [r3, #0]
 80083c2:	f3bf 8f4f 	dsb	sy
 80083c6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80083ca:	bf00      	nop
 80083cc:	3708      	adds	r7, #8
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}
 80083d2:	bf00      	nop
 80083d4:	20000bc8 	.word	0x20000bc8
 80083d8:	200006f4 	.word	0x200006f4
 80083dc:	20000bd4 	.word	0x20000bd4
 80083e0:	20000be4 	.word	0x20000be4
 80083e4:	20000bd0 	.word	0x20000bd0
 80083e8:	200006f8 	.word	0x200006f8
 80083ec:	e000ed04 	.word	0xe000ed04

080083f0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b084      	sub	sp, #16
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80083f8:	2300      	movs	r3, #0
 80083fa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d016      	beq.n	8008430 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008402:	4b13      	ldr	r3, [pc, #76]	; (8008450 <vTaskDelay+0x60>)
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d009      	beq.n	800841e <vTaskDelay+0x2e>
 800840a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800840e:	f383 8811 	msr	BASEPRI, r3
 8008412:	f3bf 8f6f 	isb	sy
 8008416:	f3bf 8f4f 	dsb	sy
 800841a:	60bb      	str	r3, [r7, #8]
 800841c:	e7fe      	b.n	800841c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800841e:	f000 f98b 	bl	8008738 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008422:	2100      	movs	r1, #0
 8008424:	6878      	ldr	r0, [r7, #4]
 8008426:	f000 fec9 	bl	80091bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800842a:	f000 f993 	bl	8008754 <xTaskResumeAll>
 800842e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d107      	bne.n	8008446 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8008436:	4b07      	ldr	r3, [pc, #28]	; (8008454 <vTaskDelay+0x64>)
 8008438:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800843c:	601a      	str	r2, [r3, #0]
 800843e:	f3bf 8f4f 	dsb	sy
 8008442:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008446:	bf00      	nop
 8008448:	3710      	adds	r7, #16
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	20000bf0 	.word	0x20000bf0
 8008454:	e000ed04 	.word	0xe000ed04

08008458 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008460:	f001 fb6a 	bl	8009b38 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d102      	bne.n	8008470 <vTaskSuspend+0x18>
 800846a:	4b2f      	ldr	r3, [pc, #188]	; (8008528 <vTaskSuspend+0xd0>)
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	e000      	b.n	8008472 <vTaskSuspend+0x1a>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	3304      	adds	r3, #4
 8008478:	4618      	mov	r0, r3
 800847a:	f7ff f8eb 	bl	8007654 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008482:	2b00      	cmp	r3, #0
 8008484:	d004      	beq.n	8008490 <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	3318      	adds	r3, #24
 800848a:	4618      	mov	r0, r3
 800848c:	f7ff f8e2 	bl	8007654 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	3304      	adds	r3, #4
 8008494:	4619      	mov	r1, r3
 8008496:	4825      	ldr	r0, [pc, #148]	; (800852c <vTaskSuspend+0xd4>)
 8008498:	f7ff f881 	bl	800759e <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80084a2:	b2db      	uxtb	r3, r3
 80084a4:	2b01      	cmp	r3, #1
 80084a6:	d103      	bne.n	80084b0 <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2200      	movs	r2, #0
 80084ac:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 80084b0:	f001 fb70 	bl	8009b94 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 80084b4:	4b1e      	ldr	r3, [pc, #120]	; (8008530 <vTaskSuspend+0xd8>)
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d005      	beq.n	80084c8 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 80084bc:	f001 fb3c 	bl	8009b38 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 80084c0:	f000 fdb6 	bl	8009030 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 80084c4:	f001 fb66 	bl	8009b94 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 80084c8:	4b17      	ldr	r3, [pc, #92]	; (8008528 <vTaskSuspend+0xd0>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	68fa      	ldr	r2, [r7, #12]
 80084ce:	429a      	cmp	r2, r3
 80084d0:	d126      	bne.n	8008520 <vTaskSuspend+0xc8>
		{
			if( xSchedulerRunning != pdFALSE )
 80084d2:	4b17      	ldr	r3, [pc, #92]	; (8008530 <vTaskSuspend+0xd8>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d016      	beq.n	8008508 <vTaskSuspend+0xb0>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 80084da:	4b16      	ldr	r3, [pc, #88]	; (8008534 <vTaskSuspend+0xdc>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d009      	beq.n	80084f6 <vTaskSuspend+0x9e>
 80084e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e6:	f383 8811 	msr	BASEPRI, r3
 80084ea:	f3bf 8f6f 	isb	sy
 80084ee:	f3bf 8f4f 	dsb	sy
 80084f2:	60bb      	str	r3, [r7, #8]
 80084f4:	e7fe      	b.n	80084f4 <vTaskSuspend+0x9c>
				portYIELD_WITHIN_API();
 80084f6:	4b10      	ldr	r3, [pc, #64]	; (8008538 <vTaskSuspend+0xe0>)
 80084f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80084fc:	601a      	str	r2, [r3, #0]
 80084fe:	f3bf 8f4f 	dsb	sy
 8008502:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008506:	e00b      	b.n	8008520 <vTaskSuspend+0xc8>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
 8008508:	4b08      	ldr	r3, [pc, #32]	; (800852c <vTaskSuspend+0xd4>)
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	4b0b      	ldr	r3, [pc, #44]	; (800853c <vTaskSuspend+0xe4>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	429a      	cmp	r2, r3
 8008512:	d103      	bne.n	800851c <vTaskSuspend+0xc4>
					pxCurrentTCB = NULL;
 8008514:	4b04      	ldr	r3, [pc, #16]	; (8008528 <vTaskSuspend+0xd0>)
 8008516:	2200      	movs	r2, #0
 8008518:	601a      	str	r2, [r3, #0]
	}
 800851a:	e001      	b.n	8008520 <vTaskSuspend+0xc8>
					vTaskSwitchContext();
 800851c:	f000 fa9c 	bl	8008a58 <vTaskSwitchContext>
	}
 8008520:	bf00      	nop
 8008522:	3710      	adds	r7, #16
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}
 8008528:	200006f4 	.word	0x200006f4
 800852c:	20000bb4 	.word	0x20000bb4
 8008530:	20000bd4 	.word	0x20000bd4
 8008534:	20000bf0 	.word	0x20000bf0
 8008538:	e000ed04 	.word	0xe000ed04
 800853c:	20000bc8 	.word	0x20000bc8

08008540 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8008540:	b480      	push	{r7}
 8008542:	b087      	sub	sp, #28
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8008548:	2300      	movs	r3, #0
 800854a:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d109      	bne.n	800856a <prvTaskIsTaskSuspended+0x2a>
 8008556:	f04f 0350 	mov.w	r3, #80	; 0x50
 800855a:	f383 8811 	msr	BASEPRI, r3
 800855e:	f3bf 8f6f 	isb	sy
 8008562:	f3bf 8f4f 	dsb	sy
 8008566:	60fb      	str	r3, [r7, #12]
 8008568:	e7fe      	b.n	8008568 <prvTaskIsTaskSuspended+0x28>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	695b      	ldr	r3, [r3, #20]
 800856e:	4a0f      	ldr	r2, [pc, #60]	; (80085ac <prvTaskIsTaskSuspended+0x6c>)
 8008570:	4293      	cmp	r3, r2
 8008572:	d101      	bne.n	8008578 <prvTaskIsTaskSuspended+0x38>
 8008574:	2301      	movs	r3, #1
 8008576:	e000      	b.n	800857a <prvTaskIsTaskSuspended+0x3a>
 8008578:	2300      	movs	r3, #0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d00f      	beq.n	800859e <prvTaskIsTaskSuspended+0x5e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008582:	4a0b      	ldr	r2, [pc, #44]	; (80085b0 <prvTaskIsTaskSuspended+0x70>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d00a      	beq.n	800859e <prvTaskIsTaskSuspended+0x5e>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800858c:	2b00      	cmp	r3, #0
 800858e:	d101      	bne.n	8008594 <prvTaskIsTaskSuspended+0x54>
 8008590:	2301      	movs	r3, #1
 8008592:	e000      	b.n	8008596 <prvTaskIsTaskSuspended+0x56>
 8008594:	2300      	movs	r3, #0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d001      	beq.n	800859e <prvTaskIsTaskSuspended+0x5e>
				{
					xReturn = pdTRUE;
 800859a:	2301      	movs	r3, #1
 800859c:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800859e:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80085a0:	4618      	mov	r0, r3
 80085a2:	371c      	adds	r7, #28
 80085a4:	46bd      	mov	sp, r7
 80085a6:	bc80      	pop	{r7}
 80085a8:	4770      	bx	lr
 80085aa:	bf00      	nop
 80085ac:	20000bb4 	.word	0x20000bb4
 80085b0:	20000b88 	.word	0x20000b88

080085b4 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 80085b4:	b580      	push	{r7, lr}
 80085b6:	b084      	sub	sp, #16
 80085b8:	af00      	add	r7, sp, #0
 80085ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d109      	bne.n	80085da <vTaskResume+0x26>
 80085c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085ca:	f383 8811 	msr	BASEPRI, r3
 80085ce:	f3bf 8f6f 	isb	sy
 80085d2:	f3bf 8f4f 	dsb	sy
 80085d6:	60bb      	str	r3, [r7, #8]
 80085d8:	e7fe      	b.n	80085d8 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d03a      	beq.n	8008656 <vTaskResume+0xa2>
 80085e0:	4b1f      	ldr	r3, [pc, #124]	; (8008660 <vTaskResume+0xac>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	68fa      	ldr	r2, [r7, #12]
 80085e6:	429a      	cmp	r2, r3
 80085e8:	d035      	beq.n	8008656 <vTaskResume+0xa2>
		{
			taskENTER_CRITICAL();
 80085ea:	f001 faa5 	bl	8009b38 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 80085ee:	68f8      	ldr	r0, [r7, #12]
 80085f0:	f7ff ffa6 	bl	8008540 <prvTaskIsTaskSuspended>
 80085f4:	4603      	mov	r3, r0
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d02b      	beq.n	8008652 <vTaskResume+0x9e>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	3304      	adds	r3, #4
 80085fe:	4618      	mov	r0, r3
 8008600:	f7ff f828 	bl	8007654 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008608:	4b16      	ldr	r3, [pc, #88]	; (8008664 <vTaskResume+0xb0>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	429a      	cmp	r2, r3
 800860e:	d903      	bls.n	8008618 <vTaskResume+0x64>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008614:	4a13      	ldr	r2, [pc, #76]	; (8008664 <vTaskResume+0xb0>)
 8008616:	6013      	str	r3, [r2, #0]
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800861c:	4613      	mov	r3, r2
 800861e:	009b      	lsls	r3, r3, #2
 8008620:	4413      	add	r3, r2
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	4a10      	ldr	r2, [pc, #64]	; (8008668 <vTaskResume+0xb4>)
 8008626:	441a      	add	r2, r3
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	3304      	adds	r3, #4
 800862c:	4619      	mov	r1, r3
 800862e:	4610      	mov	r0, r2
 8008630:	f7fe ffb5 	bl	800759e <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008638:	4b09      	ldr	r3, [pc, #36]	; (8008660 <vTaskResume+0xac>)
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800863e:	429a      	cmp	r2, r3
 8008640:	d307      	bcc.n	8008652 <vTaskResume+0x9e>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8008642:	4b0a      	ldr	r3, [pc, #40]	; (800866c <vTaskResume+0xb8>)
 8008644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008648:	601a      	str	r2, [r3, #0]
 800864a:	f3bf 8f4f 	dsb	sy
 800864e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8008652:	f001 fa9f 	bl	8009b94 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008656:	bf00      	nop
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop
 8008660:	200006f4 	.word	0x200006f4
 8008664:	20000bd0 	.word	0x20000bd0
 8008668:	200006f8 	.word	0x200006f8
 800866c:	e000ed04 	.word	0xe000ed04

08008670 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b08a      	sub	sp, #40	; 0x28
 8008674:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008676:	2300      	movs	r3, #0
 8008678:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800867a:	2300      	movs	r3, #0
 800867c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800867e:	463a      	mov	r2, r7
 8008680:	1d39      	adds	r1, r7, #4
 8008682:	f107 0308 	add.w	r3, r7, #8
 8008686:	4618      	mov	r0, r3
 8008688:	f7fe fd7c 	bl	8007184 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800868c:	6839      	ldr	r1, [r7, #0]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	68ba      	ldr	r2, [r7, #8]
 8008692:	9202      	str	r2, [sp, #8]
 8008694:	9301      	str	r3, [sp, #4]
 8008696:	2300      	movs	r3, #0
 8008698:	9300      	str	r3, [sp, #0]
 800869a:	2300      	movs	r3, #0
 800869c:	460a      	mov	r2, r1
 800869e:	4920      	ldr	r1, [pc, #128]	; (8008720 <vTaskStartScheduler+0xb0>)
 80086a0:	4820      	ldr	r0, [pc, #128]	; (8008724 <vTaskStartScheduler+0xb4>)
 80086a2:	f7ff fd11 	bl	80080c8 <xTaskCreateStatic>
 80086a6:	4602      	mov	r2, r0
 80086a8:	4b1f      	ldr	r3, [pc, #124]	; (8008728 <vTaskStartScheduler+0xb8>)
 80086aa:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80086ac:	4b1e      	ldr	r3, [pc, #120]	; (8008728 <vTaskStartScheduler+0xb8>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d002      	beq.n	80086ba <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80086b4:	2301      	movs	r3, #1
 80086b6:	617b      	str	r3, [r7, #20]
 80086b8:	e001      	b.n	80086be <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80086ba:	2300      	movs	r3, #0
 80086bc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d102      	bne.n	80086ca <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80086c4:	f000 fdce 	bl	8009264 <xTimerCreateTimerTask>
 80086c8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d115      	bne.n	80086fc <vTaskStartScheduler+0x8c>
 80086d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086d4:	f383 8811 	msr	BASEPRI, r3
 80086d8:	f3bf 8f6f 	isb	sy
 80086dc:	f3bf 8f4f 	dsb	sy
 80086e0:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80086e2:	4b12      	ldr	r3, [pc, #72]	; (800872c <vTaskStartScheduler+0xbc>)
 80086e4:	f04f 32ff 	mov.w	r2, #4294967295
 80086e8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80086ea:	4b11      	ldr	r3, [pc, #68]	; (8008730 <vTaskStartScheduler+0xc0>)
 80086ec:	2201      	movs	r2, #1
 80086ee:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80086f0:	4b10      	ldr	r3, [pc, #64]	; (8008734 <vTaskStartScheduler+0xc4>)
 80086f2:	2200      	movs	r2, #0
 80086f4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80086f6:	f001 f9af 	bl	8009a58 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80086fa:	e00d      	b.n	8008718 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80086fc:	697b      	ldr	r3, [r7, #20]
 80086fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008702:	d109      	bne.n	8008718 <vTaskStartScheduler+0xa8>
 8008704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008708:	f383 8811 	msr	BASEPRI, r3
 800870c:	f3bf 8f6f 	isb	sy
 8008710:	f3bf 8f4f 	dsb	sy
 8008714:	60fb      	str	r3, [r7, #12]
 8008716:	e7fe      	b.n	8008716 <vTaskStartScheduler+0xa6>
}
 8008718:	bf00      	nop
 800871a:	3718      	adds	r7, #24
 800871c:	46bd      	mov	sp, r7
 800871e:	bd80      	pop	{r7, pc}
 8008720:	0800a3f0 	.word	0x0800a3f0
 8008724:	08008ec9 	.word	0x08008ec9
 8008728:	20000bec 	.word	0x20000bec
 800872c:	20000be8 	.word	0x20000be8
 8008730:	20000bd4 	.word	0x20000bd4
 8008734:	20000bcc 	.word	0x20000bcc

08008738 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008738:	b480      	push	{r7}
 800873a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800873c:	4b04      	ldr	r3, [pc, #16]	; (8008750 <vTaskSuspendAll+0x18>)
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	3301      	adds	r3, #1
 8008742:	4a03      	ldr	r2, [pc, #12]	; (8008750 <vTaskSuspendAll+0x18>)
 8008744:	6013      	str	r3, [r2, #0]
}
 8008746:	bf00      	nop
 8008748:	46bd      	mov	sp, r7
 800874a:	bc80      	pop	{r7}
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop
 8008750:	20000bf0 	.word	0x20000bf0

08008754 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008754:	b580      	push	{r7, lr}
 8008756:	b084      	sub	sp, #16
 8008758:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800875a:	2300      	movs	r3, #0
 800875c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800875e:	2300      	movs	r3, #0
 8008760:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008762:	4b41      	ldr	r3, [pc, #260]	; (8008868 <xTaskResumeAll+0x114>)
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d109      	bne.n	800877e <xTaskResumeAll+0x2a>
 800876a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800876e:	f383 8811 	msr	BASEPRI, r3
 8008772:	f3bf 8f6f 	isb	sy
 8008776:	f3bf 8f4f 	dsb	sy
 800877a:	603b      	str	r3, [r7, #0]
 800877c:	e7fe      	b.n	800877c <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800877e:	f001 f9db 	bl	8009b38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008782:	4b39      	ldr	r3, [pc, #228]	; (8008868 <xTaskResumeAll+0x114>)
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	3b01      	subs	r3, #1
 8008788:	4a37      	ldr	r2, [pc, #220]	; (8008868 <xTaskResumeAll+0x114>)
 800878a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800878c:	4b36      	ldr	r3, [pc, #216]	; (8008868 <xTaskResumeAll+0x114>)
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	2b00      	cmp	r3, #0
 8008792:	d162      	bne.n	800885a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008794:	4b35      	ldr	r3, [pc, #212]	; (800886c <xTaskResumeAll+0x118>)
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d05e      	beq.n	800885a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800879c:	e02f      	b.n	80087fe <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800879e:	4b34      	ldr	r3, [pc, #208]	; (8008870 <xTaskResumeAll+0x11c>)
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	3318      	adds	r3, #24
 80087aa:	4618      	mov	r0, r3
 80087ac:	f7fe ff52 	bl	8007654 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	3304      	adds	r3, #4
 80087b4:	4618      	mov	r0, r3
 80087b6:	f7fe ff4d 	bl	8007654 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087be:	4b2d      	ldr	r3, [pc, #180]	; (8008874 <xTaskResumeAll+0x120>)
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	429a      	cmp	r2, r3
 80087c4:	d903      	bls.n	80087ce <xTaskResumeAll+0x7a>
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ca:	4a2a      	ldr	r2, [pc, #168]	; (8008874 <xTaskResumeAll+0x120>)
 80087cc:	6013      	str	r3, [r2, #0]
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087d2:	4613      	mov	r3, r2
 80087d4:	009b      	lsls	r3, r3, #2
 80087d6:	4413      	add	r3, r2
 80087d8:	009b      	lsls	r3, r3, #2
 80087da:	4a27      	ldr	r2, [pc, #156]	; (8008878 <xTaskResumeAll+0x124>)
 80087dc:	441a      	add	r2, r3
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	3304      	adds	r3, #4
 80087e2:	4619      	mov	r1, r3
 80087e4:	4610      	mov	r0, r2
 80087e6:	f7fe feda 	bl	800759e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087ee:	4b23      	ldr	r3, [pc, #140]	; (800887c <xTaskResumeAll+0x128>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087f4:	429a      	cmp	r2, r3
 80087f6:	d302      	bcc.n	80087fe <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80087f8:	4b21      	ldr	r3, [pc, #132]	; (8008880 <xTaskResumeAll+0x12c>)
 80087fa:	2201      	movs	r2, #1
 80087fc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80087fe:	4b1c      	ldr	r3, [pc, #112]	; (8008870 <xTaskResumeAll+0x11c>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	2b00      	cmp	r3, #0
 8008804:	d1cb      	bne.n	800879e <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d001      	beq.n	8008810 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800880c:	f000 fc10 	bl	8009030 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008810:	4b1c      	ldr	r3, [pc, #112]	; (8008884 <xTaskResumeAll+0x130>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2b00      	cmp	r3, #0
 800881a:	d010      	beq.n	800883e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800881c:	f000 f856 	bl	80088cc <xTaskIncrementTick>
 8008820:	4603      	mov	r3, r0
 8008822:	2b00      	cmp	r3, #0
 8008824:	d002      	beq.n	800882c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8008826:	4b16      	ldr	r3, [pc, #88]	; (8008880 <xTaskResumeAll+0x12c>)
 8008828:	2201      	movs	r2, #1
 800882a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	3b01      	subs	r3, #1
 8008830:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2b00      	cmp	r3, #0
 8008836:	d1f1      	bne.n	800881c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8008838:	4b12      	ldr	r3, [pc, #72]	; (8008884 <xTaskResumeAll+0x130>)
 800883a:	2200      	movs	r2, #0
 800883c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800883e:	4b10      	ldr	r3, [pc, #64]	; (8008880 <xTaskResumeAll+0x12c>)
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	2b00      	cmp	r3, #0
 8008844:	d009      	beq.n	800885a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008846:	2301      	movs	r3, #1
 8008848:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800884a:	4b0f      	ldr	r3, [pc, #60]	; (8008888 <xTaskResumeAll+0x134>)
 800884c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008850:	601a      	str	r2, [r3, #0]
 8008852:	f3bf 8f4f 	dsb	sy
 8008856:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800885a:	f001 f99b 	bl	8009b94 <vPortExitCritical>

	return xAlreadyYielded;
 800885e:	68bb      	ldr	r3, [r7, #8]
}
 8008860:	4618      	mov	r0, r3
 8008862:	3710      	adds	r7, #16
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}
 8008868:	20000bf0 	.word	0x20000bf0
 800886c:	20000bc8 	.word	0x20000bc8
 8008870:	20000b88 	.word	0x20000b88
 8008874:	20000bd0 	.word	0x20000bd0
 8008878:	200006f8 	.word	0x200006f8
 800887c:	200006f4 	.word	0x200006f4
 8008880:	20000bdc 	.word	0x20000bdc
 8008884:	20000bd8 	.word	0x20000bd8
 8008888:	e000ed04 	.word	0xe000ed04

0800888c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800888c:	b480      	push	{r7}
 800888e:	b083      	sub	sp, #12
 8008890:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008892:	4b04      	ldr	r3, [pc, #16]	; (80088a4 <xTaskGetTickCount+0x18>)
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008898:	687b      	ldr	r3, [r7, #4]
}
 800889a:	4618      	mov	r0, r3
 800889c:	370c      	adds	r7, #12
 800889e:	46bd      	mov	sp, r7
 80088a0:	bc80      	pop	{r7}
 80088a2:	4770      	bx	lr
 80088a4:	20000bcc 	.word	0x20000bcc

080088a8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80088ae:	f001 f9fd 	bl	8009cac <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80088b2:	2300      	movs	r3, #0
 80088b4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80088b6:	4b04      	ldr	r3, [pc, #16]	; (80088c8 <xTaskGetTickCountFromISR+0x20>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80088bc:	683b      	ldr	r3, [r7, #0]
}
 80088be:	4618      	mov	r0, r3
 80088c0:	3708      	adds	r7, #8
 80088c2:	46bd      	mov	sp, r7
 80088c4:	bd80      	pop	{r7, pc}
 80088c6:	bf00      	nop
 80088c8:	20000bcc 	.word	0x20000bcc

080088cc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b086      	sub	sp, #24
 80088d0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80088d2:	2300      	movs	r3, #0
 80088d4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088d6:	4b55      	ldr	r3, [pc, #340]	; (8008a2c <xTaskIncrementTick+0x160>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f040 8093 	bne.w	8008a06 <xTaskIncrementTick+0x13a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80088e0:	4b53      	ldr	r3, [pc, #332]	; (8008a30 <xTaskIncrementTick+0x164>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	3301      	adds	r3, #1
 80088e6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80088e8:	4a51      	ldr	r2, [pc, #324]	; (8008a30 <xTaskIncrementTick+0x164>)
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80088ee:	693b      	ldr	r3, [r7, #16]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d11f      	bne.n	8008934 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 80088f4:	4b4f      	ldr	r3, [pc, #316]	; (8008a34 <xTaskIncrementTick+0x168>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d009      	beq.n	8008912 <xTaskIncrementTick+0x46>
 80088fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008902:	f383 8811 	msr	BASEPRI, r3
 8008906:	f3bf 8f6f 	isb	sy
 800890a:	f3bf 8f4f 	dsb	sy
 800890e:	603b      	str	r3, [r7, #0]
 8008910:	e7fe      	b.n	8008910 <xTaskIncrementTick+0x44>
 8008912:	4b48      	ldr	r3, [pc, #288]	; (8008a34 <xTaskIncrementTick+0x168>)
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	60fb      	str	r3, [r7, #12]
 8008918:	4b47      	ldr	r3, [pc, #284]	; (8008a38 <xTaskIncrementTick+0x16c>)
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a45      	ldr	r2, [pc, #276]	; (8008a34 <xTaskIncrementTick+0x168>)
 800891e:	6013      	str	r3, [r2, #0]
 8008920:	4a45      	ldr	r2, [pc, #276]	; (8008a38 <xTaskIncrementTick+0x16c>)
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	6013      	str	r3, [r2, #0]
 8008926:	4b45      	ldr	r3, [pc, #276]	; (8008a3c <xTaskIncrementTick+0x170>)
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	3301      	adds	r3, #1
 800892c:	4a43      	ldr	r2, [pc, #268]	; (8008a3c <xTaskIncrementTick+0x170>)
 800892e:	6013      	str	r3, [r2, #0]
 8008930:	f000 fb7e 	bl	8009030 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008934:	4b42      	ldr	r3, [pc, #264]	; (8008a40 <xTaskIncrementTick+0x174>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	693a      	ldr	r2, [r7, #16]
 800893a:	429a      	cmp	r2, r3
 800893c:	d34e      	bcc.n	80089dc <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800893e:	4b3d      	ldr	r3, [pc, #244]	; (8008a34 <xTaskIncrementTick+0x168>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	2b00      	cmp	r3, #0
 8008946:	d101      	bne.n	800894c <xTaskIncrementTick+0x80>
 8008948:	2301      	movs	r3, #1
 800894a:	e000      	b.n	800894e <xTaskIncrementTick+0x82>
 800894c:	2300      	movs	r3, #0
 800894e:	2b00      	cmp	r3, #0
 8008950:	d004      	beq.n	800895c <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008952:	4b3b      	ldr	r3, [pc, #236]	; (8008a40 <xTaskIncrementTick+0x174>)
 8008954:	f04f 32ff 	mov.w	r2, #4294967295
 8008958:	601a      	str	r2, [r3, #0]
					break;
 800895a:	e03f      	b.n	80089dc <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800895c:	4b35      	ldr	r3, [pc, #212]	; (8008a34 <xTaskIncrementTick+0x168>)
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	68db      	ldr	r3, [r3, #12]
 8008962:	68db      	ldr	r3, [r3, #12]
 8008964:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008966:	68bb      	ldr	r3, [r7, #8]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800896c:	693a      	ldr	r2, [r7, #16]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	429a      	cmp	r2, r3
 8008972:	d203      	bcs.n	800897c <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008974:	4a32      	ldr	r2, [pc, #200]	; (8008a40 <xTaskIncrementTick+0x174>)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6013      	str	r3, [r2, #0]
						break;
 800897a:	e02f      	b.n	80089dc <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	3304      	adds	r3, #4
 8008980:	4618      	mov	r0, r3
 8008982:	f7fe fe67 	bl	8007654 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800898a:	2b00      	cmp	r3, #0
 800898c:	d004      	beq.n	8008998 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800898e:	68bb      	ldr	r3, [r7, #8]
 8008990:	3318      	adds	r3, #24
 8008992:	4618      	mov	r0, r3
 8008994:	f7fe fe5e 	bl	8007654 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008998:	68bb      	ldr	r3, [r7, #8]
 800899a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800899c:	4b29      	ldr	r3, [pc, #164]	; (8008a44 <xTaskIncrementTick+0x178>)
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	429a      	cmp	r2, r3
 80089a2:	d903      	bls.n	80089ac <xTaskIncrementTick+0xe0>
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089a8:	4a26      	ldr	r2, [pc, #152]	; (8008a44 <xTaskIncrementTick+0x178>)
 80089aa:	6013      	str	r3, [r2, #0]
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089b0:	4613      	mov	r3, r2
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	4413      	add	r3, r2
 80089b6:	009b      	lsls	r3, r3, #2
 80089b8:	4a23      	ldr	r2, [pc, #140]	; (8008a48 <xTaskIncrementTick+0x17c>)
 80089ba:	441a      	add	r2, r3
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	3304      	adds	r3, #4
 80089c0:	4619      	mov	r1, r3
 80089c2:	4610      	mov	r0, r2
 80089c4:	f7fe fdeb 	bl	800759e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089cc:	4b1f      	ldr	r3, [pc, #124]	; (8008a4c <xTaskIncrementTick+0x180>)
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d3b3      	bcc.n	800893e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 80089d6:	2301      	movs	r3, #1
 80089d8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80089da:	e7b0      	b.n	800893e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80089dc:	4b1b      	ldr	r3, [pc, #108]	; (8008a4c <xTaskIncrementTick+0x180>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089e2:	4919      	ldr	r1, [pc, #100]	; (8008a48 <xTaskIncrementTick+0x17c>)
 80089e4:	4613      	mov	r3, r2
 80089e6:	009b      	lsls	r3, r3, #2
 80089e8:	4413      	add	r3, r2
 80089ea:	009b      	lsls	r3, r3, #2
 80089ec:	440b      	add	r3, r1
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b01      	cmp	r3, #1
 80089f2:	d901      	bls.n	80089f8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 80089f4:	2301      	movs	r3, #1
 80089f6:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 80089f8:	4b15      	ldr	r3, [pc, #84]	; (8008a50 <xTaskIncrementTick+0x184>)
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d109      	bne.n	8008a14 <xTaskIncrementTick+0x148>
			{
				vApplicationTickHook();
 8008a00:	f7f8 f9b4 	bl	8000d6c <vApplicationTickHook>
 8008a04:	e006      	b.n	8008a14 <xTaskIncrementTick+0x148>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008a06:	4b12      	ldr	r3, [pc, #72]	; (8008a50 <xTaskIncrementTick+0x184>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	4a10      	ldr	r2, [pc, #64]	; (8008a50 <xTaskIncrementTick+0x184>)
 8008a0e:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8008a10:	f7f8 f9ac 	bl	8000d6c <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008a14:	4b0f      	ldr	r3, [pc, #60]	; (8008a54 <xTaskIncrementTick+0x188>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d001      	beq.n	8008a20 <xTaskIncrementTick+0x154>
		{
			xSwitchRequired = pdTRUE;
 8008a1c:	2301      	movs	r3, #1
 8008a1e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8008a20:	697b      	ldr	r3, [r7, #20]
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3718      	adds	r7, #24
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}
 8008a2a:	bf00      	nop
 8008a2c:	20000bf0 	.word	0x20000bf0
 8008a30:	20000bcc 	.word	0x20000bcc
 8008a34:	20000b80 	.word	0x20000b80
 8008a38:	20000b84 	.word	0x20000b84
 8008a3c:	20000be0 	.word	0x20000be0
 8008a40:	20000be8 	.word	0x20000be8
 8008a44:	20000bd0 	.word	0x20000bd0
 8008a48:	200006f8 	.word	0x200006f8
 8008a4c:	200006f4 	.word	0x200006f4
 8008a50:	20000bd8 	.word	0x20000bd8
 8008a54:	20000bdc 	.word	0x20000bdc

08008a58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008a5e:	4b2f      	ldr	r3, [pc, #188]	; (8008b1c <vTaskSwitchContext+0xc4>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d003      	beq.n	8008a6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008a66:	4b2e      	ldr	r3, [pc, #184]	; (8008b20 <vTaskSwitchContext+0xc8>)
 8008a68:	2201      	movs	r2, #1
 8008a6a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008a6c:	e051      	b.n	8008b12 <vTaskSwitchContext+0xba>
		xYieldPending = pdFALSE;
 8008a6e:	4b2c      	ldr	r3, [pc, #176]	; (8008b20 <vTaskSwitchContext+0xc8>)
 8008a70:	2200      	movs	r2, #0
 8008a72:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8008a74:	4b2b      	ldr	r3, [pc, #172]	; (8008b24 <vTaskSwitchContext+0xcc>)
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	681a      	ldr	r2, [r3, #0]
 8008a7a:	4b2a      	ldr	r3, [pc, #168]	; (8008b24 <vTaskSwitchContext+0xcc>)
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d808      	bhi.n	8008a96 <vTaskSwitchContext+0x3e>
 8008a84:	4b27      	ldr	r3, [pc, #156]	; (8008b24 <vTaskSwitchContext+0xcc>)
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	4b26      	ldr	r3, [pc, #152]	; (8008b24 <vTaskSwitchContext+0xcc>)
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	3334      	adds	r3, #52	; 0x34
 8008a8e:	4619      	mov	r1, r3
 8008a90:	4610      	mov	r0, r2
 8008a92:	f7f8 f971 	bl	8000d78 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008a96:	4b24      	ldr	r3, [pc, #144]	; (8008b28 <vTaskSwitchContext+0xd0>)
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	60fb      	str	r3, [r7, #12]
 8008a9c:	e00f      	b.n	8008abe <vTaskSwitchContext+0x66>
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d109      	bne.n	8008ab8 <vTaskSwitchContext+0x60>
 8008aa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008aa8:	f383 8811 	msr	BASEPRI, r3
 8008aac:	f3bf 8f6f 	isb	sy
 8008ab0:	f3bf 8f4f 	dsb	sy
 8008ab4:	607b      	str	r3, [r7, #4]
 8008ab6:	e7fe      	b.n	8008ab6 <vTaskSwitchContext+0x5e>
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	3b01      	subs	r3, #1
 8008abc:	60fb      	str	r3, [r7, #12]
 8008abe:	491b      	ldr	r1, [pc, #108]	; (8008b2c <vTaskSwitchContext+0xd4>)
 8008ac0:	68fa      	ldr	r2, [r7, #12]
 8008ac2:	4613      	mov	r3, r2
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	4413      	add	r3, r2
 8008ac8:	009b      	lsls	r3, r3, #2
 8008aca:	440b      	add	r3, r1
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d0e5      	beq.n	8008a9e <vTaskSwitchContext+0x46>
 8008ad2:	68fa      	ldr	r2, [r7, #12]
 8008ad4:	4613      	mov	r3, r2
 8008ad6:	009b      	lsls	r3, r3, #2
 8008ad8:	4413      	add	r3, r2
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	4a13      	ldr	r2, [pc, #76]	; (8008b2c <vTaskSwitchContext+0xd4>)
 8008ade:	4413      	add	r3, r2
 8008ae0:	60bb      	str	r3, [r7, #8]
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	685a      	ldr	r2, [r3, #4]
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	605a      	str	r2, [r3, #4]
 8008aec:	68bb      	ldr	r3, [r7, #8]
 8008aee:	685a      	ldr	r2, [r3, #4]
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	3308      	adds	r3, #8
 8008af4:	429a      	cmp	r2, r3
 8008af6:	d104      	bne.n	8008b02 <vTaskSwitchContext+0xaa>
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	685b      	ldr	r3, [r3, #4]
 8008afc:	685a      	ldr	r2, [r3, #4]
 8008afe:	68bb      	ldr	r3, [r7, #8]
 8008b00:	605a      	str	r2, [r3, #4]
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	68db      	ldr	r3, [r3, #12]
 8008b08:	4a06      	ldr	r2, [pc, #24]	; (8008b24 <vTaskSwitchContext+0xcc>)
 8008b0a:	6013      	str	r3, [r2, #0]
 8008b0c:	4a06      	ldr	r2, [pc, #24]	; (8008b28 <vTaskSwitchContext+0xd0>)
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	6013      	str	r3, [r2, #0]
}
 8008b12:	bf00      	nop
 8008b14:	3710      	adds	r7, #16
 8008b16:	46bd      	mov	sp, r7
 8008b18:	bd80      	pop	{r7, pc}
 8008b1a:	bf00      	nop
 8008b1c:	20000bf0 	.word	0x20000bf0
 8008b20:	20000bdc 	.word	0x20000bdc
 8008b24:	200006f4 	.word	0x200006f4
 8008b28:	20000bd0 	.word	0x20000bd0
 8008b2c:	200006f8 	.word	0x200006f8

08008b30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b084      	sub	sp, #16
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
 8008b38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d109      	bne.n	8008b54 <vTaskPlaceOnEventList+0x24>
 8008b40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b44:	f383 8811 	msr	BASEPRI, r3
 8008b48:	f3bf 8f6f 	isb	sy
 8008b4c:	f3bf 8f4f 	dsb	sy
 8008b50:	60fb      	str	r3, [r7, #12]
 8008b52:	e7fe      	b.n	8008b52 <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008b54:	4b07      	ldr	r3, [pc, #28]	; (8008b74 <vTaskPlaceOnEventList+0x44>)
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	3318      	adds	r3, #24
 8008b5a:	4619      	mov	r1, r3
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f7fe fd41 	bl	80075e4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008b62:	2101      	movs	r1, #1
 8008b64:	6838      	ldr	r0, [r7, #0]
 8008b66:	f000 fb29 	bl	80091bc <prvAddCurrentTaskToDelayedList>
}
 8008b6a:	bf00      	nop
 8008b6c:	3710      	adds	r7, #16
 8008b6e:	46bd      	mov	sp, r7
 8008b70:	bd80      	pop	{r7, pc}
 8008b72:	bf00      	nop
 8008b74:	200006f4 	.word	0x200006f4

08008b78 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b086      	sub	sp, #24
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8008b84:	68fb      	ldr	r3, [r7, #12]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d109      	bne.n	8008b9e <vTaskPlaceOnUnorderedEventList+0x26>
 8008b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b8e:	f383 8811 	msr	BASEPRI, r3
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	f3bf 8f4f 	dsb	sy
 8008b9a:	617b      	str	r3, [r7, #20]
 8008b9c:	e7fe      	b.n	8008b9c <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8008b9e:	4b11      	ldr	r3, [pc, #68]	; (8008be4 <vTaskPlaceOnUnorderedEventList+0x6c>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d109      	bne.n	8008bba <vTaskPlaceOnUnorderedEventList+0x42>
 8008ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008baa:	f383 8811 	msr	BASEPRI, r3
 8008bae:	f3bf 8f6f 	isb	sy
 8008bb2:	f3bf 8f4f 	dsb	sy
 8008bb6:	613b      	str	r3, [r7, #16]
 8008bb8:	e7fe      	b.n	8008bb8 <vTaskPlaceOnUnorderedEventList+0x40>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008bba:	4b0b      	ldr	r3, [pc, #44]	; (8008be8 <vTaskPlaceOnUnorderedEventList+0x70>)
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68ba      	ldr	r2, [r7, #8]
 8008bc0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8008bc4:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008bc6:	4b08      	ldr	r3, [pc, #32]	; (8008be8 <vTaskPlaceOnUnorderedEventList+0x70>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	3318      	adds	r3, #24
 8008bcc:	4619      	mov	r1, r3
 8008bce:	68f8      	ldr	r0, [r7, #12]
 8008bd0:	f7fe fce5 	bl	800759e <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008bd4:	2101      	movs	r1, #1
 8008bd6:	6878      	ldr	r0, [r7, #4]
 8008bd8:	f000 faf0 	bl	80091bc <prvAddCurrentTaskToDelayedList>
}
 8008bdc:	bf00      	nop
 8008bde:	3718      	adds	r7, #24
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bd80      	pop	{r7, pc}
 8008be4:	20000bf0 	.word	0x20000bf0
 8008be8:	200006f4 	.word	0x200006f4

08008bec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b086      	sub	sp, #24
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	60f8      	str	r0, [r7, #12]
 8008bf4:	60b9      	str	r1, [r7, #8]
 8008bf6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d109      	bne.n	8008c12 <vTaskPlaceOnEventListRestricted+0x26>
 8008bfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c02:	f383 8811 	msr	BASEPRI, r3
 8008c06:	f3bf 8f6f 	isb	sy
 8008c0a:	f3bf 8f4f 	dsb	sy
 8008c0e:	617b      	str	r3, [r7, #20]
 8008c10:	e7fe      	b.n	8008c10 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008c12:	4b0a      	ldr	r3, [pc, #40]	; (8008c3c <vTaskPlaceOnEventListRestricted+0x50>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	3318      	adds	r3, #24
 8008c18:	4619      	mov	r1, r3
 8008c1a:	68f8      	ldr	r0, [r7, #12]
 8008c1c:	f7fe fcbf 	bl	800759e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d002      	beq.n	8008c2c <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8008c26:	f04f 33ff 	mov.w	r3, #4294967295
 8008c2a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008c2c:	6879      	ldr	r1, [r7, #4]
 8008c2e:	68b8      	ldr	r0, [r7, #8]
 8008c30:	f000 fac4 	bl	80091bc <prvAddCurrentTaskToDelayedList>
	}
 8008c34:	bf00      	nop
 8008c36:	3718      	adds	r7, #24
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}
 8008c3c:	200006f4 	.word	0x200006f4

08008c40 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b086      	sub	sp, #24
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	68db      	ldr	r3, [r3, #12]
 8008c4c:	68db      	ldr	r3, [r3, #12]
 8008c4e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008c50:	693b      	ldr	r3, [r7, #16]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d109      	bne.n	8008c6a <xTaskRemoveFromEventList+0x2a>
 8008c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c5a:	f383 8811 	msr	BASEPRI, r3
 8008c5e:	f3bf 8f6f 	isb	sy
 8008c62:	f3bf 8f4f 	dsb	sy
 8008c66:	60fb      	str	r3, [r7, #12]
 8008c68:	e7fe      	b.n	8008c68 <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008c6a:	693b      	ldr	r3, [r7, #16]
 8008c6c:	3318      	adds	r3, #24
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f7fe fcf0 	bl	8007654 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c74:	4b1d      	ldr	r3, [pc, #116]	; (8008cec <xTaskRemoveFromEventList+0xac>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d11d      	bne.n	8008cb8 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008c7c:	693b      	ldr	r3, [r7, #16]
 8008c7e:	3304      	adds	r3, #4
 8008c80:	4618      	mov	r0, r3
 8008c82:	f7fe fce7 	bl	8007654 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c8a:	4b19      	ldr	r3, [pc, #100]	; (8008cf0 <xTaskRemoveFromEventList+0xb0>)
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	d903      	bls.n	8008c9a <xTaskRemoveFromEventList+0x5a>
 8008c92:	693b      	ldr	r3, [r7, #16]
 8008c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c96:	4a16      	ldr	r2, [pc, #88]	; (8008cf0 <xTaskRemoveFromEventList+0xb0>)
 8008c98:	6013      	str	r3, [r2, #0]
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c9e:	4613      	mov	r3, r2
 8008ca0:	009b      	lsls	r3, r3, #2
 8008ca2:	4413      	add	r3, r2
 8008ca4:	009b      	lsls	r3, r3, #2
 8008ca6:	4a13      	ldr	r2, [pc, #76]	; (8008cf4 <xTaskRemoveFromEventList+0xb4>)
 8008ca8:	441a      	add	r2, r3
 8008caa:	693b      	ldr	r3, [r7, #16]
 8008cac:	3304      	adds	r3, #4
 8008cae:	4619      	mov	r1, r3
 8008cb0:	4610      	mov	r0, r2
 8008cb2:	f7fe fc74 	bl	800759e <vListInsertEnd>
 8008cb6:	e005      	b.n	8008cc4 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008cb8:	693b      	ldr	r3, [r7, #16]
 8008cba:	3318      	adds	r3, #24
 8008cbc:	4619      	mov	r1, r3
 8008cbe:	480e      	ldr	r0, [pc, #56]	; (8008cf8 <xTaskRemoveFromEventList+0xb8>)
 8008cc0:	f7fe fc6d 	bl	800759e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cc8:	4b0c      	ldr	r3, [pc, #48]	; (8008cfc <xTaskRemoveFromEventList+0xbc>)
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d905      	bls.n	8008cde <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008cd6:	4b0a      	ldr	r3, [pc, #40]	; (8008d00 <xTaskRemoveFromEventList+0xc0>)
 8008cd8:	2201      	movs	r2, #1
 8008cda:	601a      	str	r2, [r3, #0]
 8008cdc:	e001      	b.n	8008ce2 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8008cde:	2300      	movs	r3, #0
 8008ce0:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8008ce2:	697b      	ldr	r3, [r7, #20]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3718      	adds	r7, #24
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}
 8008cec:	20000bf0 	.word	0x20000bf0
 8008cf0:	20000bd0 	.word	0x20000bd0
 8008cf4:	200006f8 	.word	0x200006f8
 8008cf8:	20000b88 	.word	0x20000b88
 8008cfc:	200006f4 	.word	0x200006f4
 8008d00:	20000bdc 	.word	0x20000bdc

08008d04 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b086      	sub	sp, #24
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
 8008d0c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8008d0e:	4b28      	ldr	r3, [pc, #160]	; (8008db0 <vTaskRemoveFromUnorderedEventList+0xac>)
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d109      	bne.n	8008d2a <vTaskRemoveFromUnorderedEventList+0x26>
 8008d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1a:	f383 8811 	msr	BASEPRI, r3
 8008d1e:	f3bf 8f6f 	isb	sy
 8008d22:	f3bf 8f4f 	dsb	sy
 8008d26:	613b      	str	r3, [r7, #16]
 8008d28:	e7fe      	b.n	8008d28 <vTaskRemoveFromUnorderedEventList+0x24>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8008d2a:	683b      	ldr	r3, [r7, #0]
 8008d2c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	68db      	ldr	r3, [r3, #12]
 8008d38:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d109      	bne.n	8008d54 <vTaskRemoveFromUnorderedEventList+0x50>
 8008d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d44:	f383 8811 	msr	BASEPRI, r3
 8008d48:	f3bf 8f6f 	isb	sy
 8008d4c:	f3bf 8f4f 	dsb	sy
 8008d50:	60fb      	str	r3, [r7, #12]
 8008d52:	e7fe      	b.n	8008d52 <vTaskRemoveFromUnorderedEventList+0x4e>
	( void ) uxListRemove( pxEventListItem );
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f7fe fc7d 	bl	8007654 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008d5a:	697b      	ldr	r3, [r7, #20]
 8008d5c:	3304      	adds	r3, #4
 8008d5e:	4618      	mov	r0, r3
 8008d60:	f7fe fc78 	bl	8007654 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d68:	4b12      	ldr	r3, [pc, #72]	; (8008db4 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	429a      	cmp	r2, r3
 8008d6e:	d903      	bls.n	8008d78 <vTaskRemoveFromUnorderedEventList+0x74>
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d74:	4a0f      	ldr	r2, [pc, #60]	; (8008db4 <vTaskRemoveFromUnorderedEventList+0xb0>)
 8008d76:	6013      	str	r3, [r2, #0]
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d7c:	4613      	mov	r3, r2
 8008d7e:	009b      	lsls	r3, r3, #2
 8008d80:	4413      	add	r3, r2
 8008d82:	009b      	lsls	r3, r3, #2
 8008d84:	4a0c      	ldr	r2, [pc, #48]	; (8008db8 <vTaskRemoveFromUnorderedEventList+0xb4>)
 8008d86:	441a      	add	r2, r3
 8008d88:	697b      	ldr	r3, [r7, #20]
 8008d8a:	3304      	adds	r3, #4
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	4610      	mov	r0, r2
 8008d90:	f7fe fc05 	bl	800759e <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008d94:	697b      	ldr	r3, [r7, #20]
 8008d96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d98:	4b08      	ldr	r3, [pc, #32]	; (8008dbc <vTaskRemoveFromUnorderedEventList+0xb8>)
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d902      	bls.n	8008da8 <vTaskRemoveFromUnorderedEventList+0xa4>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8008da2:	4b07      	ldr	r3, [pc, #28]	; (8008dc0 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8008da4:	2201      	movs	r2, #1
 8008da6:	601a      	str	r2, [r3, #0]
	}
}
 8008da8:	bf00      	nop
 8008daa:	3718      	adds	r7, #24
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}
 8008db0:	20000bf0 	.word	0x20000bf0
 8008db4:	20000bd0 	.word	0x20000bd0
 8008db8:	200006f8 	.word	0x200006f8
 8008dbc:	200006f4 	.word	0x200006f4
 8008dc0:	20000bdc 	.word	0x20000bdc

08008dc4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008dc4:	b480      	push	{r7}
 8008dc6:	b083      	sub	sp, #12
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008dcc:	4b06      	ldr	r3, [pc, #24]	; (8008de8 <vTaskInternalSetTimeOutState+0x24>)
 8008dce:	681a      	ldr	r2, [r3, #0]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008dd4:	4b05      	ldr	r3, [pc, #20]	; (8008dec <vTaskInternalSetTimeOutState+0x28>)
 8008dd6:	681a      	ldr	r2, [r3, #0]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	605a      	str	r2, [r3, #4]
}
 8008ddc:	bf00      	nop
 8008dde:	370c      	adds	r7, #12
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bc80      	pop	{r7}
 8008de4:	4770      	bx	lr
 8008de6:	bf00      	nop
 8008de8:	20000be0 	.word	0x20000be0
 8008dec:	20000bcc 	.word	0x20000bcc

08008df0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	b088      	sub	sp, #32
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	6078      	str	r0, [r7, #4]
 8008df8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d109      	bne.n	8008e14 <xTaskCheckForTimeOut+0x24>
 8008e00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e04:	f383 8811 	msr	BASEPRI, r3
 8008e08:	f3bf 8f6f 	isb	sy
 8008e0c:	f3bf 8f4f 	dsb	sy
 8008e10:	613b      	str	r3, [r7, #16]
 8008e12:	e7fe      	b.n	8008e12 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d109      	bne.n	8008e2e <xTaskCheckForTimeOut+0x3e>
 8008e1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e1e:	f383 8811 	msr	BASEPRI, r3
 8008e22:	f3bf 8f6f 	isb	sy
 8008e26:	f3bf 8f4f 	dsb	sy
 8008e2a:	60fb      	str	r3, [r7, #12]
 8008e2c:	e7fe      	b.n	8008e2c <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8008e2e:	f000 fe83 	bl	8009b38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008e32:	4b1d      	ldr	r3, [pc, #116]	; (8008ea8 <xTaskCheckForTimeOut+0xb8>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	69ba      	ldr	r2, [r7, #24]
 8008e3e:	1ad3      	subs	r3, r2, r3
 8008e40:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e4a:	d102      	bne.n	8008e52 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	61fb      	str	r3, [r7, #28]
 8008e50:	e023      	b.n	8008e9a <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681a      	ldr	r2, [r3, #0]
 8008e56:	4b15      	ldr	r3, [pc, #84]	; (8008eac <xTaskCheckForTimeOut+0xbc>)
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	429a      	cmp	r2, r3
 8008e5c:	d007      	beq.n	8008e6e <xTaskCheckForTimeOut+0x7e>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	685b      	ldr	r3, [r3, #4]
 8008e62:	69ba      	ldr	r2, [r7, #24]
 8008e64:	429a      	cmp	r2, r3
 8008e66:	d302      	bcc.n	8008e6e <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008e68:	2301      	movs	r3, #1
 8008e6a:	61fb      	str	r3, [r7, #28]
 8008e6c:	e015      	b.n	8008e9a <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	697a      	ldr	r2, [r7, #20]
 8008e74:	429a      	cmp	r2, r3
 8008e76:	d20b      	bcs.n	8008e90 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	1ad2      	subs	r2, r2, r3
 8008e80:	683b      	ldr	r3, [r7, #0]
 8008e82:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008e84:	6878      	ldr	r0, [r7, #4]
 8008e86:	f7ff ff9d 	bl	8008dc4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	61fb      	str	r3, [r7, #28]
 8008e8e:	e004      	b.n	8008e9a <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	2200      	movs	r2, #0
 8008e94:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008e96:	2301      	movs	r3, #1
 8008e98:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008e9a:	f000 fe7b 	bl	8009b94 <vPortExitCritical>

	return xReturn;
 8008e9e:	69fb      	ldr	r3, [r7, #28]
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3720      	adds	r7, #32
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}
 8008ea8:	20000bcc 	.word	0x20000bcc
 8008eac:	20000be0 	.word	0x20000be0

08008eb0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008eb0:	b480      	push	{r7}
 8008eb2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008eb4:	4b03      	ldr	r3, [pc, #12]	; (8008ec4 <vTaskMissedYield+0x14>)
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	601a      	str	r2, [r3, #0]
}
 8008eba:	bf00      	nop
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	bc80      	pop	{r7}
 8008ec0:	4770      	bx	lr
 8008ec2:	bf00      	nop
 8008ec4:	20000bdc 	.word	0x20000bdc

08008ec8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008ec8:	b580      	push	{r7, lr}
 8008eca:	b082      	sub	sp, #8
 8008ecc:	af00      	add	r7, sp, #0
 8008ece:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008ed0:	f000 f854 	bl	8008f7c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008ed4:	4b07      	ldr	r3, [pc, #28]	; (8008ef4 <prvIdleTask+0x2c>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d907      	bls.n	8008eec <prvIdleTask+0x24>
			{
				taskYIELD();
 8008edc:	4b06      	ldr	r3, [pc, #24]	; (8008ef8 <prvIdleTask+0x30>)
 8008ede:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ee2:	601a      	str	r2, [r3, #0]
 8008ee4:	f3bf 8f4f 	dsb	sy
 8008ee8:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8008eec:	f7f7 ff38 	bl	8000d60 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8008ef0:	e7ee      	b.n	8008ed0 <prvIdleTask+0x8>
 8008ef2:	bf00      	nop
 8008ef4:	200006f8 	.word	0x200006f8
 8008ef8:	e000ed04 	.word	0xe000ed04

08008efc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008efc:	b580      	push	{r7, lr}
 8008efe:	b082      	sub	sp, #8
 8008f00:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f02:	2300      	movs	r3, #0
 8008f04:	607b      	str	r3, [r7, #4]
 8008f06:	e00c      	b.n	8008f22 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	4613      	mov	r3, r2
 8008f0c:	009b      	lsls	r3, r3, #2
 8008f0e:	4413      	add	r3, r2
 8008f10:	009b      	lsls	r3, r3, #2
 8008f12:	4a12      	ldr	r2, [pc, #72]	; (8008f5c <prvInitialiseTaskLists+0x60>)
 8008f14:	4413      	add	r3, r2
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7fe fb16 	bl	8007548 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	3301      	adds	r3, #1
 8008f20:	607b      	str	r3, [r7, #4]
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2b37      	cmp	r3, #55	; 0x37
 8008f26:	d9ef      	bls.n	8008f08 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008f28:	480d      	ldr	r0, [pc, #52]	; (8008f60 <prvInitialiseTaskLists+0x64>)
 8008f2a:	f7fe fb0d 	bl	8007548 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008f2e:	480d      	ldr	r0, [pc, #52]	; (8008f64 <prvInitialiseTaskLists+0x68>)
 8008f30:	f7fe fb0a 	bl	8007548 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008f34:	480c      	ldr	r0, [pc, #48]	; (8008f68 <prvInitialiseTaskLists+0x6c>)
 8008f36:	f7fe fb07 	bl	8007548 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008f3a:	480c      	ldr	r0, [pc, #48]	; (8008f6c <prvInitialiseTaskLists+0x70>)
 8008f3c:	f7fe fb04 	bl	8007548 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008f40:	480b      	ldr	r0, [pc, #44]	; (8008f70 <prvInitialiseTaskLists+0x74>)
 8008f42:	f7fe fb01 	bl	8007548 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008f46:	4b0b      	ldr	r3, [pc, #44]	; (8008f74 <prvInitialiseTaskLists+0x78>)
 8008f48:	4a05      	ldr	r2, [pc, #20]	; (8008f60 <prvInitialiseTaskLists+0x64>)
 8008f4a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008f4c:	4b0a      	ldr	r3, [pc, #40]	; (8008f78 <prvInitialiseTaskLists+0x7c>)
 8008f4e:	4a05      	ldr	r2, [pc, #20]	; (8008f64 <prvInitialiseTaskLists+0x68>)
 8008f50:	601a      	str	r2, [r3, #0]
}
 8008f52:	bf00      	nop
 8008f54:	3708      	adds	r7, #8
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	200006f8 	.word	0x200006f8
 8008f60:	20000b58 	.word	0x20000b58
 8008f64:	20000b6c 	.word	0x20000b6c
 8008f68:	20000b88 	.word	0x20000b88
 8008f6c:	20000b9c 	.word	0x20000b9c
 8008f70:	20000bb4 	.word	0x20000bb4
 8008f74:	20000b80 	.word	0x20000b80
 8008f78:	20000b84 	.word	0x20000b84

08008f7c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008f7c:	b580      	push	{r7, lr}
 8008f7e:	b082      	sub	sp, #8
 8008f80:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008f82:	e019      	b.n	8008fb8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008f84:	f000 fdd8 	bl	8009b38 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008f88:	4b0f      	ldr	r3, [pc, #60]	; (8008fc8 <prvCheckTasksWaitingTermination+0x4c>)
 8008f8a:	68db      	ldr	r3, [r3, #12]
 8008f8c:	68db      	ldr	r3, [r3, #12]
 8008f8e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	3304      	adds	r3, #4
 8008f94:	4618      	mov	r0, r3
 8008f96:	f7fe fb5d 	bl	8007654 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008f9a:	4b0c      	ldr	r3, [pc, #48]	; (8008fcc <prvCheckTasksWaitingTermination+0x50>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	4a0a      	ldr	r2, [pc, #40]	; (8008fcc <prvCheckTasksWaitingTermination+0x50>)
 8008fa2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008fa4:	4b0a      	ldr	r3, [pc, #40]	; (8008fd0 <prvCheckTasksWaitingTermination+0x54>)
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	3b01      	subs	r3, #1
 8008faa:	4a09      	ldr	r2, [pc, #36]	; (8008fd0 <prvCheckTasksWaitingTermination+0x54>)
 8008fac:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008fae:	f000 fdf1 	bl	8009b94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008fb2:	6878      	ldr	r0, [r7, #4]
 8008fb4:	f000 f80e 	bl	8008fd4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008fb8:	4b05      	ldr	r3, [pc, #20]	; (8008fd0 <prvCheckTasksWaitingTermination+0x54>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d1e1      	bne.n	8008f84 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008fc0:	bf00      	nop
 8008fc2:	3708      	adds	r7, #8
 8008fc4:	46bd      	mov	sp, r7
 8008fc6:	bd80      	pop	{r7, pc}
 8008fc8:	20000b9c 	.word	0x20000b9c
 8008fcc:	20000bc8 	.word	0x20000bc8
 8008fd0:	20000bb0 	.word	0x20000bb0

08008fd4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b084      	sub	sp, #16
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d108      	bne.n	8008ff8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008fea:	4618      	mov	r0, r3
 8008fec:	f000 ff60 	bl	8009eb0 <vPortFree>
				vPortFree( pxTCB );
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f000 ff5d 	bl	8009eb0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008ff6:	e017      	b.n	8009028 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8008ffe:	2b01      	cmp	r3, #1
 8009000:	d103      	bne.n	800900a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009002:	6878      	ldr	r0, [r7, #4]
 8009004:	f000 ff54 	bl	8009eb0 <vPortFree>
	}
 8009008:	e00e      	b.n	8009028 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009010:	2b02      	cmp	r3, #2
 8009012:	d009      	beq.n	8009028 <prvDeleteTCB+0x54>
 8009014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009018:	f383 8811 	msr	BASEPRI, r3
 800901c:	f3bf 8f6f 	isb	sy
 8009020:	f3bf 8f4f 	dsb	sy
 8009024:	60fb      	str	r3, [r7, #12]
 8009026:	e7fe      	b.n	8009026 <prvDeleteTCB+0x52>
	}
 8009028:	bf00      	nop
 800902a:	3710      	adds	r7, #16
 800902c:	46bd      	mov	sp, r7
 800902e:	bd80      	pop	{r7, pc}

08009030 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009030:	b480      	push	{r7}
 8009032:	b083      	sub	sp, #12
 8009034:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009036:	4b0e      	ldr	r3, [pc, #56]	; (8009070 <prvResetNextTaskUnblockTime+0x40>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d101      	bne.n	8009044 <prvResetNextTaskUnblockTime+0x14>
 8009040:	2301      	movs	r3, #1
 8009042:	e000      	b.n	8009046 <prvResetNextTaskUnblockTime+0x16>
 8009044:	2300      	movs	r3, #0
 8009046:	2b00      	cmp	r3, #0
 8009048:	d004      	beq.n	8009054 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800904a:	4b0a      	ldr	r3, [pc, #40]	; (8009074 <prvResetNextTaskUnblockTime+0x44>)
 800904c:	f04f 32ff 	mov.w	r2, #4294967295
 8009050:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009052:	e008      	b.n	8009066 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009054:	4b06      	ldr	r3, [pc, #24]	; (8009070 <prvResetNextTaskUnblockTime+0x40>)
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	68db      	ldr	r3, [r3, #12]
 800905a:	68db      	ldr	r3, [r3, #12]
 800905c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	4a04      	ldr	r2, [pc, #16]	; (8009074 <prvResetNextTaskUnblockTime+0x44>)
 8009064:	6013      	str	r3, [r2, #0]
}
 8009066:	bf00      	nop
 8009068:	370c      	adds	r7, #12
 800906a:	46bd      	mov	sp, r7
 800906c:	bc80      	pop	{r7}
 800906e:	4770      	bx	lr
 8009070:	20000b80 	.word	0x20000b80
 8009074:	20000be8 	.word	0x20000be8

08009078 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009078:	b480      	push	{r7}
 800907a:	b083      	sub	sp, #12
 800907c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800907e:	4b0b      	ldr	r3, [pc, #44]	; (80090ac <xTaskGetSchedulerState+0x34>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d102      	bne.n	800908c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009086:	2301      	movs	r3, #1
 8009088:	607b      	str	r3, [r7, #4]
 800908a:	e008      	b.n	800909e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800908c:	4b08      	ldr	r3, [pc, #32]	; (80090b0 <xTaskGetSchedulerState+0x38>)
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d102      	bne.n	800909a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009094:	2302      	movs	r3, #2
 8009096:	607b      	str	r3, [r7, #4]
 8009098:	e001      	b.n	800909e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800909a:	2300      	movs	r3, #0
 800909c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800909e:	687b      	ldr	r3, [r7, #4]
	}
 80090a0:	4618      	mov	r0, r3
 80090a2:	370c      	adds	r7, #12
 80090a4:	46bd      	mov	sp, r7
 80090a6:	bc80      	pop	{r7}
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	20000bd4 	.word	0x20000bd4
 80090b0:	20000bf0 	.word	0x20000bf0

080090b4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80090b4:	b580      	push	{r7, lr}
 80090b6:	b086      	sub	sp, #24
 80090b8:	af00      	add	r7, sp, #0
 80090ba:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80090c0:	2300      	movs	r3, #0
 80090c2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d054      	beq.n	8009174 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80090ca:	4b2d      	ldr	r3, [pc, #180]	; (8009180 <xTaskPriorityDisinherit+0xcc>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	693a      	ldr	r2, [r7, #16]
 80090d0:	429a      	cmp	r2, r3
 80090d2:	d009      	beq.n	80090e8 <xTaskPriorityDisinherit+0x34>
 80090d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090d8:	f383 8811 	msr	BASEPRI, r3
 80090dc:	f3bf 8f6f 	isb	sy
 80090e0:	f3bf 8f4f 	dsb	sy
 80090e4:	60fb      	str	r3, [r7, #12]
 80090e6:	e7fe      	b.n	80090e6 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 80090e8:	693b      	ldr	r3, [r7, #16]
 80090ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d109      	bne.n	8009104 <xTaskPriorityDisinherit+0x50>
 80090f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090f4:	f383 8811 	msr	BASEPRI, r3
 80090f8:	f3bf 8f6f 	isb	sy
 80090fc:	f3bf 8f4f 	dsb	sy
 8009100:	60bb      	str	r3, [r7, #8]
 8009102:	e7fe      	b.n	8009102 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009108:	1e5a      	subs	r2, r3, #1
 800910a:	693b      	ldr	r3, [r7, #16]
 800910c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009116:	429a      	cmp	r2, r3
 8009118:	d02c      	beq.n	8009174 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800911e:	2b00      	cmp	r3, #0
 8009120:	d128      	bne.n	8009174 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009122:	693b      	ldr	r3, [r7, #16]
 8009124:	3304      	adds	r3, #4
 8009126:	4618      	mov	r0, r3
 8009128:	f7fe fa94 	bl	8007654 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800912c:	693b      	ldr	r3, [r7, #16]
 800912e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009138:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009144:	4b0f      	ldr	r3, [pc, #60]	; (8009184 <xTaskPriorityDisinherit+0xd0>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	429a      	cmp	r2, r3
 800914a:	d903      	bls.n	8009154 <xTaskPriorityDisinherit+0xa0>
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009150:	4a0c      	ldr	r2, [pc, #48]	; (8009184 <xTaskPriorityDisinherit+0xd0>)
 8009152:	6013      	str	r3, [r2, #0]
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009158:	4613      	mov	r3, r2
 800915a:	009b      	lsls	r3, r3, #2
 800915c:	4413      	add	r3, r2
 800915e:	009b      	lsls	r3, r3, #2
 8009160:	4a09      	ldr	r2, [pc, #36]	; (8009188 <xTaskPriorityDisinherit+0xd4>)
 8009162:	441a      	add	r2, r3
 8009164:	693b      	ldr	r3, [r7, #16]
 8009166:	3304      	adds	r3, #4
 8009168:	4619      	mov	r1, r3
 800916a:	4610      	mov	r0, r2
 800916c:	f7fe fa17 	bl	800759e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009170:	2301      	movs	r3, #1
 8009172:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009174:	697b      	ldr	r3, [r7, #20]
	}
 8009176:	4618      	mov	r0, r3
 8009178:	3718      	adds	r7, #24
 800917a:	46bd      	mov	sp, r7
 800917c:	bd80      	pop	{r7, pc}
 800917e:	bf00      	nop
 8009180:	200006f4 	.word	0x200006f4
 8009184:	20000bd0 	.word	0x20000bd0
 8009188:	200006f8 	.word	0x200006f8

0800918c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800918c:	b480      	push	{r7}
 800918e:	b083      	sub	sp, #12
 8009190:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 8009192:	4b09      	ldr	r3, [pc, #36]	; (80091b8 <uxTaskResetEventItemValue+0x2c>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	699b      	ldr	r3, [r3, #24]
 8009198:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800919a:	4b07      	ldr	r3, [pc, #28]	; (80091b8 <uxTaskResetEventItemValue+0x2c>)
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091a0:	4b05      	ldr	r3, [pc, #20]	; (80091b8 <uxTaskResetEventItemValue+0x2c>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	f1c2 0238 	rsb	r2, r2, #56	; 0x38
 80091a8:	619a      	str	r2, [r3, #24]

	return uxReturn;
 80091aa:	687b      	ldr	r3, [r7, #4]
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	370c      	adds	r7, #12
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bc80      	pop	{r7}
 80091b4:	4770      	bx	lr
 80091b6:	bf00      	nop
 80091b8:	200006f4 	.word	0x200006f4

080091bc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80091bc:	b580      	push	{r7, lr}
 80091be:	b084      	sub	sp, #16
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
 80091c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80091c6:	4b21      	ldr	r3, [pc, #132]	; (800924c <prvAddCurrentTaskToDelayedList+0x90>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091cc:	4b20      	ldr	r3, [pc, #128]	; (8009250 <prvAddCurrentTaskToDelayedList+0x94>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	3304      	adds	r3, #4
 80091d2:	4618      	mov	r0, r3
 80091d4:	f7fe fa3e 	bl	8007654 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091de:	d10a      	bne.n	80091f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d007      	beq.n	80091f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80091e6:	4b1a      	ldr	r3, [pc, #104]	; (8009250 <prvAddCurrentTaskToDelayedList+0x94>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	3304      	adds	r3, #4
 80091ec:	4619      	mov	r1, r3
 80091ee:	4819      	ldr	r0, [pc, #100]	; (8009254 <prvAddCurrentTaskToDelayedList+0x98>)
 80091f0:	f7fe f9d5 	bl	800759e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80091f4:	e026      	b.n	8009244 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80091f6:	68fa      	ldr	r2, [r7, #12]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	4413      	add	r3, r2
 80091fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80091fe:	4b14      	ldr	r3, [pc, #80]	; (8009250 <prvAddCurrentTaskToDelayedList+0x94>)
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	68ba      	ldr	r2, [r7, #8]
 8009204:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009206:	68ba      	ldr	r2, [r7, #8]
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	429a      	cmp	r2, r3
 800920c:	d209      	bcs.n	8009222 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800920e:	4b12      	ldr	r3, [pc, #72]	; (8009258 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009210:	681a      	ldr	r2, [r3, #0]
 8009212:	4b0f      	ldr	r3, [pc, #60]	; (8009250 <prvAddCurrentTaskToDelayedList+0x94>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	3304      	adds	r3, #4
 8009218:	4619      	mov	r1, r3
 800921a:	4610      	mov	r0, r2
 800921c:	f7fe f9e2 	bl	80075e4 <vListInsert>
}
 8009220:	e010      	b.n	8009244 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009222:	4b0e      	ldr	r3, [pc, #56]	; (800925c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009224:	681a      	ldr	r2, [r3, #0]
 8009226:	4b0a      	ldr	r3, [pc, #40]	; (8009250 <prvAddCurrentTaskToDelayedList+0x94>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	3304      	adds	r3, #4
 800922c:	4619      	mov	r1, r3
 800922e:	4610      	mov	r0, r2
 8009230:	f7fe f9d8 	bl	80075e4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009234:	4b0a      	ldr	r3, [pc, #40]	; (8009260 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	68ba      	ldr	r2, [r7, #8]
 800923a:	429a      	cmp	r2, r3
 800923c:	d202      	bcs.n	8009244 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800923e:	4a08      	ldr	r2, [pc, #32]	; (8009260 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	6013      	str	r3, [r2, #0]
}
 8009244:	bf00      	nop
 8009246:	3710      	adds	r7, #16
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}
 800924c:	20000bcc 	.word	0x20000bcc
 8009250:	200006f4 	.word	0x200006f4
 8009254:	20000bb4 	.word	0x20000bb4
 8009258:	20000b84 	.word	0x20000b84
 800925c:	20000b80 	.word	0x20000b80
 8009260:	20000be8 	.word	0x20000be8

08009264 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b08a      	sub	sp, #40	; 0x28
 8009268:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800926a:	2300      	movs	r3, #0
 800926c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800926e:	f000 fb17 	bl	80098a0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009272:	4b1c      	ldr	r3, [pc, #112]	; (80092e4 <xTimerCreateTimerTask+0x80>)
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	2b00      	cmp	r3, #0
 8009278:	d021      	beq.n	80092be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800927a:	2300      	movs	r3, #0
 800927c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800927e:	2300      	movs	r3, #0
 8009280:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009282:	1d3a      	adds	r2, r7, #4
 8009284:	f107 0108 	add.w	r1, r7, #8
 8009288:	f107 030c 	add.w	r3, r7, #12
 800928c:	4618      	mov	r0, r3
 800928e:	f7fd ff91 	bl	80071b4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009292:	6879      	ldr	r1, [r7, #4]
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	68fa      	ldr	r2, [r7, #12]
 8009298:	9202      	str	r2, [sp, #8]
 800929a:	9301      	str	r3, [sp, #4]
 800929c:	2302      	movs	r3, #2
 800929e:	9300      	str	r3, [sp, #0]
 80092a0:	2300      	movs	r3, #0
 80092a2:	460a      	mov	r2, r1
 80092a4:	4910      	ldr	r1, [pc, #64]	; (80092e8 <xTimerCreateTimerTask+0x84>)
 80092a6:	4811      	ldr	r0, [pc, #68]	; (80092ec <xTimerCreateTimerTask+0x88>)
 80092a8:	f7fe ff0e 	bl	80080c8 <xTaskCreateStatic>
 80092ac:	4602      	mov	r2, r0
 80092ae:	4b10      	ldr	r3, [pc, #64]	; (80092f0 <xTimerCreateTimerTask+0x8c>)
 80092b0:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80092b2:	4b0f      	ldr	r3, [pc, #60]	; (80092f0 <xTimerCreateTimerTask+0x8c>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d001      	beq.n	80092be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80092ba:	2301      	movs	r3, #1
 80092bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d109      	bne.n	80092d8 <xTimerCreateTimerTask+0x74>
 80092c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092c8:	f383 8811 	msr	BASEPRI, r3
 80092cc:	f3bf 8f6f 	isb	sy
 80092d0:	f3bf 8f4f 	dsb	sy
 80092d4:	613b      	str	r3, [r7, #16]
 80092d6:	e7fe      	b.n	80092d6 <xTimerCreateTimerTask+0x72>
	return xReturn;
 80092d8:	697b      	ldr	r3, [r7, #20]
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3718      	adds	r7, #24
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	20000c24 	.word	0x20000c24
 80092e8:	0800a3f8 	.word	0x0800a3f8
 80092ec:	080094b1 	.word	0x080094b1
 80092f0:	20000c28 	.word	0x20000c28

080092f4 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 80092f4:	b580      	push	{r7, lr}
 80092f6:	b088      	sub	sp, #32
 80092f8:	af02      	add	r7, sp, #8
 80092fa:	60f8      	str	r0, [r7, #12]
 80092fc:	60b9      	str	r1, [r7, #8]
 80092fe:	607a      	str	r2, [r7, #4]
 8009300:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8009302:	2030      	movs	r0, #48	; 0x30
 8009304:	f000 fd0e 	bl	8009d24 <pvPortMalloc>
 8009308:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	2b00      	cmp	r3, #0
 800930e:	d00d      	beq.n	800932c <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	9301      	str	r3, [sp, #4]
 8009314:	6a3b      	ldr	r3, [r7, #32]
 8009316:	9300      	str	r3, [sp, #0]
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	687a      	ldr	r2, [r7, #4]
 800931c:	68b9      	ldr	r1, [r7, #8]
 800931e:	68f8      	ldr	r0, [r7, #12]
 8009320:	f000 f809 	bl	8009336 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800932c:	697b      	ldr	r3, [r7, #20]
	}
 800932e:	4618      	mov	r0, r3
 8009330:	3718      	adds	r7, #24
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}

08009336 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009336:	b580      	push	{r7, lr}
 8009338:	b086      	sub	sp, #24
 800933a:	af00      	add	r7, sp, #0
 800933c:	60f8      	str	r0, [r7, #12]
 800933e:	60b9      	str	r1, [r7, #8]
 8009340:	607a      	str	r2, [r7, #4]
 8009342:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d109      	bne.n	800935e <prvInitialiseNewTimer+0x28>
 800934a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934e:	f383 8811 	msr	BASEPRI, r3
 8009352:	f3bf 8f6f 	isb	sy
 8009356:	f3bf 8f4f 	dsb	sy
 800935a:	617b      	str	r3, [r7, #20]
 800935c:	e7fe      	b.n	800935c <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 800935e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009360:	2b00      	cmp	r3, #0
 8009362:	d015      	beq.n	8009390 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009364:	f000 fa9c 	bl	80098a0 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936a:	68fa      	ldr	r2, [r7, #12]
 800936c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800936e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009370:	68ba      	ldr	r2, [r7, #8]
 8009372:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 8009374:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009376:	687a      	ldr	r2, [r7, #4]
 8009378:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800937a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800937c:	683a      	ldr	r2, [r7, #0]
 800937e:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009382:	6a3a      	ldr	r2, [r7, #32]
 8009384:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009386:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009388:	3304      	adds	r3, #4
 800938a:	4618      	mov	r0, r3
 800938c:	f7fe f8fb 	bl	8007586 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009390:	bf00      	nop
 8009392:	3718      	adds	r7, #24
 8009394:	46bd      	mov	sp, r7
 8009396:	bd80      	pop	{r7, pc}

08009398 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b08a      	sub	sp, #40	; 0x28
 800939c:	af00      	add	r7, sp, #0
 800939e:	60f8      	str	r0, [r7, #12]
 80093a0:	60b9      	str	r1, [r7, #8]
 80093a2:	607a      	str	r2, [r7, #4]
 80093a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80093a6:	2300      	movs	r3, #0
 80093a8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d109      	bne.n	80093c4 <xTimerGenericCommand+0x2c>
 80093b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80093b4:	f383 8811 	msr	BASEPRI, r3
 80093b8:	f3bf 8f6f 	isb	sy
 80093bc:	f3bf 8f4f 	dsb	sy
 80093c0:	623b      	str	r3, [r7, #32]
 80093c2:	e7fe      	b.n	80093c2 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80093c4:	4b19      	ldr	r3, [pc, #100]	; (800942c <xTimerGenericCommand+0x94>)
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d02a      	beq.n	8009422 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80093cc:	68bb      	ldr	r3, [r7, #8]
 80093ce:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	2b05      	cmp	r3, #5
 80093dc:	dc18      	bgt.n	8009410 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80093de:	f7ff fe4b 	bl	8009078 <xTaskGetSchedulerState>
 80093e2:	4603      	mov	r3, r0
 80093e4:	2b02      	cmp	r3, #2
 80093e6:	d109      	bne.n	80093fc <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80093e8:	4b10      	ldr	r3, [pc, #64]	; (800942c <xTimerGenericCommand+0x94>)
 80093ea:	6818      	ldr	r0, [r3, #0]
 80093ec:	f107 0110 	add.w	r1, r7, #16
 80093f0:	2300      	movs	r3, #0
 80093f2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80093f4:	f7fe fa92 	bl	800791c <xQueueGenericSend>
 80093f8:	6278      	str	r0, [r7, #36]	; 0x24
 80093fa:	e012      	b.n	8009422 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80093fc:	4b0b      	ldr	r3, [pc, #44]	; (800942c <xTimerGenericCommand+0x94>)
 80093fe:	6818      	ldr	r0, [r3, #0]
 8009400:	f107 0110 	add.w	r1, r7, #16
 8009404:	2300      	movs	r3, #0
 8009406:	2200      	movs	r2, #0
 8009408:	f7fe fa88 	bl	800791c <xQueueGenericSend>
 800940c:	6278      	str	r0, [r7, #36]	; 0x24
 800940e:	e008      	b.n	8009422 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009410:	4b06      	ldr	r3, [pc, #24]	; (800942c <xTimerGenericCommand+0x94>)
 8009412:	6818      	ldr	r0, [r3, #0]
 8009414:	f107 0110 	add.w	r1, r7, #16
 8009418:	2300      	movs	r3, #0
 800941a:	683a      	ldr	r2, [r7, #0]
 800941c:	f7fe fb78 	bl	8007b10 <xQueueGenericSendFromISR>
 8009420:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009422:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009424:	4618      	mov	r0, r3
 8009426:	3728      	adds	r7, #40	; 0x28
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}
 800942c:	20000c24 	.word	0x20000c24

08009430 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b088      	sub	sp, #32
 8009434:	af02      	add	r7, sp, #8
 8009436:	6078      	str	r0, [r7, #4]
 8009438:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800943a:	4b1c      	ldr	r3, [pc, #112]	; (80094ac <prvProcessExpiredTimer+0x7c>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	68db      	ldr	r3, [r3, #12]
 8009440:	68db      	ldr	r3, [r3, #12]
 8009442:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009444:	697b      	ldr	r3, [r7, #20]
 8009446:	3304      	adds	r3, #4
 8009448:	4618      	mov	r0, r3
 800944a:	f7fe f903 	bl	8007654 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	69db      	ldr	r3, [r3, #28]
 8009452:	2b01      	cmp	r3, #1
 8009454:	d121      	bne.n	800949a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	699a      	ldr	r2, [r3, #24]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	18d1      	adds	r1, r2, r3
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	683a      	ldr	r2, [r7, #0]
 8009462:	6978      	ldr	r0, [r7, #20]
 8009464:	f000 f8ca 	bl	80095fc <prvInsertTimerInActiveList>
 8009468:	4603      	mov	r3, r0
 800946a:	2b00      	cmp	r3, #0
 800946c:	d015      	beq.n	800949a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800946e:	2300      	movs	r3, #0
 8009470:	9300      	str	r3, [sp, #0]
 8009472:	2300      	movs	r3, #0
 8009474:	687a      	ldr	r2, [r7, #4]
 8009476:	2100      	movs	r1, #0
 8009478:	6978      	ldr	r0, [r7, #20]
 800947a:	f7ff ff8d 	bl	8009398 <xTimerGenericCommand>
 800947e:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	2b00      	cmp	r3, #0
 8009484:	d109      	bne.n	800949a <prvProcessExpiredTimer+0x6a>
 8009486:	f04f 0350 	mov.w	r3, #80	; 0x50
 800948a:	f383 8811 	msr	BASEPRI, r3
 800948e:	f3bf 8f6f 	isb	sy
 8009492:	f3bf 8f4f 	dsb	sy
 8009496:	60fb      	str	r3, [r7, #12]
 8009498:	e7fe      	b.n	8009498 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800949a:	697b      	ldr	r3, [r7, #20]
 800949c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800949e:	6978      	ldr	r0, [r7, #20]
 80094a0:	4798      	blx	r3
}
 80094a2:	bf00      	nop
 80094a4:	3718      	adds	r7, #24
 80094a6:	46bd      	mov	sp, r7
 80094a8:	bd80      	pop	{r7, pc}
 80094aa:	bf00      	nop
 80094ac:	20000c1c 	.word	0x20000c1c

080094b0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80094b0:	b580      	push	{r7, lr}
 80094b2:	b084      	sub	sp, #16
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]

		/* Allow the application writer to execute some code in the context of
		this task at the point the task starts executing.  This is useful if the
		application includes initialisation code that would benefit from
		executing after the scheduler has been started. */
		vApplicationDaemonTaskStartupHook();
 80094b8:	f7f7 fc6e 	bl	8000d98 <vApplicationDaemonTaskStartupHook>

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80094bc:	f107 0308 	add.w	r3, r7, #8
 80094c0:	4618      	mov	r0, r3
 80094c2:	f000 f857 	bl	8009574 <prvGetNextExpireTime>
 80094c6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	4619      	mov	r1, r3
 80094cc:	68f8      	ldr	r0, [r7, #12]
 80094ce:	f000 f803 	bl	80094d8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80094d2:	f000 f8d5 	bl	8009680 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80094d6:	e7f1      	b.n	80094bc <prvTimerTask+0xc>

080094d8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b084      	sub	sp, #16
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
 80094e0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80094e2:	f7ff f929 	bl	8008738 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80094e6:	f107 0308 	add.w	r3, r7, #8
 80094ea:	4618      	mov	r0, r3
 80094ec:	f000 f866 	bl	80095bc <prvSampleTimeNow>
 80094f0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d130      	bne.n	800955a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d10a      	bne.n	8009514 <prvProcessTimerOrBlockTask+0x3c>
 80094fe:	687a      	ldr	r2, [r7, #4]
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	429a      	cmp	r2, r3
 8009504:	d806      	bhi.n	8009514 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009506:	f7ff f925 	bl	8008754 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800950a:	68f9      	ldr	r1, [r7, #12]
 800950c:	6878      	ldr	r0, [r7, #4]
 800950e:	f7ff ff8f 	bl	8009430 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009512:	e024      	b.n	800955e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009514:	683b      	ldr	r3, [r7, #0]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d008      	beq.n	800952c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800951a:	4b13      	ldr	r3, [pc, #76]	; (8009568 <prvProcessTimerOrBlockTask+0x90>)
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	2b00      	cmp	r3, #0
 8009522:	bf0c      	ite	eq
 8009524:	2301      	moveq	r3, #1
 8009526:	2300      	movne	r3, #0
 8009528:	b2db      	uxtb	r3, r3
 800952a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800952c:	4b0f      	ldr	r3, [pc, #60]	; (800956c <prvProcessTimerOrBlockTask+0x94>)
 800952e:	6818      	ldr	r0, [r3, #0]
 8009530:	687a      	ldr	r2, [r7, #4]
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	1ad3      	subs	r3, r2, r3
 8009536:	683a      	ldr	r2, [r7, #0]
 8009538:	4619      	mov	r1, r3
 800953a:	f7fe fd91 	bl	8008060 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800953e:	f7ff f909 	bl	8008754 <xTaskResumeAll>
 8009542:	4603      	mov	r3, r0
 8009544:	2b00      	cmp	r3, #0
 8009546:	d10a      	bne.n	800955e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009548:	4b09      	ldr	r3, [pc, #36]	; (8009570 <prvProcessTimerOrBlockTask+0x98>)
 800954a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800954e:	601a      	str	r2, [r3, #0]
 8009550:	f3bf 8f4f 	dsb	sy
 8009554:	f3bf 8f6f 	isb	sy
}
 8009558:	e001      	b.n	800955e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800955a:	f7ff f8fb 	bl	8008754 <xTaskResumeAll>
}
 800955e:	bf00      	nop
 8009560:	3710      	adds	r7, #16
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	20000c20 	.word	0x20000c20
 800956c:	20000c24 	.word	0x20000c24
 8009570:	e000ed04 	.word	0xe000ed04

08009574 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009574:	b480      	push	{r7}
 8009576:	b085      	sub	sp, #20
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800957c:	4b0e      	ldr	r3, [pc, #56]	; (80095b8 <prvGetNextExpireTime+0x44>)
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	2b00      	cmp	r3, #0
 8009584:	bf0c      	ite	eq
 8009586:	2301      	moveq	r3, #1
 8009588:	2300      	movne	r3, #0
 800958a:	b2db      	uxtb	r3, r3
 800958c:	461a      	mov	r2, r3
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	2b00      	cmp	r3, #0
 8009598:	d105      	bne.n	80095a6 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800959a:	4b07      	ldr	r3, [pc, #28]	; (80095b8 <prvGetNextExpireTime+0x44>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	68db      	ldr	r3, [r3, #12]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	60fb      	str	r3, [r7, #12]
 80095a4:	e001      	b.n	80095aa <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80095a6:	2300      	movs	r3, #0
 80095a8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80095aa:	68fb      	ldr	r3, [r7, #12]
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	3714      	adds	r7, #20
 80095b0:	46bd      	mov	sp, r7
 80095b2:	bc80      	pop	{r7}
 80095b4:	4770      	bx	lr
 80095b6:	bf00      	nop
 80095b8:	20000c1c 	.word	0x20000c1c

080095bc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80095bc:	b580      	push	{r7, lr}
 80095be:	b084      	sub	sp, #16
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80095c4:	f7ff f962 	bl	800888c <xTaskGetTickCount>
 80095c8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80095ca:	4b0b      	ldr	r3, [pc, #44]	; (80095f8 <prvSampleTimeNow+0x3c>)
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	68fa      	ldr	r2, [r7, #12]
 80095d0:	429a      	cmp	r2, r3
 80095d2:	d205      	bcs.n	80095e0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80095d4:	f000 f904 	bl	80097e0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2201      	movs	r2, #1
 80095dc:	601a      	str	r2, [r3, #0]
 80095de:	e002      	b.n	80095e6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2200      	movs	r2, #0
 80095e4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80095e6:	4a04      	ldr	r2, [pc, #16]	; (80095f8 <prvSampleTimeNow+0x3c>)
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80095ec:	68fb      	ldr	r3, [r7, #12]
}
 80095ee:	4618      	mov	r0, r3
 80095f0:	3710      	adds	r7, #16
 80095f2:	46bd      	mov	sp, r7
 80095f4:	bd80      	pop	{r7, pc}
 80095f6:	bf00      	nop
 80095f8:	20000c2c 	.word	0x20000c2c

080095fc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b086      	sub	sp, #24
 8009600:	af00      	add	r7, sp, #0
 8009602:	60f8      	str	r0, [r7, #12]
 8009604:	60b9      	str	r1, [r7, #8]
 8009606:	607a      	str	r2, [r7, #4]
 8009608:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800960a:	2300      	movs	r3, #0
 800960c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	68ba      	ldr	r2, [r7, #8]
 8009612:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	68fa      	ldr	r2, [r7, #12]
 8009618:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800961a:	68ba      	ldr	r2, [r7, #8]
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	429a      	cmp	r2, r3
 8009620:	d812      	bhi.n	8009648 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009622:	687a      	ldr	r2, [r7, #4]
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	1ad2      	subs	r2, r2, r3
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	699b      	ldr	r3, [r3, #24]
 800962c:	429a      	cmp	r2, r3
 800962e:	d302      	bcc.n	8009636 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009630:	2301      	movs	r3, #1
 8009632:	617b      	str	r3, [r7, #20]
 8009634:	e01b      	b.n	800966e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009636:	4b10      	ldr	r3, [pc, #64]	; (8009678 <prvInsertTimerInActiveList+0x7c>)
 8009638:	681a      	ldr	r2, [r3, #0]
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	3304      	adds	r3, #4
 800963e:	4619      	mov	r1, r3
 8009640:	4610      	mov	r0, r2
 8009642:	f7fd ffcf 	bl	80075e4 <vListInsert>
 8009646:	e012      	b.n	800966e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009648:	687a      	ldr	r2, [r7, #4]
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	429a      	cmp	r2, r3
 800964e:	d206      	bcs.n	800965e <prvInsertTimerInActiveList+0x62>
 8009650:	68ba      	ldr	r2, [r7, #8]
 8009652:	683b      	ldr	r3, [r7, #0]
 8009654:	429a      	cmp	r2, r3
 8009656:	d302      	bcc.n	800965e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009658:	2301      	movs	r3, #1
 800965a:	617b      	str	r3, [r7, #20]
 800965c:	e007      	b.n	800966e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800965e:	4b07      	ldr	r3, [pc, #28]	; (800967c <prvInsertTimerInActiveList+0x80>)
 8009660:	681a      	ldr	r2, [r3, #0]
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	3304      	adds	r3, #4
 8009666:	4619      	mov	r1, r3
 8009668:	4610      	mov	r0, r2
 800966a:	f7fd ffbb 	bl	80075e4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800966e:	697b      	ldr	r3, [r7, #20]
}
 8009670:	4618      	mov	r0, r3
 8009672:	3718      	adds	r7, #24
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}
 8009678:	20000c20 	.word	0x20000c20
 800967c:	20000c1c 	.word	0x20000c1c

08009680 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b08e      	sub	sp, #56	; 0x38
 8009684:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009686:	e099      	b.n	80097bc <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2b00      	cmp	r3, #0
 800968c:	da17      	bge.n	80096be <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800968e:	1d3b      	adds	r3, r7, #4
 8009690:	3304      	adds	r3, #4
 8009692:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009696:	2b00      	cmp	r3, #0
 8009698:	d109      	bne.n	80096ae <prvProcessReceivedCommands+0x2e>
 800969a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800969e:	f383 8811 	msr	BASEPRI, r3
 80096a2:	f3bf 8f6f 	isb	sy
 80096a6:	f3bf 8f4f 	dsb	sy
 80096aa:	61fb      	str	r3, [r7, #28]
 80096ac:	e7fe      	b.n	80096ac <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80096ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80096b4:	6850      	ldr	r0, [r2, #4]
 80096b6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80096b8:	6892      	ldr	r2, [r2, #8]
 80096ba:	4611      	mov	r1, r2
 80096bc:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	db7a      	blt.n	80097ba <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80096c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096ca:	695b      	ldr	r3, [r3, #20]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d004      	beq.n	80096da <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80096d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096d2:	3304      	adds	r3, #4
 80096d4:	4618      	mov	r0, r3
 80096d6:	f7fd ffbd 	bl	8007654 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80096da:	463b      	mov	r3, r7
 80096dc:	4618      	mov	r0, r3
 80096de:	f7ff ff6d 	bl	80095bc <prvSampleTimeNow>
 80096e2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	2b09      	cmp	r3, #9
 80096e8:	d868      	bhi.n	80097bc <prvProcessReceivedCommands+0x13c>
 80096ea:	a201      	add	r2, pc, #4	; (adr r2, 80096f0 <prvProcessReceivedCommands+0x70>)
 80096ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096f0:	08009719 	.word	0x08009719
 80096f4:	08009719 	.word	0x08009719
 80096f8:	08009719 	.word	0x08009719
 80096fc:	080097bd 	.word	0x080097bd
 8009700:	08009773 	.word	0x08009773
 8009704:	080097a9 	.word	0x080097a9
 8009708:	08009719 	.word	0x08009719
 800970c:	08009719 	.word	0x08009719
 8009710:	080097bd 	.word	0x080097bd
 8009714:	08009773 	.word	0x08009773
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009718:	68ba      	ldr	r2, [r7, #8]
 800971a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971c:	699b      	ldr	r3, [r3, #24]
 800971e:	18d1      	adds	r1, r2, r3
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009724:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009726:	f7ff ff69 	bl	80095fc <prvInsertTimerInActiveList>
 800972a:	4603      	mov	r3, r0
 800972c:	2b00      	cmp	r3, #0
 800972e:	d045      	beq.n	80097bc <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009734:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009736:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800973a:	69db      	ldr	r3, [r3, #28]
 800973c:	2b01      	cmp	r3, #1
 800973e:	d13d      	bne.n	80097bc <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009740:	68ba      	ldr	r2, [r7, #8]
 8009742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009744:	699b      	ldr	r3, [r3, #24]
 8009746:	441a      	add	r2, r3
 8009748:	2300      	movs	r3, #0
 800974a:	9300      	str	r3, [sp, #0]
 800974c:	2300      	movs	r3, #0
 800974e:	2100      	movs	r1, #0
 8009750:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009752:	f7ff fe21 	bl	8009398 <xTimerGenericCommand>
 8009756:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009758:	6a3b      	ldr	r3, [r7, #32]
 800975a:	2b00      	cmp	r3, #0
 800975c:	d12e      	bne.n	80097bc <prvProcessReceivedCommands+0x13c>
 800975e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009762:	f383 8811 	msr	BASEPRI, r3
 8009766:	f3bf 8f6f 	isb	sy
 800976a:	f3bf 8f4f 	dsb	sy
 800976e:	61bb      	str	r3, [r7, #24]
 8009770:	e7fe      	b.n	8009770 <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009772:	68ba      	ldr	r2, [r7, #8]
 8009774:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009776:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800977a:	699b      	ldr	r3, [r3, #24]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d109      	bne.n	8009794 <prvProcessReceivedCommands+0x114>
 8009780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009784:	f383 8811 	msr	BASEPRI, r3
 8009788:	f3bf 8f6f 	isb	sy
 800978c:	f3bf 8f4f 	dsb	sy
 8009790:	617b      	str	r3, [r7, #20]
 8009792:	e7fe      	b.n	8009792 <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009796:	699a      	ldr	r2, [r3, #24]
 8009798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800979a:	18d1      	adds	r1, r2, r3
 800979c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800979e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80097a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097a2:	f7ff ff2b 	bl	80095fc <prvInsertTimerInActiveList>
					break;
 80097a6:	e009      	b.n	80097bc <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80097a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097aa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d104      	bne.n	80097bc <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 80097b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80097b4:	f000 fb7c 	bl	8009eb0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80097b8:	e000      	b.n	80097bc <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80097ba:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80097bc:	4b07      	ldr	r3, [pc, #28]	; (80097dc <prvProcessReceivedCommands+0x15c>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	1d39      	adds	r1, r7, #4
 80097c2:	2200      	movs	r2, #0
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7fe fa37 	bl	8007c38 <xQueueReceive>
 80097ca:	4603      	mov	r3, r0
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	f47f af5b 	bne.w	8009688 <prvProcessReceivedCommands+0x8>
	}
}
 80097d2:	bf00      	nop
 80097d4:	3730      	adds	r7, #48	; 0x30
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
 80097da:	bf00      	nop
 80097dc:	20000c24 	.word	0x20000c24

080097e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80097e0:	b580      	push	{r7, lr}
 80097e2:	b088      	sub	sp, #32
 80097e4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80097e6:	e044      	b.n	8009872 <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80097e8:	4b2b      	ldr	r3, [pc, #172]	; (8009898 <prvSwitchTimerLists+0xb8>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	68db      	ldr	r3, [r3, #12]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80097f2:	4b29      	ldr	r3, [pc, #164]	; (8009898 <prvSwitchTimerLists+0xb8>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	68db      	ldr	r3, [r3, #12]
 80097f8:	68db      	ldr	r3, [r3, #12]
 80097fa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	3304      	adds	r3, #4
 8009800:	4618      	mov	r0, r3
 8009802:	f7fd ff27 	bl	8007654 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800980a:	68f8      	ldr	r0, [r7, #12]
 800980c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	69db      	ldr	r3, [r3, #28]
 8009812:	2b01      	cmp	r3, #1
 8009814:	d12d      	bne.n	8009872 <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	699b      	ldr	r3, [r3, #24]
 800981a:	693a      	ldr	r2, [r7, #16]
 800981c:	4413      	add	r3, r2
 800981e:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009820:	68ba      	ldr	r2, [r7, #8]
 8009822:	693b      	ldr	r3, [r7, #16]
 8009824:	429a      	cmp	r2, r3
 8009826:	d90e      	bls.n	8009846 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	68ba      	ldr	r2, [r7, #8]
 800982c:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	68fa      	ldr	r2, [r7, #12]
 8009832:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009834:	4b18      	ldr	r3, [pc, #96]	; (8009898 <prvSwitchTimerLists+0xb8>)
 8009836:	681a      	ldr	r2, [r3, #0]
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	3304      	adds	r3, #4
 800983c:	4619      	mov	r1, r3
 800983e:	4610      	mov	r0, r2
 8009840:	f7fd fed0 	bl	80075e4 <vListInsert>
 8009844:	e015      	b.n	8009872 <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009846:	2300      	movs	r3, #0
 8009848:	9300      	str	r3, [sp, #0]
 800984a:	2300      	movs	r3, #0
 800984c:	693a      	ldr	r2, [r7, #16]
 800984e:	2100      	movs	r1, #0
 8009850:	68f8      	ldr	r0, [r7, #12]
 8009852:	f7ff fda1 	bl	8009398 <xTimerGenericCommand>
 8009856:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2b00      	cmp	r3, #0
 800985c:	d109      	bne.n	8009872 <prvSwitchTimerLists+0x92>
 800985e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009862:	f383 8811 	msr	BASEPRI, r3
 8009866:	f3bf 8f6f 	isb	sy
 800986a:	f3bf 8f4f 	dsb	sy
 800986e:	603b      	str	r3, [r7, #0]
 8009870:	e7fe      	b.n	8009870 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009872:	4b09      	ldr	r3, [pc, #36]	; (8009898 <prvSwitchTimerLists+0xb8>)
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	2b00      	cmp	r3, #0
 800987a:	d1b5      	bne.n	80097e8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800987c:	4b06      	ldr	r3, [pc, #24]	; (8009898 <prvSwitchTimerLists+0xb8>)
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009882:	4b06      	ldr	r3, [pc, #24]	; (800989c <prvSwitchTimerLists+0xbc>)
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	4a04      	ldr	r2, [pc, #16]	; (8009898 <prvSwitchTimerLists+0xb8>)
 8009888:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800988a:	4a04      	ldr	r2, [pc, #16]	; (800989c <prvSwitchTimerLists+0xbc>)
 800988c:	697b      	ldr	r3, [r7, #20]
 800988e:	6013      	str	r3, [r2, #0]
}
 8009890:	bf00      	nop
 8009892:	3718      	adds	r7, #24
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}
 8009898:	20000c1c 	.word	0x20000c1c
 800989c:	20000c20 	.word	0x20000c20

080098a0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b082      	sub	sp, #8
 80098a4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80098a6:	f000 f947 	bl	8009b38 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80098aa:	4b15      	ldr	r3, [pc, #84]	; (8009900 <prvCheckForValidListAndQueue+0x60>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d120      	bne.n	80098f4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80098b2:	4814      	ldr	r0, [pc, #80]	; (8009904 <prvCheckForValidListAndQueue+0x64>)
 80098b4:	f7fd fe48 	bl	8007548 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80098b8:	4813      	ldr	r0, [pc, #76]	; (8009908 <prvCheckForValidListAndQueue+0x68>)
 80098ba:	f7fd fe45 	bl	8007548 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80098be:	4b13      	ldr	r3, [pc, #76]	; (800990c <prvCheckForValidListAndQueue+0x6c>)
 80098c0:	4a10      	ldr	r2, [pc, #64]	; (8009904 <prvCheckForValidListAndQueue+0x64>)
 80098c2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80098c4:	4b12      	ldr	r3, [pc, #72]	; (8009910 <prvCheckForValidListAndQueue+0x70>)
 80098c6:	4a10      	ldr	r2, [pc, #64]	; (8009908 <prvCheckForValidListAndQueue+0x68>)
 80098c8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80098ca:	2300      	movs	r3, #0
 80098cc:	9300      	str	r3, [sp, #0]
 80098ce:	4b11      	ldr	r3, [pc, #68]	; (8009914 <prvCheckForValidListAndQueue+0x74>)
 80098d0:	4a11      	ldr	r2, [pc, #68]	; (8009918 <prvCheckForValidListAndQueue+0x78>)
 80098d2:	2110      	movs	r1, #16
 80098d4:	200a      	movs	r0, #10
 80098d6:	f7fd ff4f 	bl	8007778 <xQueueGenericCreateStatic>
 80098da:	4602      	mov	r2, r0
 80098dc:	4b08      	ldr	r3, [pc, #32]	; (8009900 <prvCheckForValidListAndQueue+0x60>)
 80098de:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80098e0:	4b07      	ldr	r3, [pc, #28]	; (8009900 <prvCheckForValidListAndQueue+0x60>)
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d005      	beq.n	80098f4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80098e8:	4b05      	ldr	r3, [pc, #20]	; (8009900 <prvCheckForValidListAndQueue+0x60>)
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	490b      	ldr	r1, [pc, #44]	; (800991c <prvCheckForValidListAndQueue+0x7c>)
 80098ee:	4618      	mov	r0, r3
 80098f0:	f7fe fb8e 	bl	8008010 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80098f4:	f000 f94e 	bl	8009b94 <vPortExitCritical>
}
 80098f8:	bf00      	nop
 80098fa:	46bd      	mov	sp, r7
 80098fc:	bd80      	pop	{r7, pc}
 80098fe:	bf00      	nop
 8009900:	20000c24 	.word	0x20000c24
 8009904:	20000bf4 	.word	0x20000bf4
 8009908:	20000c08 	.word	0x20000c08
 800990c:	20000c1c 	.word	0x20000c1c
 8009910:	20000c20 	.word	0x20000c20
 8009914:	20000cd0 	.word	0x20000cd0
 8009918:	20000c30 	.word	0x20000c30
 800991c:	0800a400 	.word	0x0800a400

08009920 <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009920:	b580      	push	{r7, lr}
 8009922:	b08a      	sub	sp, #40	; 0x28
 8009924:	af00      	add	r7, sp, #0
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	60b9      	str	r1, [r7, #8]
 800992a:	607a      	str	r2, [r7, #4]
 800992c:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800992e:	f06f 0301 	mvn.w	r3, #1
 8009932:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 8009938:	68bb      	ldr	r3, [r7, #8]
 800993a:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009940:	4b06      	ldr	r3, [pc, #24]	; (800995c <xTimerPendFunctionCallFromISR+0x3c>)
 8009942:	6818      	ldr	r0, [r3, #0]
 8009944:	f107 0114 	add.w	r1, r7, #20
 8009948:	2300      	movs	r3, #0
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	f7fe f8e0 	bl	8007b10 <xQueueGenericSendFromISR>
 8009950:	6278      	str	r0, [r7, #36]	; 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 8009952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8009954:	4618      	mov	r0, r3
 8009956:	3728      	adds	r7, #40	; 0x28
 8009958:	46bd      	mov	sp, r7
 800995a:	bd80      	pop	{r7, pc}
 800995c:	20000c24 	.word	0x20000c24

08009960 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009960:	b480      	push	{r7}
 8009962:	b085      	sub	sp, #20
 8009964:	af00      	add	r7, sp, #0
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	60b9      	str	r1, [r7, #8]
 800996a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	3b04      	subs	r3, #4
 8009970:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009978:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	3b04      	subs	r3, #4
 800997e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8009980:	68bb      	ldr	r3, [r7, #8]
 8009982:	f023 0201 	bic.w	r2, r3, #1
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	3b04      	subs	r3, #4
 800998e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009990:	4a08      	ldr	r2, [pc, #32]	; (80099b4 <pxPortInitialiseStack+0x54>)
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009996:	68fb      	ldr	r3, [r7, #12]
 8009998:	3b14      	subs	r3, #20
 800999a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800999c:	687a      	ldr	r2, [r7, #4]
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	3b20      	subs	r3, #32
 80099a6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80099a8:	68fb      	ldr	r3, [r7, #12]
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3714      	adds	r7, #20
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bc80      	pop	{r7}
 80099b2:	4770      	bx	lr
 80099b4:	080099b9 	.word	0x080099b9

080099b8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80099b8:	b480      	push	{r7}
 80099ba:	b085      	sub	sp, #20
 80099bc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80099be:	2300      	movs	r3, #0
 80099c0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80099c2:	4b10      	ldr	r3, [pc, #64]	; (8009a04 <prvTaskExitError+0x4c>)
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099ca:	d009      	beq.n	80099e0 <prvTaskExitError+0x28>
 80099cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099d0:	f383 8811 	msr	BASEPRI, r3
 80099d4:	f3bf 8f6f 	isb	sy
 80099d8:	f3bf 8f4f 	dsb	sy
 80099dc:	60fb      	str	r3, [r7, #12]
 80099de:	e7fe      	b.n	80099de <prvTaskExitError+0x26>
 80099e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099e4:	f383 8811 	msr	BASEPRI, r3
 80099e8:	f3bf 8f6f 	isb	sy
 80099ec:	f3bf 8f4f 	dsb	sy
 80099f0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80099f2:	bf00      	nop
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d0fc      	beq.n	80099f4 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80099fa:	bf00      	nop
 80099fc:	3714      	adds	r7, #20
 80099fe:	46bd      	mov	sp, r7
 8009a00:	bc80      	pop	{r7}
 8009a02:	4770      	bx	lr
 8009a04:	2000000c 	.word	0x2000000c
	...

08009a10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009a10:	4b07      	ldr	r3, [pc, #28]	; (8009a30 <pxCurrentTCBConst2>)
 8009a12:	6819      	ldr	r1, [r3, #0]
 8009a14:	6808      	ldr	r0, [r1, #0]
 8009a16:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009a1a:	f380 8809 	msr	PSP, r0
 8009a1e:	f3bf 8f6f 	isb	sy
 8009a22:	f04f 0000 	mov.w	r0, #0
 8009a26:	f380 8811 	msr	BASEPRI, r0
 8009a2a:	f04e 0e0d 	orr.w	lr, lr, #13
 8009a2e:	4770      	bx	lr

08009a30 <pxCurrentTCBConst2>:
 8009a30:	200006f4 	.word	0x200006f4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009a34:	bf00      	nop
 8009a36:	bf00      	nop

08009a38 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8009a38:	4806      	ldr	r0, [pc, #24]	; (8009a54 <prvPortStartFirstTask+0x1c>)
 8009a3a:	6800      	ldr	r0, [r0, #0]
 8009a3c:	6800      	ldr	r0, [r0, #0]
 8009a3e:	f380 8808 	msr	MSP, r0
 8009a42:	b662      	cpsie	i
 8009a44:	b661      	cpsie	f
 8009a46:	f3bf 8f4f 	dsb	sy
 8009a4a:	f3bf 8f6f 	isb	sy
 8009a4e:	df00      	svc	0
 8009a50:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009a52:	bf00      	nop
 8009a54:	e000ed08 	.word	0xe000ed08

08009a58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009a5e:	4b31      	ldr	r3, [pc, #196]	; (8009b24 <xPortStartScheduler+0xcc>)
 8009a60:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	781b      	ldrb	r3, [r3, #0]
 8009a66:	b2db      	uxtb	r3, r3
 8009a68:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009a6a:	68fb      	ldr	r3, [r7, #12]
 8009a6c:	22ff      	movs	r2, #255	; 0xff
 8009a6e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	781b      	ldrb	r3, [r3, #0]
 8009a74:	b2db      	uxtb	r3, r3
 8009a76:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009a78:	78fb      	ldrb	r3, [r7, #3]
 8009a7a:	b2db      	uxtb	r3, r3
 8009a7c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8009a80:	b2da      	uxtb	r2, r3
 8009a82:	4b29      	ldr	r3, [pc, #164]	; (8009b28 <xPortStartScheduler+0xd0>)
 8009a84:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009a86:	4b29      	ldr	r3, [pc, #164]	; (8009b2c <xPortStartScheduler+0xd4>)
 8009a88:	2207      	movs	r2, #7
 8009a8a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009a8c:	e009      	b.n	8009aa2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8009a8e:	4b27      	ldr	r3, [pc, #156]	; (8009b2c <xPortStartScheduler+0xd4>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	3b01      	subs	r3, #1
 8009a94:	4a25      	ldr	r2, [pc, #148]	; (8009b2c <xPortStartScheduler+0xd4>)
 8009a96:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009a98:	78fb      	ldrb	r3, [r7, #3]
 8009a9a:	b2db      	uxtb	r3, r3
 8009a9c:	005b      	lsls	r3, r3, #1
 8009a9e:	b2db      	uxtb	r3, r3
 8009aa0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009aa2:	78fb      	ldrb	r3, [r7, #3]
 8009aa4:	b2db      	uxtb	r3, r3
 8009aa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009aaa:	2b80      	cmp	r3, #128	; 0x80
 8009aac:	d0ef      	beq.n	8009a8e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009aae:	4b1f      	ldr	r3, [pc, #124]	; (8009b2c <xPortStartScheduler+0xd4>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	f1c3 0307 	rsb	r3, r3, #7
 8009ab6:	2b04      	cmp	r3, #4
 8009ab8:	d009      	beq.n	8009ace <xPortStartScheduler+0x76>
 8009aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009abe:	f383 8811 	msr	BASEPRI, r3
 8009ac2:	f3bf 8f6f 	isb	sy
 8009ac6:	f3bf 8f4f 	dsb	sy
 8009aca:	60bb      	str	r3, [r7, #8]
 8009acc:	e7fe      	b.n	8009acc <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009ace:	4b17      	ldr	r3, [pc, #92]	; (8009b2c <xPortStartScheduler+0xd4>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	021b      	lsls	r3, r3, #8
 8009ad4:	4a15      	ldr	r2, [pc, #84]	; (8009b2c <xPortStartScheduler+0xd4>)
 8009ad6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009ad8:	4b14      	ldr	r3, [pc, #80]	; (8009b2c <xPortStartScheduler+0xd4>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8009ae0:	4a12      	ldr	r2, [pc, #72]	; (8009b2c <xPortStartScheduler+0xd4>)
 8009ae2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	b2da      	uxtb	r2, r3
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009aec:	4b10      	ldr	r3, [pc, #64]	; (8009b30 <xPortStartScheduler+0xd8>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	4a0f      	ldr	r2, [pc, #60]	; (8009b30 <xPortStartScheduler+0xd8>)
 8009af2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009af6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009af8:	4b0d      	ldr	r3, [pc, #52]	; (8009b30 <xPortStartScheduler+0xd8>)
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	4a0c      	ldr	r2, [pc, #48]	; (8009b30 <xPortStartScheduler+0xd8>)
 8009afe:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8009b02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009b04:	f000 f8b0 	bl	8009c68 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009b08:	4b0a      	ldr	r3, [pc, #40]	; (8009b34 <xPortStartScheduler+0xdc>)
 8009b0a:	2200      	movs	r2, #0
 8009b0c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009b0e:	f7ff ff93 	bl	8009a38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009b12:	f7fe ffa1 	bl	8008a58 <vTaskSwitchContext>
	prvTaskExitError();
 8009b16:	f7ff ff4f 	bl	80099b8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009b1a:	2300      	movs	r3, #0
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3710      	adds	r7, #16
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}
 8009b24:	e000e400 	.word	0xe000e400
 8009b28:	20000d20 	.word	0x20000d20
 8009b2c:	20000d24 	.word	0x20000d24
 8009b30:	e000ed20 	.word	0xe000ed20
 8009b34:	2000000c 	.word	0x2000000c

08009b38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b083      	sub	sp, #12
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b42:	f383 8811 	msr	BASEPRI, r3
 8009b46:	f3bf 8f6f 	isb	sy
 8009b4a:	f3bf 8f4f 	dsb	sy
 8009b4e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009b50:	4b0e      	ldr	r3, [pc, #56]	; (8009b8c <vPortEnterCritical+0x54>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	3301      	adds	r3, #1
 8009b56:	4a0d      	ldr	r2, [pc, #52]	; (8009b8c <vPortEnterCritical+0x54>)
 8009b58:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009b5a:	4b0c      	ldr	r3, [pc, #48]	; (8009b8c <vPortEnterCritical+0x54>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d10e      	bne.n	8009b80 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009b62:	4b0b      	ldr	r3, [pc, #44]	; (8009b90 <vPortEnterCritical+0x58>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d009      	beq.n	8009b80 <vPortEnterCritical+0x48>
 8009b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b70:	f383 8811 	msr	BASEPRI, r3
 8009b74:	f3bf 8f6f 	isb	sy
 8009b78:	f3bf 8f4f 	dsb	sy
 8009b7c:	603b      	str	r3, [r7, #0]
 8009b7e:	e7fe      	b.n	8009b7e <vPortEnterCritical+0x46>
	}
}
 8009b80:	bf00      	nop
 8009b82:	370c      	adds	r7, #12
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bc80      	pop	{r7}
 8009b88:	4770      	bx	lr
 8009b8a:	bf00      	nop
 8009b8c:	2000000c 	.word	0x2000000c
 8009b90:	e000ed04 	.word	0xe000ed04

08009b94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009b94:	b480      	push	{r7}
 8009b96:	b083      	sub	sp, #12
 8009b98:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009b9a:	4b10      	ldr	r3, [pc, #64]	; (8009bdc <vPortExitCritical+0x48>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d109      	bne.n	8009bb6 <vPortExitCritical+0x22>
 8009ba2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ba6:	f383 8811 	msr	BASEPRI, r3
 8009baa:	f3bf 8f6f 	isb	sy
 8009bae:	f3bf 8f4f 	dsb	sy
 8009bb2:	607b      	str	r3, [r7, #4]
 8009bb4:	e7fe      	b.n	8009bb4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8009bb6:	4b09      	ldr	r3, [pc, #36]	; (8009bdc <vPortExitCritical+0x48>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	3b01      	subs	r3, #1
 8009bbc:	4a07      	ldr	r2, [pc, #28]	; (8009bdc <vPortExitCritical+0x48>)
 8009bbe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009bc0:	4b06      	ldr	r3, [pc, #24]	; (8009bdc <vPortExitCritical+0x48>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d104      	bne.n	8009bd2 <vPortExitCritical+0x3e>
 8009bc8:	2300      	movs	r3, #0
 8009bca:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8009bd2:	bf00      	nop
 8009bd4:	370c      	adds	r7, #12
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	bc80      	pop	{r7}
 8009bda:	4770      	bx	lr
 8009bdc:	2000000c 	.word	0x2000000c

08009be0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009be0:	f3ef 8009 	mrs	r0, PSP
 8009be4:	f3bf 8f6f 	isb	sy
 8009be8:	4b0d      	ldr	r3, [pc, #52]	; (8009c20 <pxCurrentTCBConst>)
 8009bea:	681a      	ldr	r2, [r3, #0]
 8009bec:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009bf0:	6010      	str	r0, [r2, #0]
 8009bf2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8009bf6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8009bfa:	f380 8811 	msr	BASEPRI, r0
 8009bfe:	f7fe ff2b 	bl	8008a58 <vTaskSwitchContext>
 8009c02:	f04f 0000 	mov.w	r0, #0
 8009c06:	f380 8811 	msr	BASEPRI, r0
 8009c0a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8009c0e:	6819      	ldr	r1, [r3, #0]
 8009c10:	6808      	ldr	r0, [r1, #0]
 8009c12:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8009c16:	f380 8809 	msr	PSP, r0
 8009c1a:	f3bf 8f6f 	isb	sy
 8009c1e:	4770      	bx	lr

08009c20 <pxCurrentTCBConst>:
 8009c20:	200006f4 	.word	0x200006f4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009c24:	bf00      	nop
 8009c26:	bf00      	nop

08009c28 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b082      	sub	sp, #8
 8009c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009c40:	f7fe fe44 	bl	80088cc <xTaskIncrementTick>
 8009c44:	4603      	mov	r3, r0
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d003      	beq.n	8009c52 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009c4a:	4b06      	ldr	r3, [pc, #24]	; (8009c64 <SysTick_Handler+0x3c>)
 8009c4c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c50:	601a      	str	r2, [r3, #0]
 8009c52:	2300      	movs	r3, #0
 8009c54:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8009c5c:	bf00      	nop
 8009c5e:	3708      	adds	r7, #8
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	e000ed04 	.word	0xe000ed04

08009c68 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009c68:	b480      	push	{r7}
 8009c6a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009c6c:	4b0a      	ldr	r3, [pc, #40]	; (8009c98 <vPortSetupTimerInterrupt+0x30>)
 8009c6e:	2200      	movs	r2, #0
 8009c70:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009c72:	4b0a      	ldr	r3, [pc, #40]	; (8009c9c <vPortSetupTimerInterrupt+0x34>)
 8009c74:	2200      	movs	r2, #0
 8009c76:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009c78:	4b09      	ldr	r3, [pc, #36]	; (8009ca0 <vPortSetupTimerInterrupt+0x38>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	4a09      	ldr	r2, [pc, #36]	; (8009ca4 <vPortSetupTimerInterrupt+0x3c>)
 8009c7e:	fba2 2303 	umull	r2, r3, r2, r3
 8009c82:	099b      	lsrs	r3, r3, #6
 8009c84:	4a08      	ldr	r2, [pc, #32]	; (8009ca8 <vPortSetupTimerInterrupt+0x40>)
 8009c86:	3b01      	subs	r3, #1
 8009c88:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009c8a:	4b03      	ldr	r3, [pc, #12]	; (8009c98 <vPortSetupTimerInterrupt+0x30>)
 8009c8c:	2207      	movs	r2, #7
 8009c8e:	601a      	str	r2, [r3, #0]
}
 8009c90:	bf00      	nop
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bc80      	pop	{r7}
 8009c96:	4770      	bx	lr
 8009c98:	e000e010 	.word	0xe000e010
 8009c9c:	e000e018 	.word	0xe000e018
 8009ca0:	20000000 	.word	0x20000000
 8009ca4:	10624dd3 	.word	0x10624dd3
 8009ca8:	e000e014 	.word	0xe000e014

08009cac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009cac:	b480      	push	{r7}
 8009cae:	b085      	sub	sp, #20
 8009cb0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009cb2:	f3ef 8305 	mrs	r3, IPSR
 8009cb6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2b0f      	cmp	r3, #15
 8009cbc:	d913      	bls.n	8009ce6 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009cbe:	4a15      	ldr	r2, [pc, #84]	; (8009d14 <vPortValidateInterruptPriority+0x68>)
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	4413      	add	r3, r2
 8009cc4:	781b      	ldrb	r3, [r3, #0]
 8009cc6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009cc8:	4b13      	ldr	r3, [pc, #76]	; (8009d18 <vPortValidateInterruptPriority+0x6c>)
 8009cca:	781b      	ldrb	r3, [r3, #0]
 8009ccc:	7afa      	ldrb	r2, [r7, #11]
 8009cce:	429a      	cmp	r2, r3
 8009cd0:	d209      	bcs.n	8009ce6 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8009cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cd6:	f383 8811 	msr	BASEPRI, r3
 8009cda:	f3bf 8f6f 	isb	sy
 8009cde:	f3bf 8f4f 	dsb	sy
 8009ce2:	607b      	str	r3, [r7, #4]
 8009ce4:	e7fe      	b.n	8009ce4 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009ce6:	4b0d      	ldr	r3, [pc, #52]	; (8009d1c <vPortValidateInterruptPriority+0x70>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009cee:	4b0c      	ldr	r3, [pc, #48]	; (8009d20 <vPortValidateInterruptPriority+0x74>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	d909      	bls.n	8009d0a <vPortValidateInterruptPriority+0x5e>
 8009cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009cfa:	f383 8811 	msr	BASEPRI, r3
 8009cfe:	f3bf 8f6f 	isb	sy
 8009d02:	f3bf 8f4f 	dsb	sy
 8009d06:	603b      	str	r3, [r7, #0]
 8009d08:	e7fe      	b.n	8009d08 <vPortValidateInterruptPriority+0x5c>
	}
 8009d0a:	bf00      	nop
 8009d0c:	3714      	adds	r7, #20
 8009d0e:	46bd      	mov	sp, r7
 8009d10:	bc80      	pop	{r7}
 8009d12:	4770      	bx	lr
 8009d14:	e000e3f0 	.word	0xe000e3f0
 8009d18:	20000d20 	.word	0x20000d20
 8009d1c:	e000ed0c 	.word	0xe000ed0c
 8009d20:	20000d24 	.word	0x20000d24

08009d24 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b08a      	sub	sp, #40	; 0x28
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009d30:	f7fe fd02 	bl	8008738 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009d34:	4b59      	ldr	r3, [pc, #356]	; (8009e9c <pvPortMalloc+0x178>)
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d101      	bne.n	8009d40 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009d3c:	f000 f910 	bl	8009f60 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009d40:	4b57      	ldr	r3, [pc, #348]	; (8009ea0 <pvPortMalloc+0x17c>)
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	4013      	ands	r3, r2
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	f040 808c 	bne.w	8009e66 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d01c      	beq.n	8009d8e <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8009d54:	2208      	movs	r2, #8
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	4413      	add	r3, r2
 8009d5a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	f003 0307 	and.w	r3, r3, #7
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d013      	beq.n	8009d8e <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	f023 0307 	bic.w	r3, r3, #7
 8009d6c:	3308      	adds	r3, #8
 8009d6e:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	f003 0307 	and.w	r3, r3, #7
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d009      	beq.n	8009d8e <pvPortMalloc+0x6a>
 8009d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d7e:	f383 8811 	msr	BASEPRI, r3
 8009d82:	f3bf 8f6f 	isb	sy
 8009d86:	f3bf 8f4f 	dsb	sy
 8009d8a:	617b      	str	r3, [r7, #20]
 8009d8c:	e7fe      	b.n	8009d8c <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d068      	beq.n	8009e66 <pvPortMalloc+0x142>
 8009d94:	4b43      	ldr	r3, [pc, #268]	; (8009ea4 <pvPortMalloc+0x180>)
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	687a      	ldr	r2, [r7, #4]
 8009d9a:	429a      	cmp	r2, r3
 8009d9c:	d863      	bhi.n	8009e66 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009d9e:	4b42      	ldr	r3, [pc, #264]	; (8009ea8 <pvPortMalloc+0x184>)
 8009da0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009da2:	4b41      	ldr	r3, [pc, #260]	; (8009ea8 <pvPortMalloc+0x184>)
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009da8:	e004      	b.n	8009db4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8009daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dac:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009dae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009db4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009db6:	685b      	ldr	r3, [r3, #4]
 8009db8:	687a      	ldr	r2, [r7, #4]
 8009dba:	429a      	cmp	r2, r3
 8009dbc:	d903      	bls.n	8009dc6 <pvPortMalloc+0xa2>
 8009dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d1f1      	bne.n	8009daa <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009dc6:	4b35      	ldr	r3, [pc, #212]	; (8009e9c <pvPortMalloc+0x178>)
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dcc:	429a      	cmp	r2, r3
 8009dce:	d04a      	beq.n	8009e66 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009dd0:	6a3b      	ldr	r3, [r7, #32]
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	2208      	movs	r2, #8
 8009dd6:	4413      	add	r3, r2
 8009dd8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	6a3b      	ldr	r3, [r7, #32]
 8009de0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009de4:	685a      	ldr	r2, [r3, #4]
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	1ad2      	subs	r2, r2, r3
 8009dea:	2308      	movs	r3, #8
 8009dec:	005b      	lsls	r3, r3, #1
 8009dee:	429a      	cmp	r2, r3
 8009df0:	d91e      	bls.n	8009e30 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009df2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	4413      	add	r3, r2
 8009df8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009dfa:	69bb      	ldr	r3, [r7, #24]
 8009dfc:	f003 0307 	and.w	r3, r3, #7
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d009      	beq.n	8009e18 <pvPortMalloc+0xf4>
 8009e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e08:	f383 8811 	msr	BASEPRI, r3
 8009e0c:	f3bf 8f6f 	isb	sy
 8009e10:	f3bf 8f4f 	dsb	sy
 8009e14:	613b      	str	r3, [r7, #16]
 8009e16:	e7fe      	b.n	8009e16 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e1a:	685a      	ldr	r2, [r3, #4]
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	1ad2      	subs	r2, r2, r3
 8009e20:	69bb      	ldr	r3, [r7, #24]
 8009e22:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e26:	687a      	ldr	r2, [r7, #4]
 8009e28:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009e2a:	69b8      	ldr	r0, [r7, #24]
 8009e2c:	f000 f8fa 	bl	800a024 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009e30:	4b1c      	ldr	r3, [pc, #112]	; (8009ea4 <pvPortMalloc+0x180>)
 8009e32:	681a      	ldr	r2, [r3, #0]
 8009e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e36:	685b      	ldr	r3, [r3, #4]
 8009e38:	1ad3      	subs	r3, r2, r3
 8009e3a:	4a1a      	ldr	r2, [pc, #104]	; (8009ea4 <pvPortMalloc+0x180>)
 8009e3c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009e3e:	4b19      	ldr	r3, [pc, #100]	; (8009ea4 <pvPortMalloc+0x180>)
 8009e40:	681a      	ldr	r2, [r3, #0]
 8009e42:	4b1a      	ldr	r3, [pc, #104]	; (8009eac <pvPortMalloc+0x188>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	429a      	cmp	r2, r3
 8009e48:	d203      	bcs.n	8009e52 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009e4a:	4b16      	ldr	r3, [pc, #88]	; (8009ea4 <pvPortMalloc+0x180>)
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a17      	ldr	r2, [pc, #92]	; (8009eac <pvPortMalloc+0x188>)
 8009e50:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e54:	685a      	ldr	r2, [r3, #4]
 8009e56:	4b12      	ldr	r3, [pc, #72]	; (8009ea0 <pvPortMalloc+0x17c>)
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	431a      	orrs	r2, r3
 8009e5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e5e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e62:	2200      	movs	r2, #0
 8009e64:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009e66:	f7fe fc75 	bl	8008754 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8009e6a:	69fb      	ldr	r3, [r7, #28]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d101      	bne.n	8009e74 <pvPortMalloc+0x150>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8009e70:	f7f6 ff8c 	bl	8000d8c <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009e74:	69fb      	ldr	r3, [r7, #28]
 8009e76:	f003 0307 	and.w	r3, r3, #7
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d009      	beq.n	8009e92 <pvPortMalloc+0x16e>
 8009e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e82:	f383 8811 	msr	BASEPRI, r3
 8009e86:	f3bf 8f6f 	isb	sy
 8009e8a:	f3bf 8f4f 	dsb	sy
 8009e8e:	60fb      	str	r3, [r7, #12]
 8009e90:	e7fe      	b.n	8009e90 <pvPortMalloc+0x16c>
	return pvReturn;
 8009e92:	69fb      	ldr	r3, [r7, #28]
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3728      	adds	r7, #40	; 0x28
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	20003530 	.word	0x20003530
 8009ea0:	2000353c 	.word	0x2000353c
 8009ea4:	20003534 	.word	0x20003534
 8009ea8:	20003528 	.word	0x20003528
 8009eac:	20003538 	.word	0x20003538

08009eb0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b086      	sub	sp, #24
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d046      	beq.n	8009f50 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009ec2:	2308      	movs	r3, #8
 8009ec4:	425b      	negs	r3, r3
 8009ec6:	697a      	ldr	r2, [r7, #20]
 8009ec8:	4413      	add	r3, r2
 8009eca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009ed0:	693b      	ldr	r3, [r7, #16]
 8009ed2:	685a      	ldr	r2, [r3, #4]
 8009ed4:	4b20      	ldr	r3, [pc, #128]	; (8009f58 <vPortFree+0xa8>)
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	4013      	ands	r3, r2
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d109      	bne.n	8009ef2 <vPortFree+0x42>
 8009ede:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ee2:	f383 8811 	msr	BASEPRI, r3
 8009ee6:	f3bf 8f6f 	isb	sy
 8009eea:	f3bf 8f4f 	dsb	sy
 8009eee:	60fb      	str	r3, [r7, #12]
 8009ef0:	e7fe      	b.n	8009ef0 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d009      	beq.n	8009f0e <vPortFree+0x5e>
 8009efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009efe:	f383 8811 	msr	BASEPRI, r3
 8009f02:	f3bf 8f6f 	isb	sy
 8009f06:	f3bf 8f4f 	dsb	sy
 8009f0a:	60bb      	str	r3, [r7, #8]
 8009f0c:	e7fe      	b.n	8009f0c <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009f0e:	693b      	ldr	r3, [r7, #16]
 8009f10:	685a      	ldr	r2, [r3, #4]
 8009f12:	4b11      	ldr	r3, [pc, #68]	; (8009f58 <vPortFree+0xa8>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	4013      	ands	r3, r2
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d019      	beq.n	8009f50 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009f1c:	693b      	ldr	r3, [r7, #16]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d115      	bne.n	8009f50 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009f24:	693b      	ldr	r3, [r7, #16]
 8009f26:	685a      	ldr	r2, [r3, #4]
 8009f28:	4b0b      	ldr	r3, [pc, #44]	; (8009f58 <vPortFree+0xa8>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	43db      	mvns	r3, r3
 8009f2e:	401a      	ands	r2, r3
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009f34:	f7fe fc00 	bl	8008738 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009f38:	693b      	ldr	r3, [r7, #16]
 8009f3a:	685a      	ldr	r2, [r3, #4]
 8009f3c:	4b07      	ldr	r3, [pc, #28]	; (8009f5c <vPortFree+0xac>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	4413      	add	r3, r2
 8009f42:	4a06      	ldr	r2, [pc, #24]	; (8009f5c <vPortFree+0xac>)
 8009f44:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009f46:	6938      	ldr	r0, [r7, #16]
 8009f48:	f000 f86c 	bl	800a024 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009f4c:	f7fe fc02 	bl	8008754 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009f50:	bf00      	nop
 8009f52:	3718      	adds	r7, #24
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}
 8009f58:	2000353c 	.word	0x2000353c
 8009f5c:	20003534 	.word	0x20003534

08009f60 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009f60:	b480      	push	{r7}
 8009f62:	b085      	sub	sp, #20
 8009f64:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009f66:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8009f6a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009f6c:	4b27      	ldr	r3, [pc, #156]	; (800a00c <prvHeapInit+0xac>)
 8009f6e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f003 0307 	and.w	r3, r3, #7
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d00c      	beq.n	8009f94 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	3307      	adds	r3, #7
 8009f7e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	f023 0307 	bic.w	r3, r3, #7
 8009f86:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009f88:	68ba      	ldr	r2, [r7, #8]
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	1ad3      	subs	r3, r2, r3
 8009f8e:	4a1f      	ldr	r2, [pc, #124]	; (800a00c <prvHeapInit+0xac>)
 8009f90:	4413      	add	r3, r2
 8009f92:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009f98:	4a1d      	ldr	r2, [pc, #116]	; (800a010 <prvHeapInit+0xb0>)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8009f9e:	4b1c      	ldr	r3, [pc, #112]	; (800a010 <prvHeapInit+0xb0>)
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	68ba      	ldr	r2, [r7, #8]
 8009fa8:	4413      	add	r3, r2
 8009faa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009fac:	2208      	movs	r2, #8
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	1a9b      	subs	r3, r3, r2
 8009fb2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	f023 0307 	bic.w	r3, r3, #7
 8009fba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	4a15      	ldr	r2, [pc, #84]	; (800a014 <prvHeapInit+0xb4>)
 8009fc0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009fc2:	4b14      	ldr	r3, [pc, #80]	; (800a014 <prvHeapInit+0xb4>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	2200      	movs	r2, #0
 8009fc8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009fca:	4b12      	ldr	r3, [pc, #72]	; (800a014 <prvHeapInit+0xb4>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	2200      	movs	r2, #0
 8009fd0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	68fa      	ldr	r2, [r7, #12]
 8009fda:	1ad2      	subs	r2, r2, r3
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8009fe0:	4b0c      	ldr	r3, [pc, #48]	; (800a014 <prvHeapInit+0xb4>)
 8009fe2:	681a      	ldr	r2, [r3, #0]
 8009fe4:	683b      	ldr	r3, [r7, #0]
 8009fe6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	4a0a      	ldr	r2, [pc, #40]	; (800a018 <prvHeapInit+0xb8>)
 8009fee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	685b      	ldr	r3, [r3, #4]
 8009ff4:	4a09      	ldr	r2, [pc, #36]	; (800a01c <prvHeapInit+0xbc>)
 8009ff6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009ff8:	4b09      	ldr	r3, [pc, #36]	; (800a020 <prvHeapInit+0xc0>)
 8009ffa:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009ffe:	601a      	str	r2, [r3, #0]
}
 800a000:	bf00      	nop
 800a002:	3714      	adds	r7, #20
 800a004:	46bd      	mov	sp, r7
 800a006:	bc80      	pop	{r7}
 800a008:	4770      	bx	lr
 800a00a:	bf00      	nop
 800a00c:	20000d28 	.word	0x20000d28
 800a010:	20003528 	.word	0x20003528
 800a014:	20003530 	.word	0x20003530
 800a018:	20003538 	.word	0x20003538
 800a01c:	20003534 	.word	0x20003534
 800a020:	2000353c 	.word	0x2000353c

0800a024 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a024:	b480      	push	{r7}
 800a026:	b085      	sub	sp, #20
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a02c:	4b27      	ldr	r3, [pc, #156]	; (800a0cc <prvInsertBlockIntoFreeList+0xa8>)
 800a02e:	60fb      	str	r3, [r7, #12]
 800a030:	e002      	b.n	800a038 <prvInsertBlockIntoFreeList+0x14>
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	60fb      	str	r3, [r7, #12]
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	687a      	ldr	r2, [r7, #4]
 800a03e:	429a      	cmp	r2, r3
 800a040:	d8f7      	bhi.n	800a032 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	685b      	ldr	r3, [r3, #4]
 800a04a:	68ba      	ldr	r2, [r7, #8]
 800a04c:	4413      	add	r3, r2
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	429a      	cmp	r2, r3
 800a052:	d108      	bne.n	800a066 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	685a      	ldr	r2, [r3, #4]
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	685b      	ldr	r3, [r3, #4]
 800a05c:	441a      	add	r2, r3
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	68ba      	ldr	r2, [r7, #8]
 800a070:	441a      	add	r2, r3
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	429a      	cmp	r2, r3
 800a078:	d118      	bne.n	800a0ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681a      	ldr	r2, [r3, #0]
 800a07e:	4b14      	ldr	r3, [pc, #80]	; (800a0d0 <prvInsertBlockIntoFreeList+0xac>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	429a      	cmp	r2, r3
 800a084:	d00d      	beq.n	800a0a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	685a      	ldr	r2, [r3, #4]
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	685b      	ldr	r3, [r3, #4]
 800a090:	441a      	add	r2, r3
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	681a      	ldr	r2, [r3, #0]
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	601a      	str	r2, [r3, #0]
 800a0a0:	e008      	b.n	800a0b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a0a2:	4b0b      	ldr	r3, [pc, #44]	; (800a0d0 <prvInsertBlockIntoFreeList+0xac>)
 800a0a4:	681a      	ldr	r2, [r3, #0]
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	601a      	str	r2, [r3, #0]
 800a0aa:	e003      	b.n	800a0b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681a      	ldr	r2, [r3, #0]
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a0b4:	68fa      	ldr	r2, [r7, #12]
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	429a      	cmp	r2, r3
 800a0ba:	d002      	beq.n	800a0c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a0c2:	bf00      	nop
 800a0c4:	3714      	adds	r7, #20
 800a0c6:	46bd      	mov	sp, r7
 800a0c8:	bc80      	pop	{r7}
 800a0ca:	4770      	bx	lr
 800a0cc:	20003528 	.word	0x20003528
 800a0d0:	20003530 	.word	0x20003530

0800a0d4 <__libc_init_array>:
 800a0d4:	b570      	push	{r4, r5, r6, lr}
 800a0d6:	2500      	movs	r5, #0
 800a0d8:	4e0c      	ldr	r6, [pc, #48]	; (800a10c <__libc_init_array+0x38>)
 800a0da:	4c0d      	ldr	r4, [pc, #52]	; (800a110 <__libc_init_array+0x3c>)
 800a0dc:	1ba4      	subs	r4, r4, r6
 800a0de:	10a4      	asrs	r4, r4, #2
 800a0e0:	42a5      	cmp	r5, r4
 800a0e2:	d109      	bne.n	800a0f8 <__libc_init_array+0x24>
 800a0e4:	f000 f82e 	bl	800a144 <_init>
 800a0e8:	2500      	movs	r5, #0
 800a0ea:	4e0a      	ldr	r6, [pc, #40]	; (800a114 <__libc_init_array+0x40>)
 800a0ec:	4c0a      	ldr	r4, [pc, #40]	; (800a118 <__libc_init_array+0x44>)
 800a0ee:	1ba4      	subs	r4, r4, r6
 800a0f0:	10a4      	asrs	r4, r4, #2
 800a0f2:	42a5      	cmp	r5, r4
 800a0f4:	d105      	bne.n	800a102 <__libc_init_array+0x2e>
 800a0f6:	bd70      	pop	{r4, r5, r6, pc}
 800a0f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a0fc:	4798      	blx	r3
 800a0fe:	3501      	adds	r5, #1
 800a100:	e7ee      	b.n	800a0e0 <__libc_init_array+0xc>
 800a102:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800a106:	4798      	blx	r3
 800a108:	3501      	adds	r5, #1
 800a10a:	e7f2      	b.n	800a0f2 <__libc_init_array+0x1e>
 800a10c:	0800a4f4 	.word	0x0800a4f4
 800a110:	0800a4f4 	.word	0x0800a4f4
 800a114:	0800a4f4 	.word	0x0800a4f4
 800a118:	0800a4f8 	.word	0x0800a4f8

0800a11c <memcpy>:
 800a11c:	b510      	push	{r4, lr}
 800a11e:	1e43      	subs	r3, r0, #1
 800a120:	440a      	add	r2, r1
 800a122:	4291      	cmp	r1, r2
 800a124:	d100      	bne.n	800a128 <memcpy+0xc>
 800a126:	bd10      	pop	{r4, pc}
 800a128:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a12c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a130:	e7f7      	b.n	800a122 <memcpy+0x6>

0800a132 <memset>:
 800a132:	4603      	mov	r3, r0
 800a134:	4402      	add	r2, r0
 800a136:	4293      	cmp	r3, r2
 800a138:	d100      	bne.n	800a13c <memset+0xa>
 800a13a:	4770      	bx	lr
 800a13c:	f803 1b01 	strb.w	r1, [r3], #1
 800a140:	e7f9      	b.n	800a136 <memset+0x4>
	...

0800a144 <_init>:
 800a144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a146:	bf00      	nop
 800a148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a14a:	bc08      	pop	{r3}
 800a14c:	469e      	mov	lr, r3
 800a14e:	4770      	bx	lr

0800a150 <_fini>:
 800a150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a152:	bf00      	nop
 800a154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a156:	bc08      	pop	{r3}
 800a158:	469e      	mov	lr, r3
 800a15a:	4770      	bx	lr
