{
  "module_name": "rt1308-sdw.c",
  "hash_id": "202cde157d556b4ce2b160f7c427e1e5a4107a6ec4b0a85569d3299e64959b98",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt1308-sdw.c",
  "human_readable_source": "\n\n\n\n\n\n\n#include <linux/delay.h>\n#include <linux/device.h>\n#include <linux/pm_runtime.h>\n#include <linux/mod_devicetable.h>\n#include <linux/soundwire/sdw.h>\n#include <linux/soundwire/sdw_type.h>\n#include <linux/soundwire/sdw_registers.h>\n#include <linux/module.h>\n#include <linux/regmap.h>\n#include <sound/core.h>\n#include <sound/pcm.h>\n#include <sound/pcm_params.h>\n#include <sound/sdw.h>\n#include <sound/soc.h>\n#include <sound/soc-dapm.h>\n#include <sound/initval.h>\n\n#include \"rt1308.h\"\n#include \"rt1308-sdw.h\"\n\nstatic bool rt1308_readable_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase 0x00e0:\n\tcase 0x00f0:\n\tcase 0x2f01 ... 0x2f07:\n\tcase 0x3000 ... 0x3001:\n\tcase 0x3004 ... 0x3005:\n\tcase 0x3008:\n\tcase 0x300a:\n\tcase 0xc000 ... 0xcff3:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic bool rt1308_volatile_register(struct device *dev, unsigned int reg)\n{\n\tswitch (reg) {\n\tcase 0x2f01 ... 0x2f07:\n\tcase 0x3000 ... 0x3001:\n\tcase 0x3004 ... 0x3005:\n\tcase 0x3008:\n\tcase 0x300a:\n\tcase 0xc000:\n\tcase 0xc710:\n\tcase 0xcf01:\n\tcase 0xc860 ... 0xc863:\n\tcase 0xc870 ... 0xc873:\n\t\treturn true;\n\tdefault:\n\t\treturn false;\n\t}\n}\n\nstatic const struct regmap_config rt1308_sdw_regmap = {\n\t.reg_bits = 32,\n\t.val_bits = 8,\n\t.readable_reg = rt1308_readable_register,\n\t.volatile_reg = rt1308_volatile_register,\n\t.max_register = 0xcfff,\n\t.reg_defaults = rt1308_reg_defaults,\n\t.num_reg_defaults = ARRAY_SIZE(rt1308_reg_defaults),\n\t.cache_type = REGCACHE_MAPLE,\n\t.use_single_read = true,\n\t.use_single_write = true,\n};\n\n \n#define RT1308_CLK_FREQ_9600000HZ 9600000\n#define RT1308_CLK_FREQ_12000000HZ 12000000\n#define RT1308_CLK_FREQ_6000000HZ 6000000\n#define RT1308_CLK_FREQ_4800000HZ 4800000\n#define RT1308_CLK_FREQ_2400000HZ 2400000\n#define RT1308_CLK_FREQ_12288000HZ 12288000\n\nstatic int rt1308_clock_config(struct device *dev)\n{\n\tstruct rt1308_sdw_priv *rt1308 = dev_get_drvdata(dev);\n\tunsigned int clk_freq, value;\n\n\tclk_freq = (rt1308->params.curr_dr_freq >> 1);\n\n\tswitch (clk_freq) {\n\tcase RT1308_CLK_FREQ_12000000HZ:\n\t\tvalue = 0x0;\n\t\tbreak;\n\tcase RT1308_CLK_FREQ_6000000HZ:\n\t\tvalue = 0x1;\n\t\tbreak;\n\tcase RT1308_CLK_FREQ_9600000HZ:\n\t\tvalue = 0x2;\n\t\tbreak;\n\tcase RT1308_CLK_FREQ_4800000HZ:\n\t\tvalue = 0x3;\n\t\tbreak;\n\tcase RT1308_CLK_FREQ_2400000HZ:\n\t\tvalue = 0x4;\n\t\tbreak;\n\tcase RT1308_CLK_FREQ_12288000HZ:\n\t\tvalue = 0x5;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\tregmap_write(rt1308->regmap, 0xe0, value);\n\tregmap_write(rt1308->regmap, 0xf0, value);\n\n\tdev_dbg(dev, \"%s complete, clk_freq=%d\\n\", __func__, clk_freq);\n\n\treturn 0;\n}\n\nstatic int rt1308_read_prop(struct sdw_slave *slave)\n{\n\tstruct sdw_slave_prop *prop = &slave->prop;\n\tint nval, i;\n\tu32 bit;\n\tunsigned long addr;\n\tstruct sdw_dpn_prop *dpn;\n\n\tprop->scp_int1_mask = SDW_SCP_INT1_BUS_CLASH | SDW_SCP_INT1_PARITY;\n\tprop->quirks = SDW_SLAVE_QUIRKS_INVALID_INITIAL_PARITY;\n\n\tprop->paging_support = true;\n\n\t \n\tprop->source_ports = 0x00;  \n\tprop->sink_ports = 0x2;  \n\n\t \n\tnval = hweight32(prop->sink_ports);\n\tprop->sink_dpn_prop = devm_kcalloc(&slave->dev, nval,\n\t\t\t\t\t\tsizeof(*prop->sink_dpn_prop),\n\t\t\t\t\t\tGFP_KERNEL);\n\tif (!prop->sink_dpn_prop)\n\t\treturn -ENOMEM;\n\n\ti = 0;\n\tdpn = prop->sink_dpn_prop;\n\taddr = prop->sink_ports;\n\tfor_each_set_bit(bit, &addr, 32) {\n\t\tdpn[i].num = bit;\n\t\tdpn[i].type = SDW_DPN_FULL;\n\t\tdpn[i].simple_ch_prep_sm = true;\n\t\tdpn[i].ch_prep_timeout = 10;\n\t\ti++;\n\t}\n\n\t \n\tprop->clk_stop_timeout = 20;\n\n\tdev_dbg(&slave->dev, \"%s\\n\", __func__);\n\n\treturn 0;\n}\n\nstatic void rt1308_apply_calib_params(struct rt1308_sdw_priv *rt1308)\n{\n\tunsigned int efuse_m_btl_l, efuse_m_btl_r, tmp;\n\tunsigned int efuse_c_btl_l, efuse_c_btl_r;\n\n\t \n\tregmap_write(rt1308->regmap, 0xc7f0, 0x04);\n\tregmap_write(rt1308->regmap, 0xc7f1, 0xfe);\n\tmsleep(100);\n\tregmap_write(rt1308->regmap, 0xc7f0, 0x44);\n\tmsleep(20);\n\tregmap_write(rt1308->regmap, 0xc240, 0x10);\n\n\tregmap_read(rt1308->regmap, 0xc861, &tmp);\n\tefuse_m_btl_l = tmp;\n\tregmap_read(rt1308->regmap, 0xc860, &tmp);\n\tefuse_m_btl_l = efuse_m_btl_l | (tmp << 8);\n\tregmap_read(rt1308->regmap, 0xc863, &tmp);\n\tefuse_c_btl_l = tmp;\n\tregmap_read(rt1308->regmap, 0xc862, &tmp);\n\tefuse_c_btl_l = efuse_c_btl_l | (tmp << 8);\n\tregmap_read(rt1308->regmap, 0xc871, &tmp);\n\tefuse_m_btl_r = tmp;\n\tregmap_read(rt1308->regmap, 0xc870, &tmp);\n\tefuse_m_btl_r = efuse_m_btl_r | (tmp << 8);\n\tregmap_read(rt1308->regmap, 0xc873, &tmp);\n\tefuse_c_btl_r = tmp;\n\tregmap_read(rt1308->regmap, 0xc872, &tmp);\n\tefuse_c_btl_r = efuse_c_btl_r | (tmp << 8);\n\tdev_dbg(&rt1308->sdw_slave->dev, \"%s m_btl_l=0x%x, m_btl_r=0x%x\\n\", __func__,\n\t\tefuse_m_btl_l, efuse_m_btl_r);\n\tdev_dbg(&rt1308->sdw_slave->dev, \"%s c_btl_l=0x%x, c_btl_r=0x%x\\n\", __func__,\n\t\tefuse_c_btl_l, efuse_c_btl_r);\n}\n\nstatic void rt1308_apply_bq_params(struct rt1308_sdw_priv *rt1308)\n{\n\tunsigned int i, reg, data;\n\n\tfor (i = 0; i < rt1308->bq_params_cnt; i += 3) {\n\t\treg = rt1308->bq_params[i] | (rt1308->bq_params[i + 1] << 8);\n\t\tdata = rt1308->bq_params[i + 2];\n\t\tregmap_write(rt1308->regmap, reg, data);\n\t}\n}\n\nstatic int rt1308_io_init(struct device *dev, struct sdw_slave *slave)\n{\n\tstruct rt1308_sdw_priv *rt1308 = dev_get_drvdata(dev);\n\tint ret = 0;\n\tunsigned int tmp, hibernation_flag;\n\n\tif (rt1308->hw_init)\n\t\treturn 0;\n\n\tregcache_cache_only(rt1308->regmap, false);\n\tif (rt1308->first_hw_init)\n\t\tregcache_cache_bypass(rt1308->regmap, true);\n\n\t \n\tif (!rt1308->first_hw_init)\n\t\t \n\t\tpm_runtime_set_active(&slave->dev);\n\n\tpm_runtime_get_noresume(&slave->dev);\n\n\tregmap_read(rt1308->regmap, 0xcf01, &hibernation_flag);\n\tif ((hibernation_flag != 0x00) && rt1308->first_hw_init)\n\t\tgoto _preset_ready_;\n\n\t \n\tregmap_write(rt1308->regmap, RT1308_SDW_RESET, 0);\n\n\tregmap_read(rt1308->regmap, 0xc710, &tmp);\n\trt1308->hw_ver = tmp;\n\tdev_dbg(dev, \"%s, hw_ver=0x%x\\n\", __func__, rt1308->hw_ver);\n\n\t \n\tregmap_write(rt1308->regmap, 0xc103, 0xc0);\n\tregmap_write(rt1308->regmap, 0xc030, 0x17);\n\tregmap_write(rt1308->regmap, 0xc031, 0x81);\n\tregmap_write(rt1308->regmap, 0xc032, 0x26);\n\tregmap_write(rt1308->regmap, 0xc040, 0x80);\n\tregmap_write(rt1308->regmap, 0xc041, 0x80);\n\tregmap_write(rt1308->regmap, 0xc042, 0x06);\n\tregmap_write(rt1308->regmap, 0xc052, 0x0a);\n\tregmap_write(rt1308->regmap, 0xc080, 0x0a);\n\tregmap_write(rt1308->regmap, 0xc060, 0x02);\n\tregmap_write(rt1308->regmap, 0xc061, 0x75);\n\tregmap_write(rt1308->regmap, 0xc062, 0x05);\n\tregmap_write(rt1308->regmap, 0xc171, 0x07);\n\tregmap_write(rt1308->regmap, 0xc173, 0x0d);\n\tif (rt1308->hw_ver == RT1308_VER_C) {\n\t\tregmap_write(rt1308->regmap, 0xc311, 0x7f);\n\t\tregmap_write(rt1308->regmap, 0xc300, 0x09);\n\t} else {\n\t\tregmap_write(rt1308->regmap, 0xc311, 0x4f);\n\t\tregmap_write(rt1308->regmap, 0xc300, 0x0b);\n\t}\n\tregmap_write(rt1308->regmap, 0xc900, 0x5a);\n\tregmap_write(rt1308->regmap, 0xc1a0, 0x84);\n\tregmap_write(rt1308->regmap, 0xc1a1, 0x01);\n\tregmap_write(rt1308->regmap, 0xc360, 0x78);\n\tregmap_write(rt1308->regmap, 0xc361, 0x87);\n\tregmap_write(rt1308->regmap, 0xc0a1, 0x71);\n\tregmap_write(rt1308->regmap, 0xc210, 0x00);\n\tregmap_write(rt1308->regmap, 0xc070, 0x00);\n\tregmap_write(rt1308->regmap, 0xc100, 0xd7);\n\tregmap_write(rt1308->regmap, 0xc101, 0xd7);\n\n\t \n\trt1308_apply_bq_params(rt1308);\n\n\tregmap_write(rt1308->regmap, 0xcf01, 0x01);\n\n_preset_ready_:\n\tif (rt1308->first_hw_init) {\n\t\tregcache_cache_bypass(rt1308->regmap, false);\n\t\tregcache_mark_dirty(rt1308->regmap);\n\t} else\n\t\trt1308->first_hw_init = true;\n\n\t \n\trt1308->hw_init = true;\n\n\tpm_runtime_mark_last_busy(&slave->dev);\n\tpm_runtime_put_autosuspend(&slave->dev);\n\n\tdev_dbg(&slave->dev, \"%s hw_init complete\\n\", __func__);\n\n\treturn ret;\n}\n\nstatic int rt1308_update_status(struct sdw_slave *slave,\n\t\t\t\t\tenum sdw_slave_status status)\n{\n\tstruct  rt1308_sdw_priv *rt1308 = dev_get_drvdata(&slave->dev);\n\n\tif (status == SDW_SLAVE_UNATTACHED)\n\t\trt1308->hw_init = false;\n\n\t \n\tif (rt1308->hw_init || status != SDW_SLAVE_ATTACHED)\n\t\treturn 0;\n\n\t \n\treturn rt1308_io_init(&slave->dev, slave);\n}\n\nstatic int rt1308_bus_config(struct sdw_slave *slave,\n\t\t\t\tstruct sdw_bus_params *params)\n{\n\tstruct rt1308_sdw_priv *rt1308 = dev_get_drvdata(&slave->dev);\n\tint ret;\n\n\tmemcpy(&rt1308->params, params, sizeof(*params));\n\n\tret = rt1308_clock_config(&slave->dev);\n\tif (ret < 0)\n\t\tdev_err(&slave->dev, \"Invalid clk config\");\n\n\treturn ret;\n}\n\nstatic int rt1308_interrupt_callback(struct sdw_slave *slave,\n\t\t\t\t\tstruct sdw_slave_intr_status *status)\n{\n\tdev_dbg(&slave->dev,\n\t\t\"%s control_port_stat=%x\", __func__, status->control_port);\n\n\treturn 0;\n}\n\nstatic int rt1308_classd_event(struct snd_soc_dapm_widget *w,\n\tstruct snd_kcontrol *kcontrol, int event)\n{\n\tstruct snd_soc_component *component =\n\t\tsnd_soc_dapm_to_component(w->dapm);\n\tstruct rt1308_sdw_priv *rt1308 =\n\t\tsnd_soc_component_get_drvdata(component);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_POST_PMU:\n\t\tmsleep(30);\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT1308_SDW_OFFSET | (RT1308_POWER_STATUS << 4),\n\t\t\t0x3,\t0x3);\n\t\tmsleep(40);\n\t\trt1308_apply_calib_params(rt1308);\n\t\tbreak;\n\tcase SND_SOC_DAPM_PRE_PMD:\n\t\tsnd_soc_component_update_bits(component,\n\t\t\tRT1308_SDW_OFFSET | (RT1308_POWER_STATUS << 4),\n\t\t\t0x3, 0);\n\t\tusleep_range(150000, 200000);\n\t\tbreak;\n\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic const char * const rt1308_rx_data_ch_select[] = {\n\t\"LR\",\n\t\"LL\",\n\t\"RL\",\n\t\"RR\",\n};\n\nstatic SOC_ENUM_SINGLE_DECL(rt1308_rx_data_ch_enum,\n\tRT1308_SDW_OFFSET | (RT1308_DATA_PATH << 4), 0,\n\trt1308_rx_data_ch_select);\n\nstatic const struct snd_kcontrol_new rt1308_snd_controls[] = {\n\n\t \n\tSOC_ENUM(\"RX Channel Select\", rt1308_rx_data_ch_enum),\n};\n\nstatic const struct snd_kcontrol_new rt1308_sto_dac_l =\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Switch\",\n\t\tRT1308_SDW_OFFSET_BYTE3 | (RT1308_DAC_SET << 4),\n\t\tRT1308_DVOL_MUTE_L_EN_SFT, 1, 1);\n\nstatic const struct snd_kcontrol_new rt1308_sto_dac_r =\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"Switch\",\n\t\tRT1308_SDW_OFFSET_BYTE3 | (RT1308_DAC_SET << 4),\n\t\tRT1308_DVOL_MUTE_R_EN_SFT, 1, 1);\n\nstatic const struct snd_soc_dapm_widget rt1308_dapm_widgets[] = {\n\t \n\tSND_SOC_DAPM_AIF_IN(\"AIF1RX\", \"DP1 Playback\", 0, SND_SOC_NOPM, 0, 0),\n\n\t \n\tSND_SOC_DAPM_SUPPLY(\"MBIAS20U\",\n\t\tRT1308_SDW_OFFSET | (RT1308_POWER << 4),\t7, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ALDO\",\n\t\tRT1308_SDW_OFFSET | (RT1308_POWER << 4),\t6, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DBG\",\n\t\tRT1308_SDW_OFFSET | (RT1308_POWER << 4),\t5, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DACL\",\n\t\tRT1308_SDW_OFFSET | (RT1308_POWER << 4),\t4, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"CLK25M\",\n\t\tRT1308_SDW_OFFSET | (RT1308_POWER << 4),\t2, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC_R\",\n\t\tRT1308_SDW_OFFSET | (RT1308_POWER << 4),\t1, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"ADC_L\",\n\t\tRT1308_SDW_OFFSET | (RT1308_POWER << 4),\t0, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"DAC Power\",\n\t\tRT1308_SDW_OFFSET | (RT1308_POWER << 4),\t3, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"DLDO\",\n\t\tRT1308_SDW_OFFSET_BYTE1 | (RT1308_POWER << 4),\t5, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"VREF\",\n\t\tRT1308_SDW_OFFSET_BYTE1 | (RT1308_POWER << 4),\t4, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MIXER_R\",\n\t\tRT1308_SDW_OFFSET_BYTE1 | (RT1308_POWER << 4),\t2, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MIXER_L\",\n\t\tRT1308_SDW_OFFSET_BYTE1 | (RT1308_POWER << 4),\t1, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"MBIAS4U\",\n\t\tRT1308_SDW_OFFSET_BYTE1 | (RT1308_POWER << 4),\t0, 0, NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY(\"PLL2_LDO\",\n\t\tRT1308_SDW_OFFSET_BYTE2 | (RT1308_POWER << 4), 4, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"PLL2B\",\n\t\tRT1308_SDW_OFFSET_BYTE2 | (RT1308_POWER << 4), 3, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"PLL2F\",\n\t\tRT1308_SDW_OFFSET_BYTE2 | (RT1308_POWER << 4), 2, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"PLL2F2\",\n\t\tRT1308_SDW_OFFSET_BYTE2 | (RT1308_POWER << 4), 1, 0, NULL, 0),\n\tSND_SOC_DAPM_SUPPLY(\"PLL2B2\",\n\t\tRT1308_SDW_OFFSET_BYTE2 | (RT1308_POWER << 4), 0, 0, NULL, 0),\n\n\t \n\tSND_SOC_DAPM_DAC(\"DAC\", NULL, SND_SOC_NOPM, 0, 0),\n\tSND_SOC_DAPM_SWITCH(\"DAC L\", SND_SOC_NOPM, 0, 0, &rt1308_sto_dac_l),\n\tSND_SOC_DAPM_SWITCH(\"DAC R\", SND_SOC_NOPM, 0, 0, &rt1308_sto_dac_r),\n\n\t \n\tSND_SOC_DAPM_PGA_E(\"CLASS D\", SND_SOC_NOPM, 0, 0, NULL, 0,\n\t\trt1308_classd_event,\n\t\tSND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMU),\n\tSND_SOC_DAPM_OUTPUT(\"SPOL\"),\n\tSND_SOC_DAPM_OUTPUT(\"SPOR\"),\n};\n\nstatic const struct snd_soc_dapm_route rt1308_dapm_routes[] = {\n\n\t{ \"DAC\", NULL, \"AIF1RX\" },\n\n\t{ \"DAC\", NULL, \"MBIAS20U\" },\n\t{ \"DAC\", NULL, \"ALDO\" },\n\t{ \"DAC\", NULL, \"DBG\" },\n\t{ \"DAC\", NULL, \"DACL\" },\n\t{ \"DAC\", NULL, \"CLK25M\" },\n\t{ \"DAC\", NULL, \"ADC_R\" },\n\t{ \"DAC\", NULL, \"ADC_L\" },\n\t{ \"DAC\", NULL, \"DLDO\" },\n\t{ \"DAC\", NULL, \"VREF\" },\n\t{ \"DAC\", NULL, \"MIXER_R\" },\n\t{ \"DAC\", NULL, \"MIXER_L\" },\n\t{ \"DAC\", NULL, \"MBIAS4U\" },\n\t{ \"DAC\", NULL, \"PLL2_LDO\" },\n\t{ \"DAC\", NULL, \"PLL2B\" },\n\t{ \"DAC\", NULL, \"PLL2F\" },\n\t{ \"DAC\", NULL, \"PLL2F2\" },\n\t{ \"DAC\", NULL, \"PLL2B2\" },\n\n\t{ \"DAC L\", \"Switch\", \"DAC\" },\n\t{ \"DAC R\", \"Switch\", \"DAC\" },\n\t{ \"DAC L\", NULL, \"DAC Power\" },\n\t{ \"DAC R\", NULL, \"DAC Power\" },\n\n\t{ \"CLASS D\", NULL, \"DAC L\" },\n\t{ \"CLASS D\", NULL, \"DAC R\" },\n\t{ \"SPOL\", NULL, \"CLASS D\" },\n\t{ \"SPOR\", NULL, \"CLASS D\" },\n};\n\nstatic int rt1308_set_sdw_stream(struct snd_soc_dai *dai, void *sdw_stream,\n\t\t\t\tint direction)\n{\n\tsnd_soc_dai_dma_data_set(dai, direction, sdw_stream);\n\n\treturn 0;\n}\n\nstatic void rt1308_sdw_shutdown(struct snd_pcm_substream *substream,\n\t\t\t\tstruct snd_soc_dai *dai)\n{\n\tsnd_soc_dai_set_dma_data(dai, substream, NULL);\n}\n\nstatic int rt1308_sdw_set_tdm_slot(struct snd_soc_dai *dai,\n\t\t\t\t   unsigned int tx_mask,\n\t\t\t\t   unsigned int rx_mask,\n\t\t\t\t   int slots, int slot_width)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt1308_sdw_priv *rt1308 =\n\t\tsnd_soc_component_get_drvdata(component);\n\n\tif (tx_mask)\n\t\treturn -EINVAL;\n\n\tif (slots > 2)\n\t\treturn -EINVAL;\n\n\trt1308->rx_mask = rx_mask;\n\trt1308->slots = slots;\n\t \n\n\treturn 0;\n}\n\nstatic int rt1308_sdw_hw_params(struct snd_pcm_substream *substream,\n\tstruct snd_pcm_hw_params *params, struct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt1308_sdw_priv *rt1308 =\n\t\tsnd_soc_component_get_drvdata(component);\n\tstruct sdw_stream_config stream_config = {0};\n\tstruct sdw_port_config port_config = {0};\n\tstruct sdw_stream_runtime *sdw_stream;\n\tint retval;\n\n\tdev_dbg(dai->dev, \"%s %s\", __func__, dai->name);\n\tsdw_stream = snd_soc_dai_get_dma_data(dai, substream);\n\n\tif (!sdw_stream)\n\t\treturn -EINVAL;\n\n\tif (!rt1308->sdw_slave)\n\t\treturn -EINVAL;\n\n\t \n\tsnd_sdw_params_to_config(substream, params, &stream_config, &port_config);\n\n\t \n\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK)\n\t\tport_config.num = 1;\n\telse\n\t\treturn -EINVAL;\n\n\tif (rt1308->slots) {\n\t\tstream_config.ch_count = rt1308->slots;\n\t\tport_config.ch_mask = rt1308->rx_mask;\n\t}\n\n\tretval = sdw_stream_add_slave(rt1308->sdw_slave, &stream_config,\n\t\t\t\t&port_config, 1, sdw_stream);\n\tif (retval) {\n\t\tdev_err(dai->dev, \"Unable to configure port\\n\");\n\t\treturn retval;\n\t}\n\n\treturn retval;\n}\n\nstatic int rt1308_sdw_pcm_hw_free(struct snd_pcm_substream *substream,\n\t\t\t\tstruct snd_soc_dai *dai)\n{\n\tstruct snd_soc_component *component = dai->component;\n\tstruct rt1308_sdw_priv *rt1308 =\n\t\tsnd_soc_component_get_drvdata(component);\n\tstruct sdw_stream_runtime *sdw_stream =\n\t\tsnd_soc_dai_get_dma_data(dai, substream);\n\n\tif (!rt1308->sdw_slave)\n\t\treturn -EINVAL;\n\n\tsdw_stream_remove_slave(rt1308->sdw_slave, sdw_stream);\n\treturn 0;\n}\n\n \nstatic const struct sdw_slave_ops rt1308_slave_ops = {\n\t.read_prop = rt1308_read_prop,\n\t.interrupt_callback = rt1308_interrupt_callback,\n\t.update_status = rt1308_update_status,\n\t.bus_config = rt1308_bus_config,\n};\n\nstatic int rt1308_sdw_parse_dt(struct rt1308_sdw_priv *rt1308, struct device *dev)\n{\n\tint ret = 0;\n\n\tdevice_property_read_u32(dev, \"realtek,bq-params-cnt\", &rt1308->bq_params_cnt);\n\tif (rt1308->bq_params_cnt) {\n\t\trt1308->bq_params = devm_kzalloc(dev, rt1308->bq_params_cnt, GFP_KERNEL);\n\t\tif (!rt1308->bq_params) {\n\t\t\tdev_err(dev, \"Could not allocate bq_params memory\\n\");\n\t\t\tret = -ENOMEM;\n\t\t} else {\n\t\t\tret = device_property_read_u8_array(dev, \"realtek,bq-params\", rt1308->bq_params, rt1308->bq_params_cnt);\n\t\t\tif (ret < 0)\n\t\t\t\tdev_err(dev, \"Could not read list of realtek,bq-params\\n\");\n\t\t}\n\t}\n\n\tdev_dbg(dev, \"bq_params_cnt=%d\\n\", rt1308->bq_params_cnt);\n\treturn ret;\n}\n\nstatic int rt1308_sdw_component_probe(struct snd_soc_component *component)\n{\n\tstruct rt1308_sdw_priv *rt1308 = snd_soc_component_get_drvdata(component);\n\tint ret;\n\n\trt1308->component = component;\n\trt1308_sdw_parse_dt(rt1308, &rt1308->sdw_slave->dev);\n\n\tif (!rt1308->first_hw_init)\n\t\treturn 0;\n\n\tret = pm_runtime_resume(component->dev);\n\tif (ret < 0 && ret != -EACCES)\n\t\treturn ret;\n\n\t \n\trt1308_apply_bq_params(rt1308);\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_component_driver soc_component_sdw_rt1308 = {\n\t.probe = rt1308_sdw_component_probe,\n\t.controls = rt1308_snd_controls,\n\t.num_controls = ARRAY_SIZE(rt1308_snd_controls),\n\t.dapm_widgets = rt1308_dapm_widgets,\n\t.num_dapm_widgets = ARRAY_SIZE(rt1308_dapm_widgets),\n\t.dapm_routes = rt1308_dapm_routes,\n\t.num_dapm_routes = ARRAY_SIZE(rt1308_dapm_routes),\n\t.endianness = 1,\n};\n\nstatic const struct snd_soc_dai_ops rt1308_aif_dai_ops = {\n\t.hw_params = rt1308_sdw_hw_params,\n\t.hw_free\t= rt1308_sdw_pcm_hw_free,\n\t.set_stream\t= rt1308_set_sdw_stream,\n\t.shutdown\t= rt1308_sdw_shutdown,\n\t.set_tdm_slot\t= rt1308_sdw_set_tdm_slot,\n};\n\n#define RT1308_STEREO_RATES SNDRV_PCM_RATE_48000\n#define RT1308_FORMATS (SNDRV_PCM_FMTBIT_S8 | \\\n\t\t\tSNDRV_PCM_FMTBIT_S20_3LE | SNDRV_PCM_FMTBIT_S16_LE | \\\n\t\t\tSNDRV_PCM_FMTBIT_S24_LE)\n\nstatic struct snd_soc_dai_driver rt1308_sdw_dai[] = {\n\t{\n\t\t.name = \"rt1308-aif\",\n\t\t.playback = {\n\t\t\t.stream_name = \"DP1 Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = RT1308_STEREO_RATES,\n\t\t\t.formats = RT1308_FORMATS,\n\t\t},\n\t\t.ops = &rt1308_aif_dai_ops,\n\t},\n};\n\nstatic int rt1308_sdw_init(struct device *dev, struct regmap *regmap,\n\t\t\t\tstruct sdw_slave *slave)\n{\n\tstruct rt1308_sdw_priv *rt1308;\n\tint ret;\n\n\trt1308 = devm_kzalloc(dev, sizeof(*rt1308), GFP_KERNEL);\n\tif (!rt1308)\n\t\treturn -ENOMEM;\n\n\tdev_set_drvdata(dev, rt1308);\n\trt1308->sdw_slave = slave;\n\trt1308->regmap = regmap;\n\n\tregcache_cache_only(rt1308->regmap, true);\n\n\t \n\trt1308->hw_init = false;\n\trt1308->first_hw_init = false;\n\n\tret =  devm_snd_soc_register_component(dev,\n\t\t\t\t&soc_component_sdw_rt1308,\n\t\t\t\trt1308_sdw_dai,\n\t\t\t\tARRAY_SIZE(rt1308_sdw_dai));\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tpm_runtime_set_autosuspend_delay(dev, 3000);\n\tpm_runtime_use_autosuspend(dev);\n\n\t \n\tpm_runtime_mark_last_busy(dev);\n\n\tpm_runtime_enable(dev);\n\n\t \n\n\tdev_dbg(dev, \"%s\\n\", __func__);\n\n\treturn 0;\n}\n\nstatic int rt1308_sdw_probe(struct sdw_slave *slave,\n\t\t\t\tconst struct sdw_device_id *id)\n{\n\tstruct regmap *regmap;\n\n\t \n\tregmap = devm_regmap_init_sdw(slave, &rt1308_sdw_regmap);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\treturn rt1308_sdw_init(&slave->dev, regmap, slave);\n}\n\nstatic int rt1308_sdw_remove(struct sdw_slave *slave)\n{\n\tpm_runtime_disable(&slave->dev);\n\n\treturn 0;\n}\n\nstatic const struct sdw_device_id rt1308_id[] = {\n\tSDW_SLAVE_ENTRY_EXT(0x025d, 0x1308, 0x2, 0, 0),\n\t{},\n};\nMODULE_DEVICE_TABLE(sdw, rt1308_id);\n\nstatic int __maybe_unused rt1308_dev_suspend(struct device *dev)\n{\n\tstruct rt1308_sdw_priv *rt1308 = dev_get_drvdata(dev);\n\n\tif (!rt1308->hw_init)\n\t\treturn 0;\n\n\tregcache_cache_only(rt1308->regmap, true);\n\n\treturn 0;\n}\n\n#define RT1308_PROBE_TIMEOUT 5000\n\nstatic int __maybe_unused rt1308_dev_resume(struct device *dev)\n{\n\tstruct sdw_slave *slave = dev_to_sdw_dev(dev);\n\tstruct rt1308_sdw_priv *rt1308 = dev_get_drvdata(dev);\n\tunsigned long time;\n\n\tif (!rt1308->first_hw_init)\n\t\treturn 0;\n\n\tif (!slave->unattach_request)\n\t\tgoto regmap_sync;\n\n\ttime = wait_for_completion_timeout(&slave->initialization_complete,\n\t\t\t\tmsecs_to_jiffies(RT1308_PROBE_TIMEOUT));\n\tif (!time) {\n\t\tdev_err(&slave->dev, \"Initialization not complete, timed out\\n\");\n\t\tsdw_show_ping_status(slave->bus, true);\n\n\t\treturn -ETIMEDOUT;\n\t}\n\nregmap_sync:\n\tslave->unattach_request = 0;\n\tregcache_cache_only(rt1308->regmap, false);\n\tregcache_sync_region(rt1308->regmap, 0xc000, 0xcfff);\n\n\treturn 0;\n}\n\nstatic const struct dev_pm_ops rt1308_pm = {\n\tSET_SYSTEM_SLEEP_PM_OPS(rt1308_dev_suspend, rt1308_dev_resume)\n\tSET_RUNTIME_PM_OPS(rt1308_dev_suspend, rt1308_dev_resume, NULL)\n};\n\nstatic struct sdw_driver rt1308_sdw_driver = {\n\t.driver = {\n\t\t.name = \"rt1308\",\n\t\t.owner = THIS_MODULE,\n\t\t.pm = &rt1308_pm,\n\t},\n\t.probe = rt1308_sdw_probe,\n\t.remove = rt1308_sdw_remove,\n\t.ops = &rt1308_slave_ops,\n\t.id_table = rt1308_id,\n};\nmodule_sdw_driver(rt1308_sdw_driver);\n\nMODULE_DESCRIPTION(\"ASoC RT1308 driver SDW\");\nMODULE_AUTHOR(\"Shuming Fan <shumingf@realtek.com>\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}