Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Sep 29 14:18:55 2025
| Host         : tlf43.see.ed.ac.uk running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file counter_timing_summary_routed.rpt -rpx counter_timing_summary_routed.rpx
| Design       : counter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.620        0.000                      0                   43        0.278        0.000                      0                   43        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.620        0.000                      0                   43        0.278        0.000                      0                   43        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.278ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 Bit_27_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 1.058ns (24.307%)  route 3.295ns (75.693%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Bit_27_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Bit_27_counter_reg[15]/Q
                         net (fo=5, routed)           0.958     6.565    Bit_27_counter_reg_n_0_[15]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  Bit_27_counter[26]_i_7/O
                         net (fo=2, routed)           0.807     7.497    Bit_27_counter[26]_i_7_n_0
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     7.649 r  Bit_27_counter[26]_i_2/O
                         net (fo=26, routed)          1.529     9.178    Bit_27_counter[26]_i_2_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I4_O)        0.326     9.504 r  Bit_27_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.504    p_0_in[3]
    SLICE_X4Y11          FDRE                                         r  Bit_27_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  Bit_27_counter_reg[3]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)        0.031    15.124    Bit_27_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.504    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 Bit_27_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 2.190ns (51.954%)  route 2.025ns (48.046%))
  Logic Levels:           8  (CARRY4=6 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  Bit_27_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  Bit_27_counter_reg[5]/Q
                         net (fo=4, routed)           1.049     6.656    Bit_27_counter_reg_n_0_[5]
    SLICE_X2Y12          LUT1 (Prop_lut1_I0_O)        0.124     6.780 r  Bit_27_counter[8]_i_7/O
                         net (fo=1, routed)           0.000     6.780    Bit_27_counter[8]_i_7_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.293 r  Bit_27_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.293    Bit_27_counter_reg[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.410 r  Bit_27_counter_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.410    Bit_27_counter_reg[12]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.527 r  Bit_27_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    Bit_27_counter_reg[16]_i_2_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.644 r  Bit_27_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.644    Bit_27_counter_reg[20]_i_2_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.761 r  Bit_27_counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.761    Bit_27_counter_reg[24]_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.084 r  Bit_27_counter_reg[26]_i_3/O[1]
                         net (fo=1, routed)           0.976     9.061    Bit_27_counter_reg[26]_i_3_n_6
    SLICE_X4Y17          LUT6 (Prop_lut6_I1_O)        0.306     9.367 r  Bit_27_counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.367    p_0_in[26]
    SLICE_X4Y17          FDRE                                         r  Bit_27_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  Bit_27_counter_reg[26]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_D)        0.031    15.119    Bit_27_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.844ns  (required time - arrival time)
  Source:                 Bit_27_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.064ns (25.746%)  route 3.069ns (74.254%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.626     5.147    CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  Bit_27_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Bit_27_counter_reg[26]/Q
                         net (fo=6, routed)           0.831     6.434    Bit_27_counter_reg_n_0_[26]
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152     6.586 r  Bit_27_counter[26]_i_16/O
                         net (fo=1, routed)           0.669     7.255    Bit_27_counter[26]_i_16_n_0
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.332     7.587 r  Bit_27_counter[26]_i_6/O
                         net (fo=26, routed)          1.569     9.156    Bit_27_counter[26]_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.280 r  Bit_27_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.280    p_0_in[2]
    SLICE_X4Y11          FDRE                                         r  Bit_27_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  Bit_27_counter_reg[2]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)        0.031    15.124    Bit_27_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  5.844    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 Bit_27_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.058ns (25.677%)  route 3.062ns (74.323%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Bit_27_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Bit_27_counter_reg[15]/Q
                         net (fo=5, routed)           0.958     6.565    Bit_27_counter_reg_n_0_[15]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  Bit_27_counter[26]_i_7/O
                         net (fo=2, routed)           0.807     7.497    Bit_27_counter[26]_i_7_n_0
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     7.649 r  Bit_27_counter[26]_i_2/O
                         net (fo=26, routed)          1.297     8.946    Bit_27_counter[26]_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I4_O)        0.326     9.272 r  Bit_27_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.272    p_0_in[10]
    SLICE_X4Y13          FDRE                                         r  Bit_27_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  Bit_27_counter_reg[10]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.029    15.120    Bit_27_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.857ns  (required time - arrival time)
  Source:                 Bit_27_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.058ns (25.722%)  route 3.055ns (74.278%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Bit_27_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Bit_27_counter_reg[15]/Q
                         net (fo=5, routed)           0.958     6.565    Bit_27_counter_reg_n_0_[15]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  Bit_27_counter[26]_i_7/O
                         net (fo=2, routed)           0.807     7.497    Bit_27_counter[26]_i_7_n_0
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     7.649 r  Bit_27_counter[26]_i_2/O
                         net (fo=26, routed)          1.290     8.939    Bit_27_counter[26]_i_2_n_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I4_O)        0.326     9.265 r  Bit_27_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.265    p_0_in[11]
    SLICE_X4Y13          FDRE                                         r  Bit_27_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.512    14.853    CLK_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  Bit_27_counter_reg[11]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X4Y13          FDRE (Setup_fdre_C_D)        0.031    15.122    Bit_27_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.857    

Slack (MET) :             5.862ns  (required time - arrival time)
  Source:                 Bit_27_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 1.064ns (25.871%)  route 3.049ns (74.129%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.626     5.147    CLK_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  Bit_27_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.456     5.603 f  Bit_27_counter_reg[26]/Q
                         net (fo=6, routed)           0.831     6.434    Bit_27_counter_reg_n_0_[26]
    SLICE_X5Y16          LUT5 (Prop_lut5_I4_O)        0.152     6.586 r  Bit_27_counter[26]_i_16/O
                         net (fo=1, routed)           0.669     7.255    Bit_27_counter[26]_i_16_n_0
    SLICE_X5Y16          LUT3 (Prop_lut3_I1_O)        0.332     7.587 r  Bit_27_counter[26]_i_6/O
                         net (fo=26, routed)          1.549     9.136    Bit_27_counter[26]_i_6_n_0
    SLICE_X4Y11          LUT6 (Prop_lut6_I1_O)        0.124     9.260 r  Bit_27_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.260    p_0_in[1]
    SLICE_X4Y11          FDRE                                         r  Bit_27_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.514    14.855    CLK_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  Bit_27_counter_reg[1]/C
                         clock pessimism              0.273    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X4Y11          FDRE (Setup_fdre_C_D)        0.029    15.122    Bit_27_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.862    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 Bit_27_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 2.073ns (50.583%)  route 2.025ns (49.417%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  Bit_27_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  Bit_27_counter_reg[5]/Q
                         net (fo=4, routed)           1.049     6.656    Bit_27_counter_reg_n_0_[5]
    SLICE_X2Y12          LUT1 (Prop_lut1_I0_O)        0.124     6.780 r  Bit_27_counter[8]_i_7/O
                         net (fo=1, routed)           0.000     6.780    Bit_27_counter[8]_i_7_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.293 r  Bit_27_counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.293    Bit_27_counter_reg[8]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.410 r  Bit_27_counter_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.410    Bit_27_counter_reg[12]_i_3_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.527 r  Bit_27_counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.527    Bit_27_counter_reg[16]_i_2_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.644 r  Bit_27_counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.644    Bit_27_counter_reg[20]_i_2_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.967 r  Bit_27_counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.976     8.944    Bit_27_counter_reg[24]_i_2_n_6
    SLICE_X4Y16          LUT6 (Prop_lut6_I1_O)        0.306     9.250 r  Bit_27_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.250    p_0_in[22]
    SLICE_X4Y16          FDRE                                         r  Bit_27_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.510    14.851    CLK_IBUF_BUFG
    SLICE_X4Y16          FDRE                                         r  Bit_27_counter_reg[22]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X4Y16          FDRE (Setup_fdre_C_D)        0.031    15.120    Bit_27_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 Bit_27_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 1.058ns (25.880%)  route 3.030ns (74.120%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Bit_27_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 f  Bit_27_counter_reg[15]/Q
                         net (fo=5, routed)           0.958     6.565    Bit_27_counter_reg_n_0_[15]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.689 f  Bit_27_counter[26]_i_7/O
                         net (fo=2, routed)           0.807     7.497    Bit_27_counter[26]_i_7_n_0
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     7.649 f  Bit_27_counter[26]_i_2/O
                         net (fo=26, routed)          1.265     8.913    Bit_27_counter[26]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I0_O)        0.326     9.239 r  Bit_27_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.239    p_0_in[8]
    SLICE_X4Y12          FDRE                                         r  Bit_27_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    14.854    CLK_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Bit_27_counter_reg[8]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.031    15.123    Bit_27_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 Bit_27_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.058ns (26.156%)  route 2.987ns (73.844%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Bit_27_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Bit_27_counter_reg[15]/Q
                         net (fo=5, routed)           0.958     6.565    Bit_27_counter_reg_n_0_[15]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  Bit_27_counter[26]_i_7/O
                         net (fo=2, routed)           0.807     7.497    Bit_27_counter[26]_i_7_n_0
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     7.649 r  Bit_27_counter[26]_i_2/O
                         net (fo=26, routed)          1.222     8.870    Bit_27_counter[26]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.326     9.196 r  Bit_27_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.196    p_0_in[7]
    SLICE_X4Y12          FDRE                                         r  Bit_27_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    14.854    CLK_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Bit_27_counter_reg[7]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.031    15.123    Bit_27_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 Bit_27_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.058ns (26.182%)  route 2.983ns (73.818%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.630     5.151    CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Bit_27_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  Bit_27_counter_reg[15]/Q
                         net (fo=5, routed)           0.958     6.565    Bit_27_counter_reg_n_0_[15]
    SLICE_X5Y15          LUT6 (Prop_lut6_I2_O)        0.124     6.689 r  Bit_27_counter[26]_i_7/O
                         net (fo=2, routed)           0.807     7.497    Bit_27_counter[26]_i_7_n_0
    SLICE_X5Y16          LUT3 (Prop_lut3_I0_O)        0.152     7.649 r  Bit_27_counter[26]_i_2/O
                         net (fo=26, routed)          1.218     8.866    Bit_27_counter[26]_i_2_n_0
    SLICE_X4Y12          LUT6 (Prop_lut6_I4_O)        0.326     9.192 r  Bit_27_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.192    p_0_in[6]
    SLICE_X4Y12          FDRE                                         r  Bit_27_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.513    14.854    CLK_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Bit_27_counter_reg[6]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X4Y12          FDRE (Setup_fdre_C_D)        0.029    15.121    Bit_27_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  Value_reg[0]/Q
                         net (fo=3, routed)           0.183     1.798    OUT_OBUF[0]
    SLICE_X1Y14          LUT1 (Prop_lut1_I0_O)        0.045     1.843 r  Value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    Value[0]_i_1_n_0
    SLICE_X1Y14          FDRE                                         r  Value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     1.988    CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Value_reg[0]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.091     1.565    Value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 Bit_27_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.186ns (42.648%)  route 0.250ns (57.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X4Y12          FDRE                                         r  Bit_27_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Bit_27_counter_reg[8]/Q
                         net (fo=7, routed)           0.250     1.864    Bit_27_counter_reg_n_0_[8]
    SLICE_X5Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.909 r  Bit_27_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.909    p_0_in[0]
    SLICE_X5Y14          FDRE                                         r  Bit_27_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  Bit_27_counter_reg[0]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.092     1.579    Bit_27_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 Value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.265ns (57.251%)  route 0.198ns (42.749%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Value_reg[4]/Q
                         net (fo=4, routed)           0.198     1.812    OUT_OBUF[4]
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.936 r  Value_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.936    Value_reg[7]_i_2_n_6
    SLICE_X0Y17          FDRE                                         r  Value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.985    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Value_reg[6]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.591    Value_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 Value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.256ns (53.577%)  route 0.222ns (46.423%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Value_reg[4]/Q
                         net (fo=4, routed)           0.222     1.836    OUT_OBUF[4]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.045     1.881 r  Value[7]_i_5/O
                         net (fo=1, routed)           0.000     1.881    Value[7]_i_5_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.951 r  Value_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.951    Value_reg[7]_i_2_n_7
    SLICE_X0Y17          FDRE                                         r  Value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.985    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Value_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.591    Value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 Value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.268ns (56.776%)  route 0.204ns (43.224%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Value_reg[2]/Q
                         net (fo=4, routed)           0.204     1.818    OUT_OBUF[2]
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.945 r  Value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.945    Value_reg[4]_i_1_n_4
    SLICE_X0Y16          FDRE                                         r  Value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Value_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    Value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.288ns (59.112%)  route 0.199ns (40.888%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Value_reg[0]/Q
                         net (fo=3, routed)           0.199     1.814    OUT_OBUF[0]
    SLICE_X0Y16          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.961 r  Value_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    Value_reg[4]_i_1_n_7
    SLICE_X0Y16          FDRE                                         r  Value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Value_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.592    Value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 Value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Value_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.298ns (60.096%)  route 0.198ns (39.904%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Value_reg[4]/Q
                         net (fo=4, routed)           0.198     1.812    OUT_OBUF[4]
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     1.969 r  Value_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.969    Value_reg[7]_i_2_n_5
    SLICE_X0Y17          FDRE                                         r  Value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.985    CLK_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  Value_reg[7]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.105     1.591    Value_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 Value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.308ns (60.724%)  route 0.199ns (39.276%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.474    CLK_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Value_reg[0]/Q
                         net (fo=3, routed)           0.199     1.814    OUT_OBUF[0]
    SLICE_X0Y16          CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167     1.981 r  Value_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.981    Value_reg[4]_i_1_n_5
    SLICE_X0Y16          FDRE                                         r  Value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Value_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.592    Value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 Value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.251ns (50.336%)  route 0.248ns (49.664%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.473    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Value_reg[2]/Q
                         net (fo=4, routed)           0.248     1.862    OUT_OBUF[2]
    SLICE_X0Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.907 r  Value[4]_i_5/O
                         net (fo=1, routed)           0.000     1.907    Value[4]_i_5_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.972 r  Value_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    Value_reg[4]_i_1_n_6
    SLICE_X0Y16          FDRE                                         r  Value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  Value_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    Value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 Bit_27_counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bit_27_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.231ns (38.739%)  route 0.365ns (61.261%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  Bit_27_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Bit_27_counter_reg[17]/Q
                         net (fo=5, routed)           0.209     1.822    Bit_27_counter_reg_n_0_[17]
    SLICE_X4Y14          LUT5 (Prop_lut5_I3_O)        0.045     1.867 r  Bit_27_counter[26]_i_5/O
                         net (fo=27, routed)          0.156     2.023    Bit_27_counter[26]_i_5_n_0
    SLICE_X4Y14          LUT6 (Prop_lut6_I3_O)        0.045     2.068 r  Bit_27_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.068    p_0_in[16]
    SLICE_X4Y14          FDRE                                         r  Bit_27_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    CLK_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  Bit_27_counter_reg[16]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.092     1.579    Bit_27_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.489    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    Bit_27_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    Bit_27_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    Bit_27_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y13    Bit_27_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    Bit_27_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    Bit_27_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y14    Bit_27_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y14    Bit_27_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y15    Bit_27_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    Bit_27_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    Bit_27_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    Bit_27_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y11    Bit_27_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    Bit_27_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    Bit_27_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    Bit_27_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y14    Value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Value_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y16    Value_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    Bit_27_counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    Bit_27_counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    Bit_27_counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y16    Bit_27_counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y14    Bit_27_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    Bit_27_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    Bit_27_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y13    Bit_27_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    Bit_27_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y14    Bit_27_counter_reg[14]/C



