// Seed: 1221105400
module module_0;
  assign id_1 = 1;
  task id_2;
    begin : LABEL_0
      if (1'b0) begin : LABEL_0
        id_1 = new[id_2];
      end else id_1 = 1;
    end
  endtask
  assign module_2.id_9 = 0;
  int  id_3;
  wire id_4;
  wire id_5 = id_3;
endmodule
module module_1 ();
  tri id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input logic id_0,
    input logic id_1,
    input uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    output logic id_8,
    output logic id_9,
    output logic id_10,
    input tri0 id_11
);
  always @(posedge (1)) begin : LABEL_0
    wait (~id_2);
    id_10 = id_1;
    $display(1);
    id_10 <= id_1 - id_11;
    id_8  <= id_0;
    if (id_8++) id_10 <= #1 1;
  end
  logic id_13;
  module_0 modCall_1 ();
  always id_9 <= 1;
  assign id_8 = id_13;
  generate
    wire id_14, id_15;
  endgenerate
endmodule
