// Seed: 1430880277
module module_0;
  logic id_1;
  ;
  wire id_2;
endmodule
program module_1 #(
    parameter id_1 = 32'd89
) (
    _id_1,
    id_2,
    id_3
);
  output logic [7:0] id_3;
  inout wire id_2;
  input wire _id_1;
  wire [1  &  1  <  1 : id_1] id_4;
  module_0 modCall_1 ();
  wire id_5;
  assign id_3 = id_2;
  assign id_3["" : 1'b0] = -1;
endprogram
module module_2 #(
    parameter id_4 = 32'd99
) (
    output supply0 id_0,
    output supply1 id_1,
    output wor id_2,
    input wor id_3,
    input uwire _id_4,
    input wor id_5,
    output tri1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    output wor id_9,
    output wand id_10,
    output wor id_11
);
  assign id_9 = 1;
  assign id_2 = id_8;
  wire [id_4  +  -1 : -1] id_13;
  module_0 modCall_1 ();
  assign id_11 = id_13;
endmodule
