# ğŸ›’ FSM-Based Vending Machine Controller (Verilog)

## ğŸ“Œ Overview

This project implements a **Finite State Machine (FSM)-based vending machine controller** using Verilog HDL. The system is designed to simulate a coin-operated vending machine that accepts coins of multiple denominations and dispenses an item once a threshold is reached. It demonstrates a practical application of digital design principles, sequential logic, and FSM architecture.

> ğŸ’¡ Designed and simulated as part of digital systems coursework at **NIT Rourkela** to reinforce concepts of modular Verilog design, state transition logic, and test-driven verification.

---

## âš™ï¸ Features

- Accepts coins of denomination **1, 2, and 5 units**
- Dispenses item once balance â‰¥ **7 units**
- Includes a **cancel input** to reset the balance
- **Mealy-style FSM**: Outputs depend on current state and input
- Fully verified using testbench and waveform simulation
- Cleanly modular and scalable Verilog code structure

---

## ğŸ§  FSM Design

### ğŸ”„ FSM States:

| State      | Description                                      |
|------------|--------------------------------------------------|
| `IDLE`     | Initial state, waiting for coin input            |
| `COLLECT`  | Accumulating coin input until threshold is met   |
| `DISPENSE` | Item is dispensed, balance resets                |

### ğŸš¦ State Transition Logic:

- From `IDLE` â†’ `COLLECT` on any coin input
- From `COLLECT` â†’ `DISPENSE` when balance â‰¥ 7
- From any state â†’ `IDLE` on cancel or after dispense



---

## ğŸ“œ Instruction Format

### Inputs:
- `coin[2:0]`: 3-bit input for coin value (1, 2, or 5)
- `cancel`: Resets the balance and returns to IDLE
- `reset`: System reset
- `clk`: Clock input

### Outputs:
- `dispense`: High for one cycle when an item is dispensed
- `balance[3:0]`: Shows current coin balance (0â€“15)

---


