verilog xil_defaultlib --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/b65a" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/sim/bd_afc3.v" \

sv xil_defaultlib --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/b65a" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/sim/bd_afc3_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/sim/bd_afc3_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/sim/bd_afc3_m00e_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/sim/bd_afc3_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/sim/bd_afc3_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/sim/bd_afc3_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/sim/bd_afc3_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/sim/bd_afc3_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/sim/bd_afc3_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/sim/bd_afc3_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/sim/bd_afc3_s00sic_0.sv" \

verilog xil_defaultlib --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/b65a" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/70fd/hdl" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/6180/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/a08d/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/0a8d/hdl/verilog" --include "../../../../epc660.srcs/sources_1/bd/design_1/ipshared/0000/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/sim/bd_afc3_one_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_dbg_unit_0/sim/design_1_blk_mem_gen_dbg_unit_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_dcs_0/sim/design_1_blk_mem_gen_dcs_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_gs_0/sim/design_1_blk_mem_gen_gs_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_mmcm_pll_drp.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_1_0/sim/design_1_processing_system7_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_10/sim/design_1_auto_pc_10.v" \
"../../../bd/design_1/ip/design_1_auto_pc_9/sim/design_1_auto_pc_9.v" \
"../../../bd/design_1/ip/design_1_auto_pc_8/sim/design_1_auto_pc_8.v" \
"../../../bd/design_1/ip/design_1_auto_pc_7/sim/design_1_auto_pc_7.v" \
"../../../bd/design_1/ip/design_1_auto_pc_6/sim/design_1_auto_pc_6.v" \
"../../../bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_11/sim/design_1_auto_pc_11.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_us_3/sim/design_1_auto_us_3.v" \
"../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
