============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Nov 20 2019  11:01:19 am
  Module:                 FME_INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

           Pin                      Type         Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clock_name)              launch                                         0 R 
U_crtl
  estado_atual_reg[1]/CP                                         0             0 R 
  estado_atual_reg[1]/Q         HS65_LS_DFPRQX9       5  17.3   78  +146     146 R 
  g200/A                                                              +0     146   
  g200/Z                        HS65_LS_AND2X18      16 121.4  205  +185     331 R 
U_crtl/inp_source 
drc_bufs2164/A                                                        +0     331   
drc_bufs2164/Z                  HS65_LS_IVX9          2   8.7   65  +100     432 F 
drc_bufs2162/A                                                        +0     432   
drc_bufs2162/Z                  HS65_LS_IVX9         13  64.3  229  +162     594 R 
g2129/A                                                               +0     594   
g2129/Z                         HS65_LS_BFX142       14  56.5   29  +122     716 R 
drc_bufs2171/A                                                        +0     716   
drc_bufs2171/Z                  HS65_LS_CNIVX7        8  31.3  128   +96     811 F 
drc_bufs2156/A                                                        +0     811   
drc_bufs2156/Z                  HS65_LS_IVX9         14  58.0  218  +187     998 R 
g1995/S0                                                              +0     998   
g1995/Z                         HS65_LS_MUX21X9       5  23.6   96  +207    1205 R 
U_inter/linha[1][1] 
  addinc_PUs[15].U_F2_U_1_U_S0_add_18_16/A[3] 
    g270/A                                                            +0    1205   
    g270/Z                      HS65_LS_IVX9          1   5.1   34   +53    1258 F 
    g260/A0                                                           +0    1258   
    g260/CO                     HS65_LS_HA1X9         1   6.6   28   +74    1332 F 
    g259/A0                                                           +0    1332   
    g259/CO                     HS65_LS_FA1X4         1   6.6   64  +150    1482 F 
    g258/A0                                                           +0    1482   
    g258/CO                     HS65_LS_FA1X4         1   6.6   64  +168    1649 F 
    g257/A0                                                           +0    1649   
    g257/CO                     HS65_LS_FA1X4         1   6.6   64  +167    1816 F 
    g256/A0                                                           +0    1817   
    g256/S0                     HS65_LS_FA1X4         5  23.6  168  +291    2108 R 
  addinc_PUs[15].U_F2_U_1_U_S0_add_18_16/Z[5] 
  g666/A                                                              +0    2108   
  g666/Z                        HS65_LS_IVX9          1   6.4   51   +80    2187 F 
  addinc_PUs[15].U_F2_U_1_U_S1_add_18_16/B[5] 
    g252/B0                                                           +0    2187   
    g252/CO                     HS65_LS_FA1X4         1   6.6   64  +162    2349 F 
    g251/A0                                                           +0    2349   
    g251/CO                     HS65_LS_FA1X4         1   6.6   64  +167    2517 F 
    g250/A0                                                           +0    2517   
    g250/CO                     HS65_LS_FA1X4         1   6.6   65  +167    2684 F 
    g249/A0                                                           +0    2684   
    g249/CO                     HS65_LS_FA1X4         1   6.6   65  +168    2852 F 
    g248/A0                                                           +0    2852   
    g248/CO                     HS65_LS_FA1X4         1   6.6   65  +168    3019 F 
    g247/A0                                                           +0    3020   
    g247/CO                     HS65_LS_FA1X4         1   6.6   65  +168    3187 F 
    g246/A0                                                           +0    3187   
    g246/S0                     HS65_LS_FA1X4         2  13.9  108  +258    3446 R 
  addinc_PUs[15].U_F2_U_1_U_S1_add_18_16/Z[11] 
  csa_tree_PUs_15__U_F2_U_S1_add_18_10_groupi/in_0[11] 
    g521/A                                                            +0    3446   
    g521/Z                      HS65_LS_IVX18         2   7.7   32   +49    3495 F 
    g518/B                                                            +0    3495   
    g518/Z                      HS65_LS_NAND2X7       2   9.5   55   +42    3537 R 
    g517/C                                                            +0    3537   
    g517/Z                      HS65_LS_OAI21X3       1   6.6   85   +85    3622 F 
    g504/A0                                                           +0    3622   
    g504/S0                     HS65_LS_FA1X4         1   5.4   57  +215    3836 F 
    g284/CI                                                           +0    3836   
    g284/CO                     HS65_LS_FA1X4         1   6.6   64  +159    3996 F 
    g283/A0                                                           +0    3996   
    g283/CO                     HS65_LS_FA1X4         1   6.6   64  +167    4163 F 
    g282/A0                                                           +0    4163   
    g282/CO                     HS65_LS_FA1X4         1   6.6   64  +167    4330 F 
    g281/A0                                                           +0    4330   
    g281/CO                     HS65_LS_FA1X4         1   7.0   66  +169    4500 F 
    g280/A                                                            +0    4500   
    g280/Z                      HS65_LS_XOR3X9        1   3.9   36  +162    4662 F 
  csa_tree_PUs_15__U_F2_U_S1_add_18_10_groupi/out_0[15] 
U_inter/out_interpolation[45][9] 
clipping[45].U_clip_gte_446_34/A[9] 
  g114/D                                                              +0    4662   
  g114/Z                        HS65_LS_AO311X9       8  24.1   84  +172    4834 F 
clipping[45].U_clip_gte_446_34/Z 
g1117/A                                                               +0    4834   
g1117/Z                         HS65_LS_OR2X9         1   3.8   26   +99    4933 F 
reg_out_clip_reg[45][7]/D  <<<  HS65_LS_DFPRQX4                       +0    4933   
reg_out_clip_reg[45][7]/CP      setup                            0  +107    5040 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clock_name)              capture                                     5880 R 
                                adjustments                         -100    5780   
-----------------------------------------------------------------------------------
Exception    : 'path_adjusts/folga' path adjust    -100ps
Timing slack :     740ps 
Start-point  : U_crtl/estado_atual_reg[1]/CP
End-point    : reg_out_clip_reg[45][7]/D
