// Seed: 4119056980
module module_0;
  wire  id_2;
  reg   id_3;
  tri   id_4;
  uwire id_5 = 1'b0;
  reg   id_6;
  wand  id_7, id_8 = (1);
  wire  id_9;
  assign id_8 = id_4;
  assign id_5 = 1;
  always @(negedge -id_5) begin : LABEL_0
    id_3 <= 1'b0;
  end
endmodule
module module_1 (
    output wire  id_0,
    output tri   id_1,
    input  tri0  id_2,
    output wand  id_3,
    output tri0  id_4,
    input  tri1  id_5,
    input  wand  id_6,
    output tri   id_7,
    output tri0  id_8,
    input  uwire id_9,
    output tri0  id_10
);
  assign id_0 = id_9;
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_4 = 1;
  wire id_13;
endmodule
