<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab5vfinal.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_datapath_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_datapath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_datapath_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_datapath_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1494772113" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1494772113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494772612" xil_pn:in_ck="-3774745527094891879" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1494772612">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="CompareModule.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Data_MEM.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Decoder.vhd"/>
      <outfile xil_pn:name="Forward.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="ImmedTo32.vhd"/>
      <outfile xil_pn:name="Load.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RegEn.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="Stall.vhd"/>
      <outfile xil_pn:name="Store.vhd"/>
      <outfile xil_pn:name="add4.vhd"/>
      <outfile xil_pn:name="addImmed.vhd"/>
      <outfile xil_pn:name="arithmetic.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="fulladder.vhd"/>
      <outfile xil_pn:name="logical.vhd"/>
      <outfile xil_pn:name="mux2.vhd"/>
      <outfile xil_pn:name="mux32.vhd"/>
      <outfile xil_pn:name="mux4.vhd"/>
      <outfile xil_pn:name="mux5.vhd"/>
      <outfile xil_pn:name="pipeline.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="regarray.vhd"/>
      <outfile xil_pn:name="shift_rotate.vhd"/>
      <outfile xil_pn:name="test_datapath.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1494772368" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5448211574643321988" xil_pn:start_ts="1494772368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494772368" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-907632014356510594" xil_pn:start_ts="1494772368">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494772113" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8931972676508647820" xil_pn:start_ts="1494772113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494772615" xil_pn:in_ck="-3774745527094891879" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1494772615">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="CompareModule.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Data_MEM.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Decoder.vhd"/>
      <outfile xil_pn:name="Forward.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="ImmedTo32.vhd"/>
      <outfile xil_pn:name="Load.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="RegEn.vhd"/>
      <outfile xil_pn:name="Register.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="Stall.vhd"/>
      <outfile xil_pn:name="Store.vhd"/>
      <outfile xil_pn:name="add4.vhd"/>
      <outfile xil_pn:name="addImmed.vhd"/>
      <outfile xil_pn:name="arithmetic.vhd"/>
      <outfile xil_pn:name="control.vhd"/>
      <outfile xil_pn:name="fulladder.vhd"/>
      <outfile xil_pn:name="logical.vhd"/>
      <outfile xil_pn:name="mux2.vhd"/>
      <outfile xil_pn:name="mux32.vhd"/>
      <outfile xil_pn:name="mux4.vhd"/>
      <outfile xil_pn:name="mux5.vhd"/>
      <outfile xil_pn:name="pipeline.vhd"/>
      <outfile xil_pn:name="processor.vhd"/>
      <outfile xil_pn:name="regarray.vhd"/>
      <outfile xil_pn:name="shift_rotate.vhd"/>
      <outfile xil_pn:name="test_datapath.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1495804496" xil_pn:in_ck="-3774745527094891879" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5203944372131535398" xil_pn:start_ts="1495804486">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_datapath_beh.prj"/>
      <outfile xil_pn:name="test_datapath_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1495804496" xil_pn:in_ck="5227578073304603477" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8533303313524616761" xil_pn:start_ts="1495804496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_datapath_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
