INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.sim/sim_1/synth/func/xsim/rsa_core_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_control_path
INFO: [VRFC 10-307] analyzing entity MonPro_control_path_16
INFO: [VRFC 10-307] analyzing entity MonPro_control_path_24
INFO: [VRFC 10-307] analyzing entity MonPro_control_path_8
INFO: [VRFC 10-307] analyzing entity reg
INFO: [VRFC 10-307] analyzing entity reg_10
INFO: [VRFC 10-307] analyzing entity reg_11
INFO: [VRFC 10-307] analyzing entity reg_13
INFO: [VRFC 10-307] analyzing entity reg_17
INFO: [VRFC 10-307] analyzing entity reg_18
INFO: [VRFC 10-307] analyzing entity reg_19
INFO: [VRFC 10-307] analyzing entity reg_21
INFO: [VRFC 10-307] analyzing entity reg_25
INFO: [VRFC 10-307] analyzing entity reg_26
INFO: [VRFC 10-307] analyzing entity reg_27
INFO: [VRFC 10-307] analyzing entity reg_29
INFO: [VRFC 10-307] analyzing entity reg_3
INFO: [VRFC 10-307] analyzing entity reg_4
INFO: [VRFC 10-307] analyzing entity reg_5
INFO: [VRFC 10-307] analyzing entity reg_9
INFO: [VRFC 10-307] analyzing entity \reg__parameterized2\
INFO: [VRFC 10-307] analyzing entity \reg__parameterized2_12\
INFO: [VRFC 10-307] analyzing entity \reg__parameterized2_20\
INFO: [VRFC 10-307] analyzing entity \reg__parameterized2_28\
INFO: [VRFC 10-307] analyzing entity rsa_msgin
INFO: [VRFC 10-307] analyzing entity rsa_msgout
INFO: [VRFC 10-307] analyzing entity rsa_regio
INFO: [VRFC 10-307] analyzing entity Montgomery_product
INFO: [VRFC 10-307] analyzing entity Montgomery_product_15
INFO: [VRFC 10-307] analyzing entity Montgomery_product_23
INFO: [VRFC 10-307] analyzing entity Montgomery_product_7
INFO: [VRFC 10-307] analyzing entity MonPro
INFO: [VRFC 10-307] analyzing entity MonPro_14
INFO: [VRFC 10-307] analyzing entity MonPro_22
INFO: [VRFC 10-307] analyzing entity MonPro_6
INFO: [VRFC 10-307] analyzing entity rsa_modexp
INFO: [VRFC 10-307] analyzing entity rsa_modexp_0
INFO: [VRFC 10-307] analyzing entity rsa_modexp_1
INFO: [VRFC 10-307] analyzing entity rsa_modexp_2
INFO: [VRFC 10-307] analyzing entity rsa_core
INFO: [VRFC 10-307] analyzing entity rsa_accelerator
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/Project/Montgomery_product.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg
WARNING: [VRFC 10-1193] overwriting existing primary unit reg [C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/Project/Montgomery_product.vhd:35]
INFO: [VRFC 10-307] analyzing entity Montgomery_product
WARNING: [VRFC 10-1193] overwriting existing primary unit montgomery_product [C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/Project/Montgomery_product.vhd:74]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/Project/Mon_Pro_control.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro_control_path
WARNING: [VRFC 10-1193] overwriting existing primary unit monpro_control_path [C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/Project/Mon_Pro_control.vhd:36]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/new/MonPro.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MonPro
WARNING: [VRFC 10-1193] overwriting existing primary unit monpro [C:/Users/silvi/workspace/tfe4141_term_project/edit_rsa_accelerator/edit_rsa_accelerator.srcs/sources_1/imports/new/MonPro.vhd:34]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_core.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_core
WARNING: [VRFC 10-1193] overwriting existing primary unit rsa_core [C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_core.vhd:22]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_modexp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_modexp
WARNING: [VRFC 10-1193] overwriting existing primary unit rsa_modexp [C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_modexp.vhd:36]
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/silvi/workspace/tfe4141_term_project/rsa_accelerator/hdl/rsa_core_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rsa_core_tb
