 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : seq_mod3_detector
Version: L-2016.03-SP1
Date   : Mon Oct 25 22:30:14 2021
****************************************

Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
Wire Load Model Mode: segmented

  Startpoint: data (input port clocked by clk)
  Endpoint: current_state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mod3_detector  ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       2.00       2.00
  input external delay                                              4.00       6.00 f
  data (in)                                               1.00      0.00       6.00 f
  data (net)                                    1                   0.00       6.00 f
  U9/ZN (INVD1BWP7T35P140)                                0.15      0.12       6.12 r
  n4 (net)                                      1                   0.00       6.12 r
  U10/ZN (INVD1BWP7T35P140)                               0.05      0.04       6.16 f
  n5 (net)                                      4                   0.00       6.16 f
  U11/ZN (INVD1BWP7T35P140)                               0.03      0.03       6.19 r
  n6 (net)                                      3                   0.00       6.19 r
  U14/Z (AO33D1BWP7T35P140)                               0.02      0.05       6.23 r
  next_state[1] (net)                           1                   0.00       6.23 r
  current_state_reg_1_/D (DFCND1BWP7T35P140)              0.02      0.00       6.23 r
  data arrival time                                                            6.23

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       2.00      12.00
  clock uncertainty                                                -1.00      11.00
  current_state_reg_1_/CP (DFCND1BWP7T35P140)                       0.00      11.00 r
  library setup time                                               -0.03      10.97
  data required time                                                          10.97
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          10.97
  data arrival time                                                           -6.23
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  4.73


  Startpoint: success_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: success (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mod3_detector  ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        2.00       2.00
  success_reg/CP (DFCNQD1BWP7T35P140)      1.00      0.00       2.00 r
  success_reg/Q (DFCNQD1BWP7T35P140)       0.42      0.36       2.36 r
  success (net)                  1                   0.00       2.36 r
  success (out)                            0.42      0.00       2.36 r
  data arrival time                                             2.36

  clock clk (rise edge)                             10.00      10.00
  clock network delay (ideal)                        2.00      12.00
  clock uncertainty                                 -1.00      11.00
  output external delay                             -6.00       5.00
  data required time                                            5.00
  ------------------------------------------------------------------------------------------
  data required time                                            5.00
  data arrival time                                            -2.36
  ------------------------------------------------------------------------------------------
  slack (MET)                                                   2.64


  Startpoint: current_state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: current_state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  seq_mod3_detector  ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       2.00       2.00
  current_state_reg_0_/CP (DFCNQD1BWP7T35P140)            1.00      0.00       2.00 r
  current_state_reg_0_/Q (DFCNQD1BWP7T35P140)             0.02      0.14       2.14 f
  current_state[0] (net)                        4                   0.00       2.14 f
  U13/ZN (INVD1BWP7T35P140)                               0.02      0.02       2.16 r
  n7 (net)                                      2                   0.00       2.16 r
  U14/Z (AO33D1BWP7T35P140)                               0.02      0.05       2.21 r
  next_state[1] (net)                           1                   0.00       2.21 r
  current_state_reg_1_/D (DFCND1BWP7T35P140)              0.02      0.00       2.21 r
  data arrival time                                                            2.21

  clock clk (rise edge)                                            10.00      10.00
  clock network delay (ideal)                                       2.00      12.00
  clock uncertainty                                                -1.00      11.00
  current_state_reg_1_/CP (DFCND1BWP7T35P140)                       0.00      11.00 r
  library setup time                                               -0.03      10.97
  data required time                                                          10.97
  ---------------------------------------------------------------------------------------------------------
  data required time                                                          10.97
  data arrival time                                                           -2.21
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  8.75


1
