# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ME_Test.ip_user_files/ipstatic/hdl/verilog/MatchEngine_1_0_s.v" \
"../../../../ME_Test.ip_user_files/ipstatic/hdl/verilog/MatchEngine_1_0_sbkb.v" \
"../../../../ME_Test.ip_user_files/ipstatic/hdl/verilog/MatchEngineTopL1_cud.v" \
"../../../../ME_Test.ip_user_files/ipstatic/hdl/verilog/MatchEngineTopL1_dEe.v" \
"../../../../ME_Test.ip_user_files/ipstatic/hdl/verilog/MatchEngineTopL1.v" \
"../../../../ME_Test.srcs/sources_1/ip/MatchEngineTopL1_0_1/sim/MatchEngineTopL1_0.v" \
"../../../../../../sourceFiles/MemoreBinned_ME_Test.v" \
"../../../../../../sourceFiles/Memore_ME_Test.v" \
"../../../../../../sourceFiles/SectorProcessor.v" \
"../../../../../../sourceFiles/SectorProcessor_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
