{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524852608812 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524852608819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 27 15:10:08 2018 " "Processing started: Fri Apr 27 15:10:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524852608819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852608819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off newMultiplex -c newMultiplex " "Command: quartus_map --read_settings_files=on --write_settings_files=off newMultiplex -c newMultiplex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852608819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524852609570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524852609570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_8_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_8_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_8_5bit " "Found entity 1: mux1_8_5bit" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_8_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_8_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_8_32bit " "Found entity 1: mux1_8_32bit" {  } { { "mux1_8_32bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_8_12bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_8_12bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_8_12bit " "Found entity 1: mux1_8_12bit" {  } { { "mux1_8_12bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_12bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_4_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_4_5bit " "Found entity 1: mux1_4_5bit" {  } { { "mux1_4_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_4_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_4_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_4_32bit " "Found entity 1: mux1_4_32bit" {  } { { "mux1_4_32bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_4_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4_12bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_4_12bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_4_12bit " "Found entity 1: mux1_4_12bit" {  } { { "mux1_4_12bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_4_12bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_4 " "Found entity 1: mux1_4" {  } { { "mux1_4.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_32_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_32_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_32_32bit " "Found entity 1: mux1_32_32bit" {  } { { "mux1_32_32bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_32_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2_5bit " "Found entity 1: mux1_2_5bit" {  } { { "mux1_2_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_2_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2_32bit " "Found entity 1: mux1_2_32bit" {  } { { "mux1_2_32bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_2_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_12bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_12bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2_12bit " "Found entity 1: mux1_2_12bit" {  } { { "mux1_2_12bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_2_12bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2 " "Found entity 1: mux1_2" {  } { { "mux1_2.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_16_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_16_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_16_32bit " "Found entity 1: mux1_16_32bit" {  } { { "mux1_16_32bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_16_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_16_12bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux1_16_12bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_16_12bit " "Found entity 1: mux1_16_12bit" {  } { { "mux1_16_12bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_16_12bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524852627321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627321 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "mux1_8_5bit.v(3) " "Verilog HDL error at mux1_8_5bit.v(3): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 3 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1524852627321 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "saida mux1_8_5bit.v(9) " "Verilog HDL Procedural Assignment error at mux1_8_5bit.v(9): object \"saida\" on left-hand side of assignment must have a variable data type" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 9 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1524852627322 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "saida mux1_8_5bit.v(10) " "Verilog HDL Procedural Assignment error at mux1_8_5bit.v(10): object \"saida\" on left-hand side of assignment must have a variable data type" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 10 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1524852627322 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "saida mux1_8_5bit.v(11) " "Verilog HDL Procedural Assignment error at mux1_8_5bit.v(11): object \"saida\" on left-hand side of assignment must have a variable data type" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 11 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1524852627322 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "saida mux1_8_5bit.v(12) " "Verilog HDL Procedural Assignment error at mux1_8_5bit.v(12): object \"saida\" on left-hand side of assignment must have a variable data type" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 12 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1524852627322 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "saida mux1_8_5bit.v(13) " "Verilog HDL Procedural Assignment error at mux1_8_5bit.v(13): object \"saida\" on left-hand side of assignment must have a variable data type" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 13 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1524852627322 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "saida mux1_8_5bit.v(14) " "Verilog HDL Procedural Assignment error at mux1_8_5bit.v(14): object \"saida\" on left-hand side of assignment must have a variable data type" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1524852627322 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "saida mux1_8_5bit.v(15) " "Verilog HDL Procedural Assignment error at mux1_8_5bit.v(15): object \"saida\" on left-hand side of assignment must have a variable data type" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1524852627322 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "saida mux1_8_5bit.v(16) " "Verilog HDL Procedural Assignment error at mux1_8_5bit.v(16): object \"saida\" on left-hand side of assignment must have a variable data type" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1524852627322 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "saida mux1_8_5bit.v(17) " "Verilog HDL Procedural Assignment error at mux1_8_5bit.v(17): object \"saida\" on left-hand side of assignment must have a variable data type" {  } { { "mux1_8_5bit.v" "" { Text "C:/Users/lucas/Downloads/OAC/GITTrab/OAC-Labs/Lab2/Files/newMultiplex/mux1_8_5bit.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1524852627322 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524852627517 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 27 15:10:27 2018 " "Processing ended: Fri Apr 27 15:10:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524852627517 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524852627517 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524852627517 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524852627517 ""}
