{"vcs1":{"timestamp_begin":1684346724.396852214, "rt":1.41, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684346725.895223041, "rt":1.60, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684346727.572680376, "rt":0.54, "ut":0.25, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684346723.751622660}
{"VCS_COMP_START_TIME": 1684346723.751622660}
{"VCS_COMP_END_TIME": 1684346729.629734814}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330424}}
{"stitch_vcselab": {"peak_mem": 228280}}
