INFO: [VRFC 10-2263] Analyzing Verilog file "F:/vivado/jizu/half_adder/half_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadd
INFO: [VRFC 10-311] analyzing module testfixture
