<stg><name>Matrix_Vector_Activate_Batch</name>


<trans_list>

<trans id="911" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %tile = alloca i32 1

]]></Node>
<StgValue><ssdm name="tile"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %nf_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="nf_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="32">
<![CDATA[
entry:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="24" op_0_bw="32">
<![CDATA[
entry:3 %p_Val2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:6 %store_ln123 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:7 %store_ln123 = store i32 0, i32 %nf_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:8 %store_ln123 = store i32 0, i32 %tile

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln123 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %nf_3 = load i32 %nf_1

]]></Node>
<StgValue><ssdm name="nf_3"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.body:1 %i_1 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body:2 %icmp_ln123 = icmp_eq  i7 %i_1, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.body:4 %i_2 = add i7 %i_1, i7 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:5 %br_ln123 = br i1 %icmp_ln123, void %for.body.split, void %for.cond.cleanup

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln124 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln124"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln118 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln118"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:2 %icmp_ln126 = icmp_eq  i32 %nf_3, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln126"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:3 %br_ln126 = br i1 %icmp_ln126, void %for.inc.7, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then:0 %inElem = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in0_V

]]></Node>
<StgValue><ssdm name="inElem"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then:1 %store_ln131 = store i24 %inElem, i24 %p_Val2_1

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln126" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
if.then:2 %br_ln131 = br void %for.inc.7

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="32">
<![CDATA[
for.inc.7:130 %trunc_ln218 = trunc i32 %nf_3

]]></Node>
<StgValue><ssdm name="trunc_ln218"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7:805 %nf = add i32 %nf_3, i32 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7:806 %icmp_ln174 = icmp_eq  i32 %nf, i32 4

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.7:808 %nf_4 = select i1 %icmp_ln174, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="nf_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7:809 %store_ln123 = store i7 %i_2, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7:810 %store_ln123 = store i32 %nf_4, i32 %nf_1

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc.7:0 %tile_load = load i32 %tile

]]></Node>
<StgValue><ssdm name="tile_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.inc.7:1 %inElem_2 = load i24 %p_Val2_1

]]></Node>
<StgValue><ssdm name="inElem_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="2" op_0_bw="32">
<![CDATA[
for.inc.7:2 %empty_41 = trunc i32 %tile_load

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
for.inc.7:3 %p_Val2_s = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 601, i12 763, i12 1169, i12 1113, i2 %empty_41

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="12">
<![CDATA[
for.inc.7:4 %local_temp_V_23 = trunc i12 %p_Val2_s

]]></Node>
<StgValue><ssdm name="local_temp_V_23"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:5 %local_temp_V_24 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_s, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="local_temp_V_24"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:6 %local_temp_V_25 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_s, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="local_temp_V_25"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="24">
<![CDATA[
for.inc.7:7 %r_V = trunc i24 %inElem_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:12 %r_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %inElem_2, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:17 %r_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %inElem_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:18 %sext_ln186_2 = sext i4 %local_temp_V_25

]]></Node>
<StgValue><ssdm name="sext_ln186_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="8">
<![CDATA[
for.inc.7:19 %sext_ln1494_2 = sext i8 %r_V_2

]]></Node>
<StgValue><ssdm name="sext_ln1494_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:20 %ret_V_2 = mul i12 %sext_ln1494_2, i12 %sext_ln186_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
for.inc.7:24 %p_Val2_2 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 1353, i12 1184, i12 3439, i12 2598, i2 %empty_41

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="12">
<![CDATA[
for.inc.7:25 %local_temp_V = trunc i12 %p_Val2_2

]]></Node>
<StgValue><ssdm name="local_temp_V"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:26 %local_temp_V_3 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_2, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="local_temp_V_3"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:27 %local_temp_V_4 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_2, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="local_temp_V_4"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:34 %sext_ln1494_5 = sext i4 %local_temp_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1494_5"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:35 %ret_V_5 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
for.inc.7:39 %p_Val2_3 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 2821, i12 1597, i12 3335, i12 2430, i2 %empty_41

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="12">
<![CDATA[
for.inc.7:40 %local_temp_V_5 = trunc i12 %p_Val2_3

]]></Node>
<StgValue><ssdm name="local_temp_V_5"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:41 %local_temp_V_6 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_3, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="local_temp_V_6"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:42 %local_temp_V_7 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_3, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="local_temp_V_7"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:49 %sext_ln1494_8 = sext i4 %local_temp_V_7

]]></Node>
<StgValue><ssdm name="sext_ln1494_8"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:50 %ret_V_8 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
for.inc.7:54 %p_Val2_4 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 2012, i12 1561, i12 830, i12 2034, i2 %empty_41

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="12">
<![CDATA[
for.inc.7:55 %local_temp_V_8 = trunc i12 %p_Val2_4

]]></Node>
<StgValue><ssdm name="local_temp_V_8"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:56 %local_temp_V_9 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_4, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="local_temp_V_9"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:57 %local_temp_V_10 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_4, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="local_temp_V_10"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:64 %sext_ln1494_11 = sext i4 %local_temp_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1494_11"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:65 %ret_V_11 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_11

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
for.inc.7:69 %p_Val2_5 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 3076, i12 2385, i12 3559, i12 1694, i2 %empty_41

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="12">
<![CDATA[
for.inc.7:70 %local_temp_V_11 = trunc i12 %p_Val2_5

]]></Node>
<StgValue><ssdm name="local_temp_V_11"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:71 %local_temp_V_12 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_5, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="local_temp_V_12"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:72 %local_temp_V_13 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_5, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="local_temp_V_13"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:79 %sext_ln1494_14 = sext i4 %local_temp_V_13

]]></Node>
<StgValue><ssdm name="sext_ln1494_14"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:80 %ret_V_14 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_14

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
for.inc.7:84 %p_Val2_6 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 2375, i12 2323, i12 2420, i12 403, i2 %empty_41

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="12">
<![CDATA[
for.inc.7:85 %local_temp_V_14 = trunc i12 %p_Val2_6

]]></Node>
<StgValue><ssdm name="local_temp_V_14"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:86 %local_temp_V_15 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_6, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="local_temp_V_15"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:87 %local_temp_V_16 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_6, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="local_temp_V_16"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:94 %sext_ln1494_17 = sext i4 %local_temp_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1494_17"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:95 %ret_V_17 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_17

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
for.inc.7:99 %p_Val2_7 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 2597, i12 1289, i12 2939, i12 1565, i2 %empty_41

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="4" op_0_bw="12">
<![CDATA[
for.inc.7:100 %local_temp_V_17 = trunc i12 %p_Val2_7

]]></Node>
<StgValue><ssdm name="local_temp_V_17"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:101 %local_temp_V_18 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_7, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="local_temp_V_18"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:102 %local_temp_V_19 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_7, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="local_temp_V_19"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:109 %sext_ln1494_20 = sext i4 %local_temp_V_19

]]></Node>
<StgValue><ssdm name="sext_ln1494_20"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:110 %ret_V_20 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_20

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="2">
<![CDATA[
for.inc.7:114 %p_Val2_8 = mux i12 @_ssdm_op_Mux.ap_auto.4i12.i2, i12 1113, i12 2335, i12 934, i12 2804, i2 %empty_41

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="12">
<![CDATA[
for.inc.7:115 %local_temp_V_20 = trunc i12 %p_Val2_8

]]></Node>
<StgValue><ssdm name="local_temp_V_20"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:116 %local_temp_V_21 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_8, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="local_temp_V_21"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="4" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.7:117 %local_temp_V_22 = partselect i4 @_ssdm_op_PartSelect.i4.i12.i32.i32, i12 %p_Val2_8, i32 8, i32 11

]]></Node>
<StgValue><ssdm name="local_temp_V_22"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:124 %sext_ln1494_23 = sext i4 %local_temp_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1494_23"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:125 %ret_V_23 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_23

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
<literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.7:129 %tile_1 = add i32 %tile_load, i32 1

]]></Node>
<StgValue><ssdm name="tile_1"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.7:807 %tile_2 = select i1 %icmp_ln174, i32 0, i32 %tile_1

]]></Node>
<StgValue><ssdm name="tile_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.7:811 %store_ln123 = store i32 %tile_2, i32 %tile

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:13 %sext_ln186_1 = sext i4 %local_temp_V_24

]]></Node>
<StgValue><ssdm name="sext_ln186_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="8">
<![CDATA[
for.inc.7:14 %sext_ln1494_1 = sext i8 %r_V_1

]]></Node>
<StgValue><ssdm name="sext_ln1494_1"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:15 %ret_V_1 = mul i12 %sext_ln1494_1, i12 %sext_ln186_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:20 %ret_V_2 = mul i12 %sext_ln1494_2, i12 %sext_ln186_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:31 %sext_ln1494_4 = sext i4 %local_temp_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1494_4"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:32 %ret_V_4 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:35 %ret_V_5 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:46 %sext_ln1494_7 = sext i4 %local_temp_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1494_7"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:47 %ret_V_7 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:50 %ret_V_8 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:61 %sext_ln1494_10 = sext i4 %local_temp_V_9

]]></Node>
<StgValue><ssdm name="sext_ln1494_10"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:62 %ret_V_10 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_10

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:65 %ret_V_11 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_11

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:76 %sext_ln1494_13 = sext i4 %local_temp_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1494_13"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:77 %ret_V_13 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_13

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:80 %ret_V_14 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_14

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:91 %sext_ln1494_16 = sext i4 %local_temp_V_15

]]></Node>
<StgValue><ssdm name="sext_ln1494_16"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:92 %ret_V_16 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_16

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:95 %ret_V_17 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_17

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:106 %sext_ln1494_19 = sext i4 %local_temp_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1494_19"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:107 %ret_V_19 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_19

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:110 %ret_V_20 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_20

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:121 %sext_ln1494_22 = sext i4 %local_temp_V_21

]]></Node>
<StgValue><ssdm name="sext_ln1494_22"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:122 %ret_V_22 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_22

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:125 %ret_V_23 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_23

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:8 %sext_ln186 = sext i4 %local_temp_V_23

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="8">
<![CDATA[
for.inc.7:9 %sext_ln1494 = sext i8 %r_V

]]></Node>
<StgValue><ssdm name="sext_ln1494"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:10 %ret_V = mul i12 %sext_ln1494, i12 %sext_ln186

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:11 %sext_ln840 = sext i12 %ret_V

]]></Node>
<StgValue><ssdm name="sext_ln840"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:15 %ret_V_1 = mul i12 %sext_ln1494_1, i12 %sext_ln186_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:20 %ret_V_2 = mul i12 %sext_ln1494_2, i12 %sext_ln186_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:21 %sext_ln840_2 = sext i12 %ret_V_2

]]></Node>
<StgValue><ssdm name="sext_ln840_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:22 %add_ln840 = add i13 %sext_ln840, i13 %sext_ln840_2

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:28 %sext_ln1494_3 = sext i4 %local_temp_V

]]></Node>
<StgValue><ssdm name="sext_ln1494_3"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:29 %ret_V_3 = mul i12 %sext_ln1494, i12 %sext_ln1494_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:30 %sext_ln840_3 = sext i12 %ret_V_3

]]></Node>
<StgValue><ssdm name="sext_ln840_3"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:32 %ret_V_4 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:35 %ret_V_5 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:36 %sext_ln840_5 = sext i12 %ret_V_5

]]></Node>
<StgValue><ssdm name="sext_ln840_5"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:37 %add_ln840_2 = add i13 %sext_ln840_3, i13 %sext_ln840_5

]]></Node>
<StgValue><ssdm name="add_ln840_2"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:43 %sext_ln1494_6 = sext i4 %local_temp_V_5

]]></Node>
<StgValue><ssdm name="sext_ln1494_6"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:44 %ret_V_6 = mul i12 %sext_ln1494, i12 %sext_ln1494_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:45 %sext_ln840_6 = sext i12 %ret_V_6

]]></Node>
<StgValue><ssdm name="sext_ln840_6"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:47 %ret_V_7 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:50 %ret_V_8 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_8

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:51 %sext_ln840_8 = sext i12 %ret_V_8

]]></Node>
<StgValue><ssdm name="sext_ln840_8"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:52 %add_ln840_4 = add i13 %sext_ln840_6, i13 %sext_ln840_8

]]></Node>
<StgValue><ssdm name="add_ln840_4"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:58 %sext_ln1494_9 = sext i4 %local_temp_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1494_9"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:59 %ret_V_9 = mul i12 %sext_ln1494, i12 %sext_ln1494_9

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:60 %sext_ln840_9 = sext i12 %ret_V_9

]]></Node>
<StgValue><ssdm name="sext_ln840_9"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:62 %ret_V_10 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_10

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:65 %ret_V_11 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_11

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:66 %sext_ln840_11 = sext i12 %ret_V_11

]]></Node>
<StgValue><ssdm name="sext_ln840_11"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:67 %add_ln840_6 = add i13 %sext_ln840_9, i13 %sext_ln840_11

]]></Node>
<StgValue><ssdm name="add_ln840_6"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:73 %sext_ln1494_12 = sext i4 %local_temp_V_11

]]></Node>
<StgValue><ssdm name="sext_ln1494_12"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:74 %ret_V_12 = mul i12 %sext_ln1494, i12 %sext_ln1494_12

]]></Node>
<StgValue><ssdm name="ret_V_12"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:75 %sext_ln840_12 = sext i12 %ret_V_12

]]></Node>
<StgValue><ssdm name="sext_ln840_12"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:77 %ret_V_13 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_13

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:80 %ret_V_14 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_14

]]></Node>
<StgValue><ssdm name="ret_V_14"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:81 %sext_ln840_14 = sext i12 %ret_V_14

]]></Node>
<StgValue><ssdm name="sext_ln840_14"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:82 %add_ln840_8 = add i13 %sext_ln840_12, i13 %sext_ln840_14

]]></Node>
<StgValue><ssdm name="add_ln840_8"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:88 %sext_ln1494_15 = sext i4 %local_temp_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1494_15"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:89 %ret_V_15 = mul i12 %sext_ln1494, i12 %sext_ln1494_15

]]></Node>
<StgValue><ssdm name="ret_V_15"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:90 %sext_ln840_15 = sext i12 %ret_V_15

]]></Node>
<StgValue><ssdm name="sext_ln840_15"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:92 %ret_V_16 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_16

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:95 %ret_V_17 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_17

]]></Node>
<StgValue><ssdm name="ret_V_17"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:96 %sext_ln840_17 = sext i12 %ret_V_17

]]></Node>
<StgValue><ssdm name="sext_ln840_17"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:97 %add_ln840_10 = add i13 %sext_ln840_15, i13 %sext_ln840_17

]]></Node>
<StgValue><ssdm name="add_ln840_10"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:103 %sext_ln1494_18 = sext i4 %local_temp_V_17

]]></Node>
<StgValue><ssdm name="sext_ln1494_18"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:104 %ret_V_18 = mul i12 %sext_ln1494, i12 %sext_ln1494_18

]]></Node>
<StgValue><ssdm name="ret_V_18"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:105 %sext_ln840_18 = sext i12 %ret_V_18

]]></Node>
<StgValue><ssdm name="sext_ln840_18"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:107 %ret_V_19 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_19

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:110 %ret_V_20 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_20

]]></Node>
<StgValue><ssdm name="ret_V_20"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:111 %sext_ln840_20 = sext i12 %ret_V_20

]]></Node>
<StgValue><ssdm name="sext_ln840_20"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:112 %add_ln840_12 = add i13 %sext_ln840_18, i13 %sext_ln840_20

]]></Node>
<StgValue><ssdm name="add_ln840_12"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="12" op_0_bw="4">
<![CDATA[
for.inc.7:118 %sext_ln1494_21 = sext i4 %local_temp_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1494_21"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:119 %ret_V_21 = mul i12 %sext_ln1494, i12 %sext_ln1494_21

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:120 %sext_ln840_21 = sext i12 %ret_V_21

]]></Node>
<StgValue><ssdm name="sext_ln840_21"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:122 %ret_V_22 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_22

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:125 %ret_V_23 = mul i12 %sext_ln1494_2, i12 %sext_ln1494_23

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:126 %sext_ln840_23 = sext i12 %ret_V_23

]]></Node>
<StgValue><ssdm name="sext_ln840_23"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:127 %add_ln840_14 = add i13 %sext_ln840_21, i13 %sext_ln840_23

]]></Node>
<StgValue><ssdm name="add_ln840_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="178" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:15 %ret_V_1 = mul i12 %sext_ln1494_1, i12 %sext_ln186_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:16 %sext_ln840_1 = sext i12 %ret_V_1

]]></Node>
<StgValue><ssdm name="sext_ln840_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:22 %add_ln840 = add i13 %sext_ln840, i13 %sext_ln840_2

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:23 %accu_V = add i13 %add_ln840, i13 %sext_ln840_1

]]></Node>
<StgValue><ssdm name="accu_V"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:32 %ret_V_4 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:33 %sext_ln840_4 = sext i12 %ret_V_4

]]></Node>
<StgValue><ssdm name="sext_ln840_4"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:37 %add_ln840_2 = add i13 %sext_ln840_3, i13 %sext_ln840_5

]]></Node>
<StgValue><ssdm name="add_ln840_2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:38 %accu_V_1 = add i13 %add_ln840_2, i13 %sext_ln840_4

]]></Node>
<StgValue><ssdm name="accu_V_1"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:47 %ret_V_7 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:48 %sext_ln840_7 = sext i12 %ret_V_7

]]></Node>
<StgValue><ssdm name="sext_ln840_7"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:52 %add_ln840_4 = add i13 %sext_ln840_6, i13 %sext_ln840_8

]]></Node>
<StgValue><ssdm name="add_ln840_4"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:53 %accu_V_2 = add i13 %add_ln840_4, i13 %sext_ln840_7

]]></Node>
<StgValue><ssdm name="accu_V_2"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:62 %ret_V_10 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_10

]]></Node>
<StgValue><ssdm name="ret_V_10"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:63 %sext_ln840_10 = sext i12 %ret_V_10

]]></Node>
<StgValue><ssdm name="sext_ln840_10"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:67 %add_ln840_6 = add i13 %sext_ln840_9, i13 %sext_ln840_11

]]></Node>
<StgValue><ssdm name="add_ln840_6"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:68 %accu_V_3 = add i13 %add_ln840_6, i13 %sext_ln840_10

]]></Node>
<StgValue><ssdm name="accu_V_3"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:77 %ret_V_13 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_13

]]></Node>
<StgValue><ssdm name="ret_V_13"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:78 %sext_ln840_13 = sext i12 %ret_V_13

]]></Node>
<StgValue><ssdm name="sext_ln840_13"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:82 %add_ln840_8 = add i13 %sext_ln840_12, i13 %sext_ln840_14

]]></Node>
<StgValue><ssdm name="add_ln840_8"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:83 %accu_V_4 = add i13 %add_ln840_8, i13 %sext_ln840_13

]]></Node>
<StgValue><ssdm name="accu_V_4"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:92 %ret_V_16 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_16

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:93 %sext_ln840_16 = sext i12 %ret_V_16

]]></Node>
<StgValue><ssdm name="sext_ln840_16"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:97 %add_ln840_10 = add i13 %sext_ln840_15, i13 %sext_ln840_17

]]></Node>
<StgValue><ssdm name="add_ln840_10"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:98 %accu_V_5 = add i13 %add_ln840_10, i13 %sext_ln840_16

]]></Node>
<StgValue><ssdm name="accu_V_5"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:107 %ret_V_19 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_19

]]></Node>
<StgValue><ssdm name="ret_V_19"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:108 %sext_ln840_19 = sext i12 %ret_V_19

]]></Node>
<StgValue><ssdm name="sext_ln840_19"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:112 %add_ln840_12 = add i13 %sext_ln840_18, i13 %sext_ln840_20

]]></Node>
<StgValue><ssdm name="add_ln840_12"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:113 %accu_V_6 = add i13 %add_ln840_12, i13 %sext_ln840_19

]]></Node>
<StgValue><ssdm name="accu_V_6"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc.7:122 %ret_V_22 = mul i12 %sext_ln1494_1, i12 %sext_ln1494_22

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="12">
<![CDATA[
for.inc.7:123 %sext_ln840_22 = sext i12 %ret_V_22

]]></Node>
<StgValue><ssdm name="sext_ln840_22"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:127 %add_ln840_14 = add i13 %sext_ln840_21, i13 %sext_ln840_23

]]></Node>
<StgValue><ssdm name="add_ln840_14"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:128 %accu_V_7 = add i13 %add_ln840_14, i13 %sext_ln840_22

]]></Node>
<StgValue><ssdm name="accu_V_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="210" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:23 %accu_V = add i13 %add_ln840, i13 %sext_ln840_1

]]></Node>
<StgValue><ssdm name="accu_V"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:38 %accu_V_1 = add i13 %add_ln840_2, i13 %sext_ln840_4

]]></Node>
<StgValue><ssdm name="accu_V_1"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:53 %accu_V_2 = add i13 %add_ln840_4, i13 %sext_ln840_7

]]></Node>
<StgValue><ssdm name="accu_V_2"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:68 %accu_V_3 = add i13 %add_ln840_6, i13 %sext_ln840_10

]]></Node>
<StgValue><ssdm name="accu_V_3"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:83 %accu_V_4 = add i13 %add_ln840_8, i13 %sext_ln840_13

]]></Node>
<StgValue><ssdm name="accu_V_4"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:98 %accu_V_5 = add i13 %add_ln840_10, i13 %sext_ln840_16

]]></Node>
<StgValue><ssdm name="accu_V_5"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:113 %accu_V_6 = add i13 %add_ln840_12, i13 %sext_ln840_19

]]></Node>
<StgValue><ssdm name="accu_V_6"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:128 %accu_V_7 = add i13 %add_ln840_14, i13 %sext_ln840_22

]]></Node>
<StgValue><ssdm name="accu_V_7"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:131 %tmp = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 86, i13 7678, i13 7917, i13 373, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:132 %icmp_ln1039 = icmp_slt  i13 %accu_V, i13 %tmp

]]></Node>
<StgValue><ssdm name="icmp_ln1039"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:133 %result_V = xor i1 %icmp_ln1039, i1 1

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:134 %zext_ln215 = zext i1 %result_V

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:135 %tmp_2 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 99, i13 7732, i13 7944, i13 403, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:136 %icmp_ln1039_1 = icmp_slt  i13 %accu_V, i13 %tmp_2

]]></Node>
<StgValue><ssdm name="icmp_ln1039_1"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:137 %xor_ln1039 = xor i1 %icmp_ln1039_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:138 %zext_ln1039 = zext i1 %xor_ln1039

]]></Node>
<StgValue><ssdm name="zext_ln1039"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:139 %tmp_3 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 112, i13 7785, i13 7970, i13 434, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:140 %icmp_ln1039_2 = icmp_slt  i13 %accu_V, i13 %tmp_3

]]></Node>
<StgValue><ssdm name="icmp_ln1039_2"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:141 %xor_ln1039_1 = xor i1 %icmp_ln1039_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_1"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:142 %zext_ln1039_1 = zext i1 %xor_ln1039_1

]]></Node>
<StgValue><ssdm name="zext_ln1039_1"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:143 %tmp_4 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 125, i13 7839, i13 7997, i13 465, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:144 %icmp_ln1039_3 = icmp_slt  i13 %accu_V, i13 %tmp_4

]]></Node>
<StgValue><ssdm name="icmp_ln1039_3"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:145 %xor_ln1039_2 = xor i1 %icmp_ln1039_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_2"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:146 %zext_ln1039_2 = zext i1 %xor_ln1039_2

]]></Node>
<StgValue><ssdm name="zext_ln1039_2"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:147 %tmp_5 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 137, i13 7892, i13 8023, i13 496, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:148 %icmp_ln1039_4 = icmp_slt  i13 %accu_V, i13 %tmp_5

]]></Node>
<StgValue><ssdm name="icmp_ln1039_4"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:149 %xor_ln1039_3 = xor i1 %icmp_ln1039_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_3"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:150 %zext_ln1039_3 = zext i1 %xor_ln1039_3

]]></Node>
<StgValue><ssdm name="zext_ln1039_3"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:151 %tmp_6 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 150, i13 7946, i13 8050, i13 527, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:152 %icmp_ln1039_5 = icmp_slt  i13 %accu_V, i13 %tmp_6

]]></Node>
<StgValue><ssdm name="icmp_ln1039_5"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:153 %xor_ln1039_4 = xor i1 %icmp_ln1039_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_4"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:154 %zext_ln1039_4 = zext i1 %xor_ln1039_4

]]></Node>
<StgValue><ssdm name="zext_ln1039_4"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:155 %tmp_7 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 163, i13 7999, i13 8077, i13 557, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:156 %icmp_ln1039_6 = icmp_slt  i13 %accu_V, i13 %tmp_7

]]></Node>
<StgValue><ssdm name="icmp_ln1039_6"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:157 %xor_ln1039_5 = xor i1 %icmp_ln1039_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_5"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:158 %zext_ln1039_5 = zext i1 %xor_ln1039_5

]]></Node>
<StgValue><ssdm name="zext_ln1039_5"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:159 %tmp_8 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 176, i13 8053, i13 8103, i13 588, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:160 %icmp_ln1039_7 = icmp_slt  i13 %accu_V, i13 %tmp_8

]]></Node>
<StgValue><ssdm name="icmp_ln1039_7"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:161 %xor_ln1039_6 = xor i1 %icmp_ln1039_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_6"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:162 %zext_ln1039_6 = zext i1 %xor_ln1039_6

]]></Node>
<StgValue><ssdm name="zext_ln1039_6"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:163 %tmp_9 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 188, i13 8106, i13 8130, i13 619, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:164 %icmp_ln1039_8 = icmp_slt  i13 %accu_V, i13 %tmp_9

]]></Node>
<StgValue><ssdm name="icmp_ln1039_8"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:165 %xor_ln1039_7 = xor i1 %icmp_ln1039_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_7"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:166 %zext_ln1039_7 = zext i1 %xor_ln1039_7

]]></Node>
<StgValue><ssdm name="zext_ln1039_7"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:167 %tmp_s = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 201, i13 8160, i13 8156, i13 650, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:168 %icmp_ln1039_9 = icmp_slt  i13 %accu_V, i13 %tmp_s

]]></Node>
<StgValue><ssdm name="icmp_ln1039_9"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:169 %xor_ln1039_8 = xor i1 %icmp_ln1039_9, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_8"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:170 %zext_ln1039_8 = zext i1 %xor_ln1039_8

]]></Node>
<StgValue><ssdm name="zext_ln1039_8"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:171 %tmp_1 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 214, i13 21, i13 8183, i13 681, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:172 %icmp_ln1039_10 = icmp_slt  i13 %accu_V, i13 %tmp_1

]]></Node>
<StgValue><ssdm name="icmp_ln1039_10"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:173 %xor_ln1039_9 = xor i1 %icmp_ln1039_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_9"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:174 %zext_ln1039_9 = zext i1 %xor_ln1039_9

]]></Node>
<StgValue><ssdm name="zext_ln1039_9"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:175 %tmp_10 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 227, i13 75, i13 17, i13 711, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:176 %icmp_ln1039_11 = icmp_slt  i13 %accu_V, i13 %tmp_10

]]></Node>
<StgValue><ssdm name="icmp_ln1039_11"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:177 %xor_ln1039_10 = xor i1 %icmp_ln1039_11, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_10"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:178 %zext_ln1039_10 = zext i1 %xor_ln1039_10

]]></Node>
<StgValue><ssdm name="zext_ln1039_10"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:179 %tmp_11 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 240, i13 128, i13 44, i13 742, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:180 %icmp_ln1039_12 = icmp_slt  i13 %accu_V, i13 %tmp_11

]]></Node>
<StgValue><ssdm name="icmp_ln1039_12"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:181 %xor_ln1039_11 = xor i1 %icmp_ln1039_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_11"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:182 %zext_ln1039_11 = zext i1 %xor_ln1039_11

]]></Node>
<StgValue><ssdm name="zext_ln1039_11"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:183 %tmp_12 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 252, i13 182, i13 70, i13 773, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:184 %icmp_ln1039_13 = icmp_slt  i13 %accu_V, i13 %tmp_12

]]></Node>
<StgValue><ssdm name="icmp_ln1039_13"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:185 %xor_ln1039_12 = xor i1 %icmp_ln1039_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_12"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:186 %zext_ln1039_12 = zext i1 %xor_ln1039_12

]]></Node>
<StgValue><ssdm name="zext_ln1039_12"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:187 %tmp_13 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 265, i13 235, i13 97, i13 804, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:188 %icmp_ln1039_14 = icmp_slt  i13 %accu_V, i13 %tmp_13

]]></Node>
<StgValue><ssdm name="icmp_ln1039_14"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:189 %xor_ln1039_13 = xor i1 %icmp_ln1039_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_13"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:190 %zext_ln840 = zext i1 %xor_ln1039_13

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:191 %add_ln840_16 = add i2 %zext_ln215, i2 %zext_ln1039_1

]]></Node>
<StgValue><ssdm name="add_ln840_16"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:192 %add_ln840_17 = add i2 %add_ln840_16, i2 %zext_ln1039

]]></Node>
<StgValue><ssdm name="add_ln840_17"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:193 %zext_ln840_1 = zext i2 %add_ln840_17

]]></Node>
<StgValue><ssdm name="zext_ln840_1"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:194 %add_ln840_18 = add i2 %zext_ln1039_2, i2 %zext_ln1039_3

]]></Node>
<StgValue><ssdm name="add_ln840_18"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:195 %zext_ln840_2 = zext i2 %add_ln840_18

]]></Node>
<StgValue><ssdm name="zext_ln840_2"/></StgValue>
</operation>

<operation id="283" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:196 %add_ln840_19 = add i2 %zext_ln1039_4, i2 %zext_ln1039_5

]]></Node>
<StgValue><ssdm name="add_ln840_19"/></StgValue>
</operation>

<operation id="284" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:197 %zext_ln840_3 = zext i2 %add_ln840_19

]]></Node>
<StgValue><ssdm name="zext_ln840_3"/></StgValue>
</operation>

<operation id="285" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:198 %add_ln840_20 = add i3 %zext_ln840_3, i3 %zext_ln840_2

]]></Node>
<StgValue><ssdm name="add_ln840_20"/></StgValue>
</operation>

<operation id="286" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:199 %add_ln840_21 = add i3 %add_ln840_20, i3 %zext_ln840_1

]]></Node>
<StgValue><ssdm name="add_ln840_21"/></StgValue>
</operation>

<operation id="287" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:200 %zext_ln840_4 = zext i3 %add_ln840_21

]]></Node>
<StgValue><ssdm name="zext_ln840_4"/></StgValue>
</operation>

<operation id="288" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:201 %add_ln840_22 = add i2 %zext_ln1039_6, i2 %zext_ln1039_7

]]></Node>
<StgValue><ssdm name="add_ln840_22"/></StgValue>
</operation>

<operation id="289" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:202 %zext_ln840_5 = zext i2 %add_ln840_22

]]></Node>
<StgValue><ssdm name="zext_ln840_5"/></StgValue>
</operation>

<operation id="290" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:203 %add_ln840_23 = add i2 %zext_ln1039_8, i2 %zext_ln1039_9

]]></Node>
<StgValue><ssdm name="add_ln840_23"/></StgValue>
</operation>

<operation id="291" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:204 %zext_ln840_6 = zext i2 %add_ln840_23

]]></Node>
<StgValue><ssdm name="zext_ln840_6"/></StgValue>
</operation>

<operation id="292" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:205 %add_ln840_24 = add i3 %zext_ln840_6, i3 %zext_ln840_5

]]></Node>
<StgValue><ssdm name="add_ln840_24"/></StgValue>
</operation>

<operation id="293" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:206 %zext_ln840_7 = zext i3 %add_ln840_24

]]></Node>
<StgValue><ssdm name="zext_ln840_7"/></StgValue>
</operation>

<operation id="294" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:207 %add_ln840_25 = add i2 %zext_ln1039_10, i2 %zext_ln1039_11

]]></Node>
<StgValue><ssdm name="add_ln840_25"/></StgValue>
</operation>

<operation id="295" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:208 %zext_ln840_8 = zext i2 %add_ln840_25

]]></Node>
<StgValue><ssdm name="zext_ln840_8"/></StgValue>
</operation>

<operation id="296" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:209 %add_ln840_26 = add i2 %zext_ln1039_12, i2 %zext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840_26"/></StgValue>
</operation>

<operation id="297" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:210 %zext_ln840_9 = zext i2 %add_ln840_26

]]></Node>
<StgValue><ssdm name="zext_ln840_9"/></StgValue>
</operation>

<operation id="298" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:211 %add_ln840_27 = add i3 %zext_ln840_9, i3 %zext_ln840_8

]]></Node>
<StgValue><ssdm name="add_ln840_27"/></StgValue>
</operation>

<operation id="299" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:212 %zext_ln840_10 = zext i3 %add_ln840_27

]]></Node>
<StgValue><ssdm name="zext_ln840_10"/></StgValue>
</operation>

<operation id="300" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:213 %add_ln840_28 = add i4 %zext_ln840_10, i4 %zext_ln840_7

]]></Node>
<StgValue><ssdm name="add_ln840_28"/></StgValue>
</operation>

<operation id="301" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:214 %result_V_1 = add i4 %add_ln840_28, i4 %zext_ln840_4

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="302" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:215 %tmp_14 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 372, i13 7948, i13 287, i13 302, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="303" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:216 %icmp_ln1039_15 = icmp_slt  i13 %accu_V_1, i13 %tmp_14

]]></Node>
<StgValue><ssdm name="icmp_ln1039_15"/></StgValue>
</operation>

<operation id="304" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:217 %result_V_2 = xor i1 %icmp_ln1039_15, i1 1

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="305" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:218 %zext_ln215_1 = zext i1 %result_V_2

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="306" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:219 %tmp_15 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 398, i13 7973, i13 317, i13 329, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="307" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:220 %icmp_ln1039_16 = icmp_slt  i13 %accu_V_1, i13 %tmp_15

]]></Node>
<StgValue><ssdm name="icmp_ln1039_16"/></StgValue>
</operation>

<operation id="308" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:221 %xor_ln1039_15 = xor i1 %icmp_ln1039_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_15"/></StgValue>
</operation>

<operation id="309" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:222 %zext_ln1039_13 = zext i1 %xor_ln1039_15

]]></Node>
<StgValue><ssdm name="zext_ln1039_13"/></StgValue>
</operation>

<operation id="310" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:223 %tmp_16 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 424, i13 7998, i13 347, i13 357, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="311" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:224 %icmp_ln1039_17 = icmp_slt  i13 %accu_V_1, i13 %tmp_16

]]></Node>
<StgValue><ssdm name="icmp_ln1039_17"/></StgValue>
</operation>

<operation id="312" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:225 %xor_ln1039_16 = xor i1 %icmp_ln1039_17, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_16"/></StgValue>
</operation>

<operation id="313" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:226 %zext_ln1039_14 = zext i1 %xor_ln1039_16

]]></Node>
<StgValue><ssdm name="zext_ln1039_14"/></StgValue>
</operation>

<operation id="314" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:227 %tmp_17 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 450, i13 8023, i13 377, i13 384, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="315" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:228 %icmp_ln1039_18 = icmp_slt  i13 %accu_V_1, i13 %tmp_17

]]></Node>
<StgValue><ssdm name="icmp_ln1039_18"/></StgValue>
</operation>

<operation id="316" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:229 %xor_ln1039_17 = xor i1 %icmp_ln1039_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_17"/></StgValue>
</operation>

<operation id="317" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:230 %zext_ln1039_15 = zext i1 %xor_ln1039_17

]]></Node>
<StgValue><ssdm name="zext_ln1039_15"/></StgValue>
</operation>

<operation id="318" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:231 %tmp_18 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 477, i13 8048, i13 407, i13 411, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="319" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:232 %icmp_ln1039_19 = icmp_slt  i13 %accu_V_1, i13 %tmp_18

]]></Node>
<StgValue><ssdm name="icmp_ln1039_19"/></StgValue>
</operation>

<operation id="320" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:233 %xor_ln1039_18 = xor i1 %icmp_ln1039_19, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_18"/></StgValue>
</operation>

<operation id="321" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:234 %zext_ln1039_16 = zext i1 %xor_ln1039_18

]]></Node>
<StgValue><ssdm name="zext_ln1039_16"/></StgValue>
</operation>

<operation id="322" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:235 %tmp_19 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 503, i13 8073, i13 437, i13 438, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="323" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:236 %icmp_ln1039_20 = icmp_slt  i13 %accu_V_1, i13 %tmp_19

]]></Node>
<StgValue><ssdm name="icmp_ln1039_20"/></StgValue>
</operation>

<operation id="324" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:237 %xor_ln1039_19 = xor i1 %icmp_ln1039_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_19"/></StgValue>
</operation>

<operation id="325" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:238 %zext_ln1039_17 = zext i1 %xor_ln1039_19

]]></Node>
<StgValue><ssdm name="zext_ln1039_17"/></StgValue>
</operation>

<operation id="326" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:239 %tmp_20 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 529, i13 8098, i13 467, i13 466, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="327" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:240 %icmp_ln1039_21 = icmp_slt  i13 %accu_V_1, i13 %tmp_20

]]></Node>
<StgValue><ssdm name="icmp_ln1039_21"/></StgValue>
</operation>

<operation id="328" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:241 %xor_ln1039_20 = xor i1 %icmp_ln1039_21, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_20"/></StgValue>
</operation>

<operation id="329" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:242 %zext_ln1039_18 = zext i1 %xor_ln1039_20

]]></Node>
<StgValue><ssdm name="zext_ln1039_18"/></StgValue>
</operation>

<operation id="330" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:243 %tmp_21 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 555, i13 8123, i13 497, i13 493, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="331" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:244 %icmp_ln1039_22 = icmp_slt  i13 %accu_V_1, i13 %tmp_21

]]></Node>
<StgValue><ssdm name="icmp_ln1039_22"/></StgValue>
</operation>

<operation id="332" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:245 %xor_ln1039_21 = xor i1 %icmp_ln1039_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_21"/></StgValue>
</operation>

<operation id="333" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:246 %zext_ln1039_19 = zext i1 %xor_ln1039_21

]]></Node>
<StgValue><ssdm name="zext_ln1039_19"/></StgValue>
</operation>

<operation id="334" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:247 %tmp_22 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 581, i13 8148, i13 527, i13 520, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="335" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:248 %icmp_ln1039_23 = icmp_slt  i13 %accu_V_1, i13 %tmp_22

]]></Node>
<StgValue><ssdm name="icmp_ln1039_23"/></StgValue>
</operation>

<operation id="336" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:249 %xor_ln1039_22 = xor i1 %icmp_ln1039_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_22"/></StgValue>
</operation>

<operation id="337" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:250 %zext_ln1039_20 = zext i1 %xor_ln1039_22

]]></Node>
<StgValue><ssdm name="zext_ln1039_20"/></StgValue>
</operation>

<operation id="338" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:251 %tmp_23 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 607, i13 8174, i13 557, i13 548, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="339" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:252 %icmp_ln1039_24 = icmp_slt  i13 %accu_V_1, i13 %tmp_23

]]></Node>
<StgValue><ssdm name="icmp_ln1039_24"/></StgValue>
</operation>

<operation id="340" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:253 %xor_ln1039_23 = xor i1 %icmp_ln1039_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_23"/></StgValue>
</operation>

<operation id="341" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:254 %zext_ln1039_21 = zext i1 %xor_ln1039_23

]]></Node>
<StgValue><ssdm name="zext_ln1039_21"/></StgValue>
</operation>

<operation id="342" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:255 %tmp_24 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 633, i13 7, i13 587, i13 575, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="343" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:256 %icmp_ln1039_25 = icmp_slt  i13 %accu_V_1, i13 %tmp_24

]]></Node>
<StgValue><ssdm name="icmp_ln1039_25"/></StgValue>
</operation>

<operation id="344" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:257 %xor_ln1039_24 = xor i1 %icmp_ln1039_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_24"/></StgValue>
</operation>

<operation id="345" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:258 %zext_ln1039_22 = zext i1 %xor_ln1039_24

]]></Node>
<StgValue><ssdm name="zext_ln1039_22"/></StgValue>
</operation>

<operation id="346" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:259 %tmp_25 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 660, i13 32, i13 617, i13 602, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="347" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:260 %icmp_ln1039_26 = icmp_slt  i13 %accu_V_1, i13 %tmp_25

]]></Node>
<StgValue><ssdm name="icmp_ln1039_26"/></StgValue>
</operation>

<operation id="348" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:261 %xor_ln1039_25 = xor i1 %icmp_ln1039_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_25"/></StgValue>
</operation>

<operation id="349" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:262 %zext_ln1039_23 = zext i1 %xor_ln1039_25

]]></Node>
<StgValue><ssdm name="zext_ln1039_23"/></StgValue>
</operation>

<operation id="350" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:263 %tmp_26 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 686, i13 57, i13 647, i13 629, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="351" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:264 %icmp_ln1039_27 = icmp_slt  i13 %accu_V_1, i13 %tmp_26

]]></Node>
<StgValue><ssdm name="icmp_ln1039_27"/></StgValue>
</operation>

<operation id="352" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:265 %xor_ln1039_26 = xor i1 %icmp_ln1039_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_26"/></StgValue>
</operation>

<operation id="353" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:266 %zext_ln1039_24 = zext i1 %xor_ln1039_26

]]></Node>
<StgValue><ssdm name="zext_ln1039_24"/></StgValue>
</operation>

<operation id="354" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:267 %tmp_27 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 712, i13 82, i13 677, i13 657, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="355" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:268 %icmp_ln1039_28 = icmp_slt  i13 %accu_V_1, i13 %tmp_27

]]></Node>
<StgValue><ssdm name="icmp_ln1039_28"/></StgValue>
</operation>

<operation id="356" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:269 %xor_ln1039_27 = xor i1 %icmp_ln1039_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_27"/></StgValue>
</operation>

<operation id="357" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:270 %zext_ln1039_25 = zext i1 %xor_ln1039_27

]]></Node>
<StgValue><ssdm name="zext_ln1039_25"/></StgValue>
</operation>

<operation id="358" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:271 %tmp_28 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 738, i13 107, i13 707, i13 684, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="359" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:272 %icmp_ln1039_29 = icmp_slt  i13 %accu_V_1, i13 %tmp_28

]]></Node>
<StgValue><ssdm name="icmp_ln1039_29"/></StgValue>
</operation>

<operation id="360" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:273 %xor_ln1039_28 = xor i1 %icmp_ln1039_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_28"/></StgValue>
</operation>

<operation id="361" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:274 %zext_ln840_11 = zext i1 %xor_ln1039_28

]]></Node>
<StgValue><ssdm name="zext_ln840_11"/></StgValue>
</operation>

<operation id="362" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:275 %add_ln840_30 = add i2 %zext_ln215_1, i2 %zext_ln1039_14

]]></Node>
<StgValue><ssdm name="add_ln840_30"/></StgValue>
</operation>

<operation id="363" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:276 %add_ln840_31 = add i2 %add_ln840_30, i2 %zext_ln1039_13

]]></Node>
<StgValue><ssdm name="add_ln840_31"/></StgValue>
</operation>

<operation id="364" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:277 %zext_ln840_12 = zext i2 %add_ln840_31

]]></Node>
<StgValue><ssdm name="zext_ln840_12"/></StgValue>
</operation>

<operation id="365" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:278 %add_ln840_32 = add i2 %zext_ln1039_15, i2 %zext_ln1039_16

]]></Node>
<StgValue><ssdm name="add_ln840_32"/></StgValue>
</operation>

<operation id="366" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:279 %zext_ln840_13 = zext i2 %add_ln840_32

]]></Node>
<StgValue><ssdm name="zext_ln840_13"/></StgValue>
</operation>

<operation id="367" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:280 %add_ln840_33 = add i2 %zext_ln1039_17, i2 %zext_ln1039_18

]]></Node>
<StgValue><ssdm name="add_ln840_33"/></StgValue>
</operation>

<operation id="368" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:281 %zext_ln840_14 = zext i2 %add_ln840_33

]]></Node>
<StgValue><ssdm name="zext_ln840_14"/></StgValue>
</operation>

<operation id="369" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:282 %add_ln840_34 = add i3 %zext_ln840_14, i3 %zext_ln840_13

]]></Node>
<StgValue><ssdm name="add_ln840_34"/></StgValue>
</operation>

<operation id="370" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:283 %add_ln840_35 = add i3 %add_ln840_34, i3 %zext_ln840_12

]]></Node>
<StgValue><ssdm name="add_ln840_35"/></StgValue>
</operation>

<operation id="371" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:284 %zext_ln840_15 = zext i3 %add_ln840_35

]]></Node>
<StgValue><ssdm name="zext_ln840_15"/></StgValue>
</operation>

<operation id="372" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:285 %add_ln840_36 = add i2 %zext_ln1039_19, i2 %zext_ln1039_20

]]></Node>
<StgValue><ssdm name="add_ln840_36"/></StgValue>
</operation>

<operation id="373" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:286 %zext_ln840_16 = zext i2 %add_ln840_36

]]></Node>
<StgValue><ssdm name="zext_ln840_16"/></StgValue>
</operation>

<operation id="374" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:287 %add_ln840_37 = add i2 %zext_ln1039_21, i2 %zext_ln1039_22

]]></Node>
<StgValue><ssdm name="add_ln840_37"/></StgValue>
</operation>

<operation id="375" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:288 %zext_ln840_17 = zext i2 %add_ln840_37

]]></Node>
<StgValue><ssdm name="zext_ln840_17"/></StgValue>
</operation>

<operation id="376" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:289 %add_ln840_38 = add i3 %zext_ln840_17, i3 %zext_ln840_16

]]></Node>
<StgValue><ssdm name="add_ln840_38"/></StgValue>
</operation>

<operation id="377" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:290 %zext_ln840_18 = zext i3 %add_ln840_38

]]></Node>
<StgValue><ssdm name="zext_ln840_18"/></StgValue>
</operation>

<operation id="378" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:291 %add_ln840_39 = add i2 %zext_ln1039_23, i2 %zext_ln1039_24

]]></Node>
<StgValue><ssdm name="add_ln840_39"/></StgValue>
</operation>

<operation id="379" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:292 %zext_ln840_19 = zext i2 %add_ln840_39

]]></Node>
<StgValue><ssdm name="zext_ln840_19"/></StgValue>
</operation>

<operation id="380" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:293 %add_ln840_40 = add i2 %zext_ln1039_25, i2 %zext_ln840_11

]]></Node>
<StgValue><ssdm name="add_ln840_40"/></StgValue>
</operation>

<operation id="381" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:294 %zext_ln840_20 = zext i2 %add_ln840_40

]]></Node>
<StgValue><ssdm name="zext_ln840_20"/></StgValue>
</operation>

<operation id="382" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:295 %add_ln840_41 = add i3 %zext_ln840_20, i3 %zext_ln840_19

]]></Node>
<StgValue><ssdm name="add_ln840_41"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:296 %zext_ln840_21 = zext i3 %add_ln840_41

]]></Node>
<StgValue><ssdm name="zext_ln840_21"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:297 %add_ln840_42 = add i4 %zext_ln840_21, i4 %zext_ln840_18

]]></Node>
<StgValue><ssdm name="add_ln840_42"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:298 %result_V_3 = add i4 %add_ln840_42, i4 %zext_ln840_15

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:299 %tmp_29 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 79, i13 981, i13 572, i13 7966, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:300 %icmp_ln1039_30 = icmp_slt  i13 %accu_V_2, i13 %tmp_29

]]></Node>
<StgValue><ssdm name="icmp_ln1039_30"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:301 %result_V_4 = xor i1 %icmp_ln1039_30, i1 1

]]></Node>
<StgValue><ssdm name="result_V_4"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:302 %zext_ln215_2 = zext i1 %result_V_4

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:303 %tmp_30 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 90, i13 1064, i13 633, i13 7991, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:304 %icmp_ln1039_31 = icmp_slt  i13 %accu_V_2, i13 %tmp_30

]]></Node>
<StgValue><ssdm name="icmp_ln1039_31"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:305 %xor_ln1039_30 = xor i1 %icmp_ln1039_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_30"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:306 %zext_ln1039_26 = zext i1 %xor_ln1039_30

]]></Node>
<StgValue><ssdm name="zext_ln1039_26"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:307 %tmp_31 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 101, i13 1146, i13 694, i13 8016, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:308 %icmp_ln1039_32 = icmp_slt  i13 %accu_V_2, i13 %tmp_31

]]></Node>
<StgValue><ssdm name="icmp_ln1039_32"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:309 %xor_ln1039_31 = xor i1 %icmp_ln1039_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_31"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:310 %zext_ln1039_27 = zext i1 %xor_ln1039_31

]]></Node>
<StgValue><ssdm name="zext_ln1039_27"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:311 %tmp_32 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 112, i13 1228, i13 755, i13 8040, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:312 %icmp_ln1039_33 = icmp_slt  i13 %accu_V_2, i13 %tmp_32

]]></Node>
<StgValue><ssdm name="icmp_ln1039_33"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:313 %xor_ln1039_32 = xor i1 %icmp_ln1039_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_32"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:314 %zext_ln1039_28 = zext i1 %xor_ln1039_32

]]></Node>
<StgValue><ssdm name="zext_ln1039_28"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:315 %tmp_33 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 123, i13 1311, i13 817, i13 8065, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:316 %icmp_ln1039_34 = icmp_slt  i13 %accu_V_2, i13 %tmp_33

]]></Node>
<StgValue><ssdm name="icmp_ln1039_34"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:317 %xor_ln1039_33 = xor i1 %icmp_ln1039_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_33"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:318 %zext_ln1039_29 = zext i1 %xor_ln1039_33

]]></Node>
<StgValue><ssdm name="zext_ln1039_29"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:319 %tmp_34 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 134, i13 1393, i13 878, i13 8090, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:320 %icmp_ln1039_35 = icmp_slt  i13 %accu_V_2, i13 %tmp_34

]]></Node>
<StgValue><ssdm name="icmp_ln1039_35"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:321 %xor_ln1039_34 = xor i1 %icmp_ln1039_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_34"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:322 %zext_ln1039_30 = zext i1 %xor_ln1039_34

]]></Node>
<StgValue><ssdm name="zext_ln1039_30"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:323 %tmp_35 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 144, i13 1475, i13 939, i13 8115, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:324 %icmp_ln1039_36 = icmp_slt  i13 %accu_V_2, i13 %tmp_35

]]></Node>
<StgValue><ssdm name="icmp_ln1039_36"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:325 %xor_ln1039_35 = xor i1 %icmp_ln1039_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_35"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:326 %zext_ln1039_31 = zext i1 %xor_ln1039_35

]]></Node>
<StgValue><ssdm name="zext_ln1039_31"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:327 %tmp_36 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 155, i13 1558, i13 1000, i13 8140, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:328 %icmp_ln1039_37 = icmp_slt  i13 %accu_V_2, i13 %tmp_36

]]></Node>
<StgValue><ssdm name="icmp_ln1039_37"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:329 %xor_ln1039_36 = xor i1 %icmp_ln1039_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_36"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:330 %zext_ln1039_32 = zext i1 %xor_ln1039_36

]]></Node>
<StgValue><ssdm name="zext_ln1039_32"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:331 %tmp_37 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 166, i13 1640, i13 1061, i13 8165, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:332 %icmp_ln1039_38 = icmp_slt  i13 %accu_V_2, i13 %tmp_37

]]></Node>
<StgValue><ssdm name="icmp_ln1039_38"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:333 %xor_ln1039_37 = xor i1 %icmp_ln1039_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_37"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:334 %zext_ln1039_33 = zext i1 %xor_ln1039_37

]]></Node>
<StgValue><ssdm name="zext_ln1039_33"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:335 %tmp_38 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 177, i13 1723, i13 1122, i13 8189, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:336 %icmp_ln1039_39 = icmp_slt  i13 %accu_V_2, i13 %tmp_38

]]></Node>
<StgValue><ssdm name="icmp_ln1039_39"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:337 %xor_ln1039_38 = xor i1 %icmp_ln1039_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_38"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:338 %zext_ln1039_34 = zext i1 %xor_ln1039_38

]]></Node>
<StgValue><ssdm name="zext_ln1039_34"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:339 %tmp_39 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 188, i13 1805, i13 1183, i13 22, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:340 %icmp_ln1039_40 = icmp_slt  i13 %accu_V_2, i13 %tmp_39

]]></Node>
<StgValue><ssdm name="icmp_ln1039_40"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:341 %xor_ln1039_39 = xor i1 %icmp_ln1039_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_39"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:342 %zext_ln1039_35 = zext i1 %xor_ln1039_39

]]></Node>
<StgValue><ssdm name="zext_ln1039_35"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:343 %tmp_40 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 199, i13 1887, i13 1244, i13 47, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:344 %icmp_ln1039_41 = icmp_slt  i13 %accu_V_2, i13 %tmp_40

]]></Node>
<StgValue><ssdm name="icmp_ln1039_41"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:345 %xor_ln1039_40 = xor i1 %icmp_ln1039_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_40"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:346 %zext_ln1039_36 = zext i1 %xor_ln1039_40

]]></Node>
<StgValue><ssdm name="zext_ln1039_36"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:347 %tmp_41 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 210, i13 1970, i13 1305, i13 72, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:348 %icmp_ln1039_42 = icmp_slt  i13 %accu_V_2, i13 %tmp_41

]]></Node>
<StgValue><ssdm name="icmp_ln1039_42"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:349 %xor_ln1039_41 = xor i1 %icmp_ln1039_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_41"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:350 %zext_ln1039_37 = zext i1 %xor_ln1039_41

]]></Node>
<StgValue><ssdm name="zext_ln1039_37"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:351 %tmp_42 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 221, i13 2052, i13 1366, i13 97, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:352 %icmp_ln1039_43 = icmp_slt  i13 %accu_V_2, i13 %tmp_42

]]></Node>
<StgValue><ssdm name="icmp_ln1039_43"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:353 %xor_ln1039_42 = xor i1 %icmp_ln1039_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_42"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:354 %zext_ln1039_38 = zext i1 %xor_ln1039_42

]]></Node>
<StgValue><ssdm name="zext_ln1039_38"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:355 %tmp_43 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 232, i13 2134, i13 1427, i13 122, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:356 %icmp_ln1039_44 = icmp_slt  i13 %accu_V_2, i13 %tmp_43

]]></Node>
<StgValue><ssdm name="icmp_ln1039_44"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:357 %xor_ln1039_43 = xor i1 %icmp_ln1039_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_43"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:358 %zext_ln840_22 = zext i1 %xor_ln1039_43

]]></Node>
<StgValue><ssdm name="zext_ln840_22"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:359 %add_ln840_44 = add i2 %zext_ln215_2, i2 %zext_ln1039_27

]]></Node>
<StgValue><ssdm name="add_ln840_44"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:360 %add_ln840_45 = add i2 %add_ln840_44, i2 %zext_ln1039_26

]]></Node>
<StgValue><ssdm name="add_ln840_45"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:361 %zext_ln840_23 = zext i2 %add_ln840_45

]]></Node>
<StgValue><ssdm name="zext_ln840_23"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:362 %add_ln840_46 = add i2 %zext_ln1039_28, i2 %zext_ln1039_29

]]></Node>
<StgValue><ssdm name="add_ln840_46"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:363 %zext_ln840_24 = zext i2 %add_ln840_46

]]></Node>
<StgValue><ssdm name="zext_ln840_24"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:364 %add_ln840_47 = add i2 %zext_ln1039_30, i2 %zext_ln1039_31

]]></Node>
<StgValue><ssdm name="add_ln840_47"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:365 %zext_ln840_25 = zext i2 %add_ln840_47

]]></Node>
<StgValue><ssdm name="zext_ln840_25"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:366 %add_ln840_48 = add i3 %zext_ln840_25, i3 %zext_ln840_24

]]></Node>
<StgValue><ssdm name="add_ln840_48"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:367 %add_ln840_49 = add i3 %add_ln840_48, i3 %zext_ln840_23

]]></Node>
<StgValue><ssdm name="add_ln840_49"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:368 %zext_ln840_26 = zext i3 %add_ln840_49

]]></Node>
<StgValue><ssdm name="zext_ln840_26"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:369 %add_ln840_50 = add i2 %zext_ln1039_32, i2 %zext_ln1039_33

]]></Node>
<StgValue><ssdm name="add_ln840_50"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:370 %zext_ln840_27 = zext i2 %add_ln840_50

]]></Node>
<StgValue><ssdm name="zext_ln840_27"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:371 %add_ln840_51 = add i2 %zext_ln1039_34, i2 %zext_ln1039_35

]]></Node>
<StgValue><ssdm name="add_ln840_51"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:372 %zext_ln840_28 = zext i2 %add_ln840_51

]]></Node>
<StgValue><ssdm name="zext_ln840_28"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:373 %add_ln840_52 = add i3 %zext_ln840_28, i3 %zext_ln840_27

]]></Node>
<StgValue><ssdm name="add_ln840_52"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:374 %zext_ln840_29 = zext i3 %add_ln840_52

]]></Node>
<StgValue><ssdm name="zext_ln840_29"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:375 %add_ln840_53 = add i2 %zext_ln1039_36, i2 %zext_ln1039_37

]]></Node>
<StgValue><ssdm name="add_ln840_53"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:376 %zext_ln840_30 = zext i2 %add_ln840_53

]]></Node>
<StgValue><ssdm name="zext_ln840_30"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:377 %add_ln840_54 = add i2 %zext_ln1039_38, i2 %zext_ln840_22

]]></Node>
<StgValue><ssdm name="add_ln840_54"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:378 %zext_ln840_31 = zext i2 %add_ln840_54

]]></Node>
<StgValue><ssdm name="zext_ln840_31"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:379 %add_ln840_55 = add i3 %zext_ln840_31, i3 %zext_ln840_30

]]></Node>
<StgValue><ssdm name="add_ln840_55"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:380 %zext_ln840_32 = zext i3 %add_ln840_55

]]></Node>
<StgValue><ssdm name="zext_ln840_32"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:381 %add_ln840_56 = add i4 %zext_ln840_32, i4 %zext_ln840_29

]]></Node>
<StgValue><ssdm name="add_ln840_56"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:382 %result_V_5 = add i4 %add_ln840_56, i4 %zext_ln840_26

]]></Node>
<StgValue><ssdm name="result_V_5"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:383 %tmp_44 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 85, i13 103, i13 619, i13 1138, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:384 %icmp_ln1039_45 = icmp_slt  i13 %accu_V_3, i13 %tmp_44

]]></Node>
<StgValue><ssdm name="icmp_ln1039_45"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:385 %result_V_6 = xor i1 %icmp_ln1039_45, i1 1

]]></Node>
<StgValue><ssdm name="result_V_6"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:386 %zext_ln215_3 = zext i1 %result_V_6

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:387 %tmp_45 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 98, i13 117, i13 684, i13 1272, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:388 %icmp_ln1039_46 = icmp_slt  i13 %accu_V_3, i13 %tmp_45

]]></Node>
<StgValue><ssdm name="icmp_ln1039_46"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:389 %xor_ln1039_45 = xor i1 %icmp_ln1039_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_45"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:390 %zext_ln1039_39 = zext i1 %xor_ln1039_45

]]></Node>
<StgValue><ssdm name="zext_ln1039_39"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:391 %tmp_46 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 112, i13 132, i13 748, i13 1405, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:392 %icmp_ln1039_47 = icmp_slt  i13 %accu_V_3, i13 %tmp_46

]]></Node>
<StgValue><ssdm name="icmp_ln1039_47"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:393 %xor_ln1039_46 = xor i1 %icmp_ln1039_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_46"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:394 %zext_ln1039_40 = zext i1 %xor_ln1039_46

]]></Node>
<StgValue><ssdm name="zext_ln1039_40"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:395 %tmp_47 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 125, i13 146, i13 812, i13 1539, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:396 %icmp_ln1039_48 = icmp_slt  i13 %accu_V_3, i13 %tmp_47

]]></Node>
<StgValue><ssdm name="icmp_ln1039_48"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:397 %xor_ln1039_47 = xor i1 %icmp_ln1039_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_47"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:398 %zext_ln1039_41 = zext i1 %xor_ln1039_47

]]></Node>
<StgValue><ssdm name="zext_ln1039_41"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:399 %tmp_48 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 138, i13 161, i13 876, i13 1672, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:400 %icmp_ln1039_49 = icmp_slt  i13 %accu_V_3, i13 %tmp_48

]]></Node>
<StgValue><ssdm name="icmp_ln1039_49"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:401 %xor_ln1039_48 = xor i1 %icmp_ln1039_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_48"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:402 %zext_ln1039_42 = zext i1 %xor_ln1039_48

]]></Node>
<StgValue><ssdm name="zext_ln1039_42"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:403 %tmp_49 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 151, i13 175, i13 941, i13 1806, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:404 %icmp_ln1039_50 = icmp_slt  i13 %accu_V_3, i13 %tmp_49

]]></Node>
<StgValue><ssdm name="icmp_ln1039_50"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:405 %xor_ln1039_49 = xor i1 %icmp_ln1039_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_49"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:406 %zext_ln1039_43 = zext i1 %xor_ln1039_49

]]></Node>
<StgValue><ssdm name="zext_ln1039_43"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:407 %tmp_50 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 164, i13 190, i13 1005, i13 1939, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:408 %icmp_ln1039_51 = icmp_slt  i13 %accu_V_3, i13 %tmp_50

]]></Node>
<StgValue><ssdm name="icmp_ln1039_51"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:409 %xor_ln1039_50 = xor i1 %icmp_ln1039_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_50"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:410 %zext_ln1039_44 = zext i1 %xor_ln1039_50

]]></Node>
<StgValue><ssdm name="zext_ln1039_44"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:411 %tmp_51 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 177, i13 204, i13 1069, i13 2073, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:412 %icmp_ln1039_52 = icmp_slt  i13 %accu_V_3, i13 %tmp_51

]]></Node>
<StgValue><ssdm name="icmp_ln1039_52"/></StgValue>
</operation>

<operation id="500" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:413 %xor_ln1039_51 = xor i1 %icmp_ln1039_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_51"/></StgValue>
</operation>

<operation id="501" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:414 %zext_ln1039_45 = zext i1 %xor_ln1039_51

]]></Node>
<StgValue><ssdm name="zext_ln1039_45"/></StgValue>
</operation>

<operation id="502" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:415 %tmp_52 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 190, i13 219, i13 1133, i13 2206, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="503" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:416 %icmp_ln1039_53 = icmp_slt  i13 %accu_V_3, i13 %tmp_52

]]></Node>
<StgValue><ssdm name="icmp_ln1039_53"/></StgValue>
</operation>

<operation id="504" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:417 %xor_ln1039_52 = xor i1 %icmp_ln1039_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_52"/></StgValue>
</operation>

<operation id="505" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:418 %zext_ln1039_46 = zext i1 %xor_ln1039_52

]]></Node>
<StgValue><ssdm name="zext_ln1039_46"/></StgValue>
</operation>

<operation id="506" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:419 %tmp_53 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 203, i13 233, i13 1197, i13 2293, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="507" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:420 %icmp_ln1039_54 = icmp_slt  i13 %accu_V_3, i13 %tmp_53

]]></Node>
<StgValue><ssdm name="icmp_ln1039_54"/></StgValue>
</operation>

<operation id="508" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:421 %xor_ln1039_53 = xor i1 %icmp_ln1039_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_53"/></StgValue>
</operation>

<operation id="509" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:422 %zext_ln1039_47 = zext i1 %xor_ln1039_53

]]></Node>
<StgValue><ssdm name="zext_ln1039_47"/></StgValue>
</operation>

<operation id="510" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:423 %tmp_54 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 216, i13 247, i13 1262, i13 2293, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="511" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:424 %icmp_ln1039_55 = icmp_slt  i13 %accu_V_3, i13 %tmp_54

]]></Node>
<StgValue><ssdm name="icmp_ln1039_55"/></StgValue>
</operation>

<operation id="512" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:425 %xor_ln1039_54 = xor i1 %icmp_ln1039_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_54"/></StgValue>
</operation>

<operation id="513" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:426 %zext_ln1039_48 = zext i1 %xor_ln1039_54

]]></Node>
<StgValue><ssdm name="zext_ln1039_48"/></StgValue>
</operation>

<operation id="514" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:427 %tmp_55 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 229, i13 262, i13 1326, i13 2293, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="515" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:428 %icmp_ln1039_56 = icmp_slt  i13 %accu_V_3, i13 %tmp_55

]]></Node>
<StgValue><ssdm name="icmp_ln1039_56"/></StgValue>
</operation>

<operation id="516" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:429 %xor_ln1039_55 = xor i1 %icmp_ln1039_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_55"/></StgValue>
</operation>

<operation id="517" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:430 %zext_ln1039_49 = zext i1 %xor_ln1039_55

]]></Node>
<StgValue><ssdm name="zext_ln1039_49"/></StgValue>
</operation>

<operation id="518" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:431 %tmp_56 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 243, i13 276, i13 1390, i13 2293, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="519" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:432 %icmp_ln1039_57 = icmp_slt  i13 %accu_V_3, i13 %tmp_56

]]></Node>
<StgValue><ssdm name="icmp_ln1039_57"/></StgValue>
</operation>

<operation id="520" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:433 %xor_ln1039_56 = xor i1 %icmp_ln1039_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_56"/></StgValue>
</operation>

<operation id="521" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:434 %zext_ln1039_50 = zext i1 %xor_ln1039_56

]]></Node>
<StgValue><ssdm name="zext_ln1039_50"/></StgValue>
</operation>

<operation id="522" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:435 %tmp_57 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 256, i13 291, i13 1454, i13 2293, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="523" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:436 %icmp_ln1039_58 = icmp_slt  i13 %accu_V_3, i13 %tmp_57

]]></Node>
<StgValue><ssdm name="icmp_ln1039_58"/></StgValue>
</operation>

<operation id="524" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:437 %xor_ln1039_57 = xor i1 %icmp_ln1039_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_57"/></StgValue>
</operation>

<operation id="525" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:438 %zext_ln1039_51 = zext i1 %xor_ln1039_57

]]></Node>
<StgValue><ssdm name="zext_ln1039_51"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:439 %tmp_58 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 269, i13 305, i13 1518, i13 2293, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:440 %icmp_ln1039_59 = icmp_slt  i13 %accu_V_3, i13 %tmp_58

]]></Node>
<StgValue><ssdm name="icmp_ln1039_59"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:441 %xor_ln1039_58 = xor i1 %icmp_ln1039_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_58"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:442 %zext_ln840_33 = zext i1 %xor_ln1039_58

]]></Node>
<StgValue><ssdm name="zext_ln840_33"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:443 %add_ln840_58 = add i2 %zext_ln215_3, i2 %zext_ln1039_40

]]></Node>
<StgValue><ssdm name="add_ln840_58"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:444 %add_ln840_59 = add i2 %add_ln840_58, i2 %zext_ln1039_39

]]></Node>
<StgValue><ssdm name="add_ln840_59"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:445 %zext_ln840_34 = zext i2 %add_ln840_59

]]></Node>
<StgValue><ssdm name="zext_ln840_34"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:446 %add_ln840_60 = add i2 %zext_ln1039_41, i2 %zext_ln1039_42

]]></Node>
<StgValue><ssdm name="add_ln840_60"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:447 %zext_ln840_35 = zext i2 %add_ln840_60

]]></Node>
<StgValue><ssdm name="zext_ln840_35"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:448 %add_ln840_61 = add i2 %zext_ln1039_43, i2 %zext_ln1039_44

]]></Node>
<StgValue><ssdm name="add_ln840_61"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:449 %zext_ln840_36 = zext i2 %add_ln840_61

]]></Node>
<StgValue><ssdm name="zext_ln840_36"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:450 %add_ln840_62 = add i3 %zext_ln840_36, i3 %zext_ln840_35

]]></Node>
<StgValue><ssdm name="add_ln840_62"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:451 %add_ln840_63 = add i3 %add_ln840_62, i3 %zext_ln840_34

]]></Node>
<StgValue><ssdm name="add_ln840_63"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:452 %zext_ln840_37 = zext i3 %add_ln840_63

]]></Node>
<StgValue><ssdm name="zext_ln840_37"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:453 %add_ln840_64 = add i2 %zext_ln1039_45, i2 %zext_ln1039_46

]]></Node>
<StgValue><ssdm name="add_ln840_64"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:454 %zext_ln840_38 = zext i2 %add_ln840_64

]]></Node>
<StgValue><ssdm name="zext_ln840_38"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:455 %add_ln840_65 = add i2 %zext_ln1039_47, i2 %zext_ln1039_48

]]></Node>
<StgValue><ssdm name="add_ln840_65"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:456 %zext_ln840_39 = zext i2 %add_ln840_65

]]></Node>
<StgValue><ssdm name="zext_ln840_39"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:457 %add_ln840_66 = add i3 %zext_ln840_39, i3 %zext_ln840_38

]]></Node>
<StgValue><ssdm name="add_ln840_66"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:458 %zext_ln840_40 = zext i3 %add_ln840_66

]]></Node>
<StgValue><ssdm name="zext_ln840_40"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:459 %add_ln840_67 = add i2 %zext_ln1039_49, i2 %zext_ln1039_50

]]></Node>
<StgValue><ssdm name="add_ln840_67"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:460 %zext_ln840_41 = zext i2 %add_ln840_67

]]></Node>
<StgValue><ssdm name="zext_ln840_41"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:461 %add_ln840_68 = add i2 %zext_ln1039_51, i2 %zext_ln840_33

]]></Node>
<StgValue><ssdm name="add_ln840_68"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:462 %zext_ln840_42 = zext i2 %add_ln840_68

]]></Node>
<StgValue><ssdm name="zext_ln840_42"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:463 %add_ln840_69 = add i3 %zext_ln840_42, i3 %zext_ln840_41

]]></Node>
<StgValue><ssdm name="add_ln840_69"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:464 %zext_ln840_43 = zext i3 %add_ln840_69

]]></Node>
<StgValue><ssdm name="zext_ln840_43"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:465 %add_ln840_70 = add i4 %zext_ln840_43, i4 %zext_ln840_40

]]></Node>
<StgValue><ssdm name="add_ln840_70"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:466 %result_V_7 = add i4 %add_ln840_70, i4 %zext_ln840_37

]]></Node>
<StgValue><ssdm name="result_V_7"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:467 %tmp_59 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 70, i13 8131, i13 286, i13 7831, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:468 %icmp_ln1039_60 = icmp_slt  i13 %accu_V_4, i13 %tmp_59

]]></Node>
<StgValue><ssdm name="icmp_ln1039_60"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:469 %result_V_8 = xor i1 %icmp_ln1039_60, i1 1

]]></Node>
<StgValue><ssdm name="result_V_8"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:470 %zext_ln215_4 = zext i1 %result_V_8

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:471 %tmp_60 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 81, i13 8148, i13 315, i13 7866, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:472 %icmp_ln1039_61 = icmp_slt  i13 %accu_V_4, i13 %tmp_60

]]></Node>
<StgValue><ssdm name="icmp_ln1039_61"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:473 %xor_ln1039_60 = xor i1 %icmp_ln1039_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_60"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:474 %zext_ln1039_52 = zext i1 %xor_ln1039_60

]]></Node>
<StgValue><ssdm name="zext_ln1039_52"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:475 %tmp_61 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 92, i13 8165, i13 344, i13 7901, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:476 %icmp_ln1039_62 = icmp_slt  i13 %accu_V_4, i13 %tmp_61

]]></Node>
<StgValue><ssdm name="icmp_ln1039_62"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:477 %xor_ln1039_61 = xor i1 %icmp_ln1039_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_61"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:478 %zext_ln1039_53 = zext i1 %xor_ln1039_61

]]></Node>
<StgValue><ssdm name="zext_ln1039_53"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:479 %tmp_62 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 103, i13 8182, i13 373, i13 7936, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:480 %icmp_ln1039_63 = icmp_slt  i13 %accu_V_4, i13 %tmp_62

]]></Node>
<StgValue><ssdm name="icmp_ln1039_63"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:481 %xor_ln1039_62 = xor i1 %icmp_ln1039_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_62"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:482 %zext_ln1039_54 = zext i1 %xor_ln1039_62

]]></Node>
<StgValue><ssdm name="zext_ln1039_54"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:483 %tmp_63 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 114, i13 7, i13 402, i13 7971, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:484 %icmp_ln1039_64 = icmp_slt  i13 %accu_V_4, i13 %tmp_63

]]></Node>
<StgValue><ssdm name="icmp_ln1039_64"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:485 %xor_ln1039_63 = xor i1 %icmp_ln1039_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_63"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:486 %zext_ln1039_55 = zext i1 %xor_ln1039_63

]]></Node>
<StgValue><ssdm name="zext_ln1039_55"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:487 %tmp_64 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 125, i13 24, i13 431, i13 8006, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:488 %icmp_ln1039_65 = icmp_slt  i13 %accu_V_4, i13 %tmp_64

]]></Node>
<StgValue><ssdm name="icmp_ln1039_65"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:489 %xor_ln1039_64 = xor i1 %icmp_ln1039_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_64"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:490 %zext_ln1039_56 = zext i1 %xor_ln1039_64

]]></Node>
<StgValue><ssdm name="zext_ln1039_56"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:491 %tmp_65 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 136, i13 41, i13 460, i13 8041, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:492 %icmp_ln1039_66 = icmp_slt  i13 %accu_V_4, i13 %tmp_65

]]></Node>
<StgValue><ssdm name="icmp_ln1039_66"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:493 %xor_ln1039_65 = xor i1 %icmp_ln1039_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_65"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:494 %zext_ln1039_57 = zext i1 %xor_ln1039_65

]]></Node>
<StgValue><ssdm name="zext_ln1039_57"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:495 %tmp_66 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 147, i13 58, i13 489, i13 8076, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:496 %icmp_ln1039_67 = icmp_slt  i13 %accu_V_4, i13 %tmp_66

]]></Node>
<StgValue><ssdm name="icmp_ln1039_67"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:497 %xor_ln1039_66 = xor i1 %icmp_ln1039_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_66"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:498 %zext_ln1039_58 = zext i1 %xor_ln1039_66

]]></Node>
<StgValue><ssdm name="zext_ln1039_58"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:499 %tmp_67 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 158, i13 75, i13 518, i13 8111, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:500 %icmp_ln1039_68 = icmp_slt  i13 %accu_V_4, i13 %tmp_67

]]></Node>
<StgValue><ssdm name="icmp_ln1039_68"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:501 %xor_ln1039_67 = xor i1 %icmp_ln1039_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_67"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:502 %zext_ln1039_59 = zext i1 %xor_ln1039_67

]]></Node>
<StgValue><ssdm name="zext_ln1039_59"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:503 %tmp_68 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 169, i13 92, i13 547, i13 8146, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:504 %icmp_ln1039_69 = icmp_slt  i13 %accu_V_4, i13 %tmp_68

]]></Node>
<StgValue><ssdm name="icmp_ln1039_69"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:505 %xor_ln1039_68 = xor i1 %icmp_ln1039_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_68"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:506 %zext_ln1039_60 = zext i1 %xor_ln1039_68

]]></Node>
<StgValue><ssdm name="zext_ln1039_60"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:507 %tmp_69 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 180, i13 109, i13 576, i13 8181, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:508 %icmp_ln1039_70 = icmp_slt  i13 %accu_V_4, i13 %tmp_69

]]></Node>
<StgValue><ssdm name="icmp_ln1039_70"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:509 %xor_ln1039_69 = xor i1 %icmp_ln1039_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_69"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:510 %zext_ln1039_61 = zext i1 %xor_ln1039_69

]]></Node>
<StgValue><ssdm name="zext_ln1039_61"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:511 %tmp_70 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 191, i13 126, i13 605, i13 24, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:512 %icmp_ln1039_71 = icmp_slt  i13 %accu_V_4, i13 %tmp_70

]]></Node>
<StgValue><ssdm name="icmp_ln1039_71"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:513 %xor_ln1039_70 = xor i1 %icmp_ln1039_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_70"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:514 %zext_ln1039_62 = zext i1 %xor_ln1039_70

]]></Node>
<StgValue><ssdm name="zext_ln1039_62"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:515 %tmp_71 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 202, i13 143, i13 634, i13 59, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:516 %icmp_ln1039_72 = icmp_slt  i13 %accu_V_4, i13 %tmp_71

]]></Node>
<StgValue><ssdm name="icmp_ln1039_72"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:517 %xor_ln1039_71 = xor i1 %icmp_ln1039_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_71"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:518 %zext_ln1039_63 = zext i1 %xor_ln1039_71

]]></Node>
<StgValue><ssdm name="zext_ln1039_63"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:519 %tmp_72 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 213, i13 160, i13 662, i13 94, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:520 %icmp_ln1039_73 = icmp_slt  i13 %accu_V_4, i13 %tmp_72

]]></Node>
<StgValue><ssdm name="icmp_ln1039_73"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:521 %xor_ln1039_72 = xor i1 %icmp_ln1039_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_72"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:522 %zext_ln1039_64 = zext i1 %xor_ln1039_72

]]></Node>
<StgValue><ssdm name="zext_ln1039_64"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:523 %tmp_73 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 224, i13 177, i13 691, i13 129, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:524 %icmp_ln1039_74 = icmp_slt  i13 %accu_V_4, i13 %tmp_73

]]></Node>
<StgValue><ssdm name="icmp_ln1039_74"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:525 %xor_ln1039_73 = xor i1 %icmp_ln1039_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_73"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:526 %zext_ln840_44 = zext i1 %xor_ln1039_73

]]></Node>
<StgValue><ssdm name="zext_ln840_44"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:527 %add_ln840_72 = add i2 %zext_ln215_4, i2 %zext_ln1039_53

]]></Node>
<StgValue><ssdm name="add_ln840_72"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:528 %add_ln840_73 = add i2 %add_ln840_72, i2 %zext_ln1039_52

]]></Node>
<StgValue><ssdm name="add_ln840_73"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:529 %zext_ln840_45 = zext i2 %add_ln840_73

]]></Node>
<StgValue><ssdm name="zext_ln840_45"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:530 %add_ln840_74 = add i2 %zext_ln1039_54, i2 %zext_ln1039_55

]]></Node>
<StgValue><ssdm name="add_ln840_74"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:531 %zext_ln840_46 = zext i2 %add_ln840_74

]]></Node>
<StgValue><ssdm name="zext_ln840_46"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:532 %add_ln840_75 = add i2 %zext_ln1039_56, i2 %zext_ln1039_57

]]></Node>
<StgValue><ssdm name="add_ln840_75"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:533 %zext_ln840_47 = zext i2 %add_ln840_75

]]></Node>
<StgValue><ssdm name="zext_ln840_47"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:534 %add_ln840_76 = add i3 %zext_ln840_47, i3 %zext_ln840_46

]]></Node>
<StgValue><ssdm name="add_ln840_76"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:535 %add_ln840_77 = add i3 %add_ln840_76, i3 %zext_ln840_45

]]></Node>
<StgValue><ssdm name="add_ln840_77"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:536 %zext_ln840_48 = zext i3 %add_ln840_77

]]></Node>
<StgValue><ssdm name="zext_ln840_48"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:537 %add_ln840_78 = add i2 %zext_ln1039_58, i2 %zext_ln1039_59

]]></Node>
<StgValue><ssdm name="add_ln840_78"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:538 %zext_ln840_49 = zext i2 %add_ln840_78

]]></Node>
<StgValue><ssdm name="zext_ln840_49"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:539 %add_ln840_79 = add i2 %zext_ln1039_60, i2 %zext_ln1039_61

]]></Node>
<StgValue><ssdm name="add_ln840_79"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:540 %zext_ln840_50 = zext i2 %add_ln840_79

]]></Node>
<StgValue><ssdm name="zext_ln840_50"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:541 %add_ln840_80 = add i3 %zext_ln840_50, i3 %zext_ln840_49

]]></Node>
<StgValue><ssdm name="add_ln840_80"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:542 %zext_ln840_51 = zext i3 %add_ln840_80

]]></Node>
<StgValue><ssdm name="zext_ln840_51"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:543 %add_ln840_81 = add i2 %zext_ln1039_62, i2 %zext_ln1039_63

]]></Node>
<StgValue><ssdm name="add_ln840_81"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:544 %zext_ln840_52 = zext i2 %add_ln840_81

]]></Node>
<StgValue><ssdm name="zext_ln840_52"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:545 %add_ln840_82 = add i2 %zext_ln1039_64, i2 %zext_ln840_44

]]></Node>
<StgValue><ssdm name="add_ln840_82"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:546 %zext_ln840_53 = zext i2 %add_ln840_82

]]></Node>
<StgValue><ssdm name="zext_ln840_53"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:547 %add_ln840_83 = add i3 %zext_ln840_53, i3 %zext_ln840_52

]]></Node>
<StgValue><ssdm name="add_ln840_83"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:548 %zext_ln840_54 = zext i3 %add_ln840_83

]]></Node>
<StgValue><ssdm name="zext_ln840_54"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:549 %add_ln840_84 = add i4 %zext_ln840_54, i4 %zext_ln840_51

]]></Node>
<StgValue><ssdm name="add_ln840_84"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:550 %result_V_9 = add i4 %add_ln840_84, i4 %zext_ln840_48

]]></Node>
<StgValue><ssdm name="result_V_9"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:551 %tmp_74 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 615, i13 7909, i13 593, i13 7867, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:552 %icmp_ln1039_75 = icmp_slt  i13 %accu_V_5, i13 %tmp_74

]]></Node>
<StgValue><ssdm name="icmp_ln1039_75"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:553 %result_V_10 = xor i1 %icmp_ln1039_75, i1 1

]]></Node>
<StgValue><ssdm name="result_V_10"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:554 %zext_ln215_5 = zext i1 %result_V_10

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:555 %tmp_75 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 659, i13 7950, i13 642, i13 7903, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:556 %icmp_ln1039_76 = icmp_slt  i13 %accu_V_5, i13 %tmp_75

]]></Node>
<StgValue><ssdm name="icmp_ln1039_76"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:557 %xor_ln1039_75 = xor i1 %icmp_ln1039_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_75"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:558 %zext_ln1039_65 = zext i1 %xor_ln1039_75

]]></Node>
<StgValue><ssdm name="zext_ln1039_65"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:559 %tmp_76 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 704, i13 7992, i13 690, i13 7939, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:560 %icmp_ln1039_77 = icmp_slt  i13 %accu_V_5, i13 %tmp_76

]]></Node>
<StgValue><ssdm name="icmp_ln1039_77"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:561 %xor_ln1039_76 = xor i1 %icmp_ln1039_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_76"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:562 %zext_ln1039_66 = zext i1 %xor_ln1039_76

]]></Node>
<StgValue><ssdm name="zext_ln1039_66"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:563 %tmp_77 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 748, i13 8034, i13 738, i13 7975, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:564 %icmp_ln1039_78 = icmp_slt  i13 %accu_V_5, i13 %tmp_77

]]></Node>
<StgValue><ssdm name="icmp_ln1039_78"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:565 %xor_ln1039_77 = xor i1 %icmp_ln1039_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_77"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:566 %zext_ln1039_67 = zext i1 %xor_ln1039_77

]]></Node>
<StgValue><ssdm name="zext_ln1039_67"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:567 %tmp_78 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 793, i13 8076, i13 786, i13 8011, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="655" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:568 %icmp_ln1039_79 = icmp_slt  i13 %accu_V_5, i13 %tmp_78

]]></Node>
<StgValue><ssdm name="icmp_ln1039_79"/></StgValue>
</operation>

<operation id="656" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:569 %xor_ln1039_78 = xor i1 %icmp_ln1039_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_78"/></StgValue>
</operation>

<operation id="657" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:570 %zext_ln1039_68 = zext i1 %xor_ln1039_78

]]></Node>
<StgValue><ssdm name="zext_ln1039_68"/></StgValue>
</operation>

<operation id="658" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:571 %tmp_79 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 837, i13 8118, i13 834, i13 8046, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="659" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:572 %icmp_ln1039_80 = icmp_slt  i13 %accu_V_5, i13 %tmp_79

]]></Node>
<StgValue><ssdm name="icmp_ln1039_80"/></StgValue>
</operation>

<operation id="660" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:573 %xor_ln1039_79 = xor i1 %icmp_ln1039_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_79"/></StgValue>
</operation>

<operation id="661" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:574 %zext_ln1039_69 = zext i1 %xor_ln1039_79

]]></Node>
<StgValue><ssdm name="zext_ln1039_69"/></StgValue>
</operation>

<operation id="662" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:575 %tmp_80 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 882, i13 8160, i13 882, i13 8082, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="663" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:576 %icmp_ln1039_81 = icmp_slt  i13 %accu_V_5, i13 %tmp_80

]]></Node>
<StgValue><ssdm name="icmp_ln1039_81"/></StgValue>
</operation>

<operation id="664" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:577 %xor_ln1039_80 = xor i1 %icmp_ln1039_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_80"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:578 %zext_ln1039_70 = zext i1 %xor_ln1039_80

]]></Node>
<StgValue><ssdm name="zext_ln1039_70"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:579 %tmp_81 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 926, i13 9, i13 930, i13 8118, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:580 %icmp_ln1039_82 = icmp_slt  i13 %accu_V_5, i13 %tmp_81

]]></Node>
<StgValue><ssdm name="icmp_ln1039_82"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:581 %xor_ln1039_81 = xor i1 %icmp_ln1039_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_81"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:582 %zext_ln1039_71 = zext i1 %xor_ln1039_81

]]></Node>
<StgValue><ssdm name="zext_ln1039_71"/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:583 %tmp_82 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 971, i13 51, i13 978, i13 8154, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:584 %icmp_ln1039_83 = icmp_slt  i13 %accu_V_5, i13 %tmp_82

]]></Node>
<StgValue><ssdm name="icmp_ln1039_83"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:585 %xor_ln1039_82 = xor i1 %icmp_ln1039_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_82"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:586 %zext_ln1039_72 = zext i1 %xor_ln1039_82

]]></Node>
<StgValue><ssdm name="zext_ln1039_72"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:587 %tmp_83 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1015, i13 93, i13 1026, i13 8190, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:588 %icmp_ln1039_84 = icmp_slt  i13 %accu_V_5, i13 %tmp_83

]]></Node>
<StgValue><ssdm name="icmp_ln1039_84"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:589 %xor_ln1039_83 = xor i1 %icmp_ln1039_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_83"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:590 %zext_ln1039_73 = zext i1 %xor_ln1039_83

]]></Node>
<StgValue><ssdm name="zext_ln1039_73"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:591 %tmp_84 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1060, i13 135, i13 1074, i13 34, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:592 %icmp_ln1039_85 = icmp_slt  i13 %accu_V_5, i13 %tmp_84

]]></Node>
<StgValue><ssdm name="icmp_ln1039_85"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:593 %xor_ln1039_84 = xor i1 %icmp_ln1039_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_84"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:594 %zext_ln1039_74 = zext i1 %xor_ln1039_84

]]></Node>
<StgValue><ssdm name="zext_ln1039_74"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:595 %tmp_85 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1104, i13 177, i13 1123, i13 69, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:596 %icmp_ln1039_86 = icmp_slt  i13 %accu_V_5, i13 %tmp_85

]]></Node>
<StgValue><ssdm name="icmp_ln1039_86"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:597 %xor_ln1039_85 = xor i1 %icmp_ln1039_86, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_85"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:598 %zext_ln1039_75 = zext i1 %xor_ln1039_85

]]></Node>
<StgValue><ssdm name="zext_ln1039_75"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:599 %tmp_86 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1149, i13 218, i13 1171, i13 105, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:600 %icmp_ln1039_87 = icmp_slt  i13 %accu_V_5, i13 %tmp_86

]]></Node>
<StgValue><ssdm name="icmp_ln1039_87"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:601 %xor_ln1039_86 = xor i1 %icmp_ln1039_87, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_86"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:602 %zext_ln1039_76 = zext i1 %xor_ln1039_86

]]></Node>
<StgValue><ssdm name="zext_ln1039_76"/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:603 %tmp_87 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1193, i13 260, i13 1219, i13 141, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:604 %icmp_ln1039_88 = icmp_slt  i13 %accu_V_5, i13 %tmp_87

]]></Node>
<StgValue><ssdm name="icmp_ln1039_88"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:605 %xor_ln1039_87 = xor i1 %icmp_ln1039_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_87"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:606 %zext_ln1039_77 = zext i1 %xor_ln1039_87

]]></Node>
<StgValue><ssdm name="zext_ln1039_77"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:607 %tmp_88 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 1238, i13 302, i13 1267, i13 177, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:608 %icmp_ln1039_89 = icmp_slt  i13 %accu_V_5, i13 %tmp_88

]]></Node>
<StgValue><ssdm name="icmp_ln1039_89"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:609 %xor_ln1039_88 = xor i1 %icmp_ln1039_89, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_88"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:610 %zext_ln840_55 = zext i1 %xor_ln1039_88

]]></Node>
<StgValue><ssdm name="zext_ln840_55"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:611 %add_ln840_86 = add i2 %zext_ln215_5, i2 %zext_ln1039_66

]]></Node>
<StgValue><ssdm name="add_ln840_86"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:612 %add_ln840_87 = add i2 %add_ln840_86, i2 %zext_ln1039_65

]]></Node>
<StgValue><ssdm name="add_ln840_87"/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:613 %zext_ln840_56 = zext i2 %add_ln840_87

]]></Node>
<StgValue><ssdm name="zext_ln840_56"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:614 %add_ln840_88 = add i2 %zext_ln1039_67, i2 %zext_ln1039_68

]]></Node>
<StgValue><ssdm name="add_ln840_88"/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:615 %zext_ln840_57 = zext i2 %add_ln840_88

]]></Node>
<StgValue><ssdm name="zext_ln840_57"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:616 %add_ln840_89 = add i2 %zext_ln1039_69, i2 %zext_ln1039_70

]]></Node>
<StgValue><ssdm name="add_ln840_89"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:617 %zext_ln840_58 = zext i2 %add_ln840_89

]]></Node>
<StgValue><ssdm name="zext_ln840_58"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:618 %add_ln840_90 = add i3 %zext_ln840_58, i3 %zext_ln840_57

]]></Node>
<StgValue><ssdm name="add_ln840_90"/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:619 %add_ln840_91 = add i3 %add_ln840_90, i3 %zext_ln840_56

]]></Node>
<StgValue><ssdm name="add_ln840_91"/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:620 %zext_ln840_59 = zext i3 %add_ln840_91

]]></Node>
<StgValue><ssdm name="zext_ln840_59"/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:621 %add_ln840_92 = add i2 %zext_ln1039_71, i2 %zext_ln1039_72

]]></Node>
<StgValue><ssdm name="add_ln840_92"/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:622 %zext_ln840_60 = zext i2 %add_ln840_92

]]></Node>
<StgValue><ssdm name="zext_ln840_60"/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:623 %add_ln840_93 = add i2 %zext_ln1039_73, i2 %zext_ln1039_74

]]></Node>
<StgValue><ssdm name="add_ln840_93"/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:624 %zext_ln840_61 = zext i2 %add_ln840_93

]]></Node>
<StgValue><ssdm name="zext_ln840_61"/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:625 %add_ln840_94 = add i3 %zext_ln840_61, i3 %zext_ln840_60

]]></Node>
<StgValue><ssdm name="add_ln840_94"/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:626 %zext_ln840_62 = zext i3 %add_ln840_94

]]></Node>
<StgValue><ssdm name="zext_ln840_62"/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:627 %add_ln840_95 = add i2 %zext_ln1039_75, i2 %zext_ln1039_76

]]></Node>
<StgValue><ssdm name="add_ln840_95"/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:628 %zext_ln840_63 = zext i2 %add_ln840_95

]]></Node>
<StgValue><ssdm name="zext_ln840_63"/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:629 %add_ln840_96 = add i2 %zext_ln1039_77, i2 %zext_ln840_55

]]></Node>
<StgValue><ssdm name="add_ln840_96"/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:630 %zext_ln840_64 = zext i2 %add_ln840_96

]]></Node>
<StgValue><ssdm name="zext_ln840_64"/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:631 %add_ln840_97 = add i3 %zext_ln840_64, i3 %zext_ln840_63

]]></Node>
<StgValue><ssdm name="add_ln840_97"/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:632 %zext_ln840_65 = zext i3 %add_ln840_97

]]></Node>
<StgValue><ssdm name="zext_ln840_65"/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:633 %add_ln840_98 = add i4 %zext_ln840_65, i4 %zext_ln840_62

]]></Node>
<StgValue><ssdm name="add_ln840_98"/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:634 %result_V_11 = add i4 %add_ln840_98, i4 %zext_ln840_59

]]></Node>
<StgValue><ssdm name="result_V_11"/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:635 %tmp_89 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 260, i13 7965, i13 7810, i13 625, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:636 %icmp_ln1039_90 = icmp_slt  i13 %accu_V_6, i13 %tmp_89

]]></Node>
<StgValue><ssdm name="icmp_ln1039_90"/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:637 %result_V_12 = xor i1 %icmp_ln1039_90, i1 1

]]></Node>
<StgValue><ssdm name="result_V_12"/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:638 %zext_ln215_6 = zext i1 %result_V_12

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:639 %tmp_90 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 278, i13 7991, i13 7849, i13 679, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:640 %icmp_ln1039_91 = icmp_slt  i13 %accu_V_6, i13 %tmp_90

]]></Node>
<StgValue><ssdm name="icmp_ln1039_91"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:641 %xor_ln1039_90 = xor i1 %icmp_ln1039_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_90"/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:642 %zext_ln1039_78 = zext i1 %xor_ln1039_90

]]></Node>
<StgValue><ssdm name="zext_ln1039_78"/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:643 %tmp_91 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 296, i13 8016, i13 7887, i13 734, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:644 %icmp_ln1039_92 = icmp_slt  i13 %accu_V_6, i13 %tmp_91

]]></Node>
<StgValue><ssdm name="icmp_ln1039_92"/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:645 %xor_ln1039_91 = xor i1 %icmp_ln1039_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_91"/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:646 %zext_ln1039_79 = zext i1 %xor_ln1039_91

]]></Node>
<StgValue><ssdm name="zext_ln1039_79"/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:647 %tmp_92 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 313, i13 8042, i13 7926, i13 788, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:648 %icmp_ln1039_93 = icmp_slt  i13 %accu_V_6, i13 %tmp_92

]]></Node>
<StgValue><ssdm name="icmp_ln1039_93"/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:649 %xor_ln1039_92 = xor i1 %icmp_ln1039_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_92"/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:650 %zext_ln1039_80 = zext i1 %xor_ln1039_92

]]></Node>
<StgValue><ssdm name="zext_ln1039_80"/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:651 %tmp_93 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 331, i13 8067, i13 7964, i13 843, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:652 %icmp_ln1039_94 = icmp_slt  i13 %accu_V_6, i13 %tmp_93

]]></Node>
<StgValue><ssdm name="icmp_ln1039_94"/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:653 %xor_ln1039_93 = xor i1 %icmp_ln1039_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_93"/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:654 %zext_ln1039_81 = zext i1 %xor_ln1039_93

]]></Node>
<StgValue><ssdm name="zext_ln1039_81"/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:655 %tmp_94 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 349, i13 8093, i13 8003, i13 898, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:656 %icmp_ln1039_95 = icmp_slt  i13 %accu_V_6, i13 %tmp_94

]]></Node>
<StgValue><ssdm name="icmp_ln1039_95"/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:657 %xor_ln1039_94 = xor i1 %icmp_ln1039_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_94"/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:658 %zext_ln1039_82 = zext i1 %xor_ln1039_94

]]></Node>
<StgValue><ssdm name="zext_ln1039_82"/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:659 %tmp_95 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 366, i13 8118, i13 8041, i13 952, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:660 %icmp_ln1039_96 = icmp_slt  i13 %accu_V_6, i13 %tmp_95

]]></Node>
<StgValue><ssdm name="icmp_ln1039_96"/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:661 %xor_ln1039_95 = xor i1 %icmp_ln1039_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_95"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:662 %zext_ln1039_83 = zext i1 %xor_ln1039_95

]]></Node>
<StgValue><ssdm name="zext_ln1039_83"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:663 %tmp_96 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 384, i13 8144, i13 8080, i13 1007, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:664 %icmp_ln1039_97 = icmp_slt  i13 %accu_V_6, i13 %tmp_96

]]></Node>
<StgValue><ssdm name="icmp_ln1039_97"/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:665 %xor_ln1039_96 = xor i1 %icmp_ln1039_97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_96"/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:666 %zext_ln1039_84 = zext i1 %xor_ln1039_96

]]></Node>
<StgValue><ssdm name="zext_ln1039_84"/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:667 %tmp_97 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 402, i13 8169, i13 8119, i13 1061, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:668 %icmp_ln1039_98 = icmp_slt  i13 %accu_V_6, i13 %tmp_97

]]></Node>
<StgValue><ssdm name="icmp_ln1039_98"/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:669 %xor_ln1039_97 = xor i1 %icmp_ln1039_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_97"/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:670 %zext_ln1039_85 = zext i1 %xor_ln1039_97

]]></Node>
<StgValue><ssdm name="zext_ln1039_85"/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:671 %tmp_98 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 420, i13 3, i13 8157, i13 1116, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:672 %icmp_ln1039_99 = icmp_slt  i13 %accu_V_6, i13 %tmp_98

]]></Node>
<StgValue><ssdm name="icmp_ln1039_99"/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:673 %xor_ln1039_98 = xor i1 %icmp_ln1039_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_98"/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:674 %zext_ln1039_86 = zext i1 %xor_ln1039_98

]]></Node>
<StgValue><ssdm name="zext_ln1039_86"/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:675 %tmp_99 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 437, i13 28, i13 4, i13 1170, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:676 %icmp_ln1039_100 = icmp_slt  i13 %accu_V_6, i13 %tmp_99

]]></Node>
<StgValue><ssdm name="icmp_ln1039_100"/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:677 %xor_ln1039_99 = xor i1 %icmp_ln1039_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_99"/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:678 %zext_ln1039_87 = zext i1 %xor_ln1039_99

]]></Node>
<StgValue><ssdm name="zext_ln1039_87"/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:679 %tmp_100 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 455, i13 54, i13 42, i13 1225, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:680 %icmp_ln1039_101 = icmp_slt  i13 %accu_V_6, i13 %tmp_100

]]></Node>
<StgValue><ssdm name="icmp_ln1039_101"/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:681 %xor_ln1039_100 = xor i1 %icmp_ln1039_101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_100"/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:682 %zext_ln1039_88 = zext i1 %xor_ln1039_100

]]></Node>
<StgValue><ssdm name="zext_ln1039_88"/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:683 %tmp_101 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 473, i13 80, i13 81, i13 1280, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:684 %icmp_ln1039_102 = icmp_slt  i13 %accu_V_6, i13 %tmp_101

]]></Node>
<StgValue><ssdm name="icmp_ln1039_102"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:685 %xor_ln1039_101 = xor i1 %icmp_ln1039_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_101"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:686 %zext_ln1039_89 = zext i1 %xor_ln1039_101

]]></Node>
<StgValue><ssdm name="zext_ln1039_89"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:687 %tmp_102 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 491, i13 105, i13 119, i13 1334, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:688 %icmp_ln1039_103 = icmp_slt  i13 %accu_V_6, i13 %tmp_102

]]></Node>
<StgValue><ssdm name="icmp_ln1039_103"/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:689 %xor_ln1039_102 = xor i1 %icmp_ln1039_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_102"/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:690 %zext_ln1039_90 = zext i1 %xor_ln1039_102

]]></Node>
<StgValue><ssdm name="zext_ln1039_90"/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:691 %tmp_103 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 508, i13 131, i13 158, i13 1389, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:692 %icmp_ln1039_104 = icmp_slt  i13 %accu_V_6, i13 %tmp_103

]]></Node>
<StgValue><ssdm name="icmp_ln1039_104"/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:693 %xor_ln1039_103 = xor i1 %icmp_ln1039_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_103"/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:694 %zext_ln840_66 = zext i1 %xor_ln1039_103

]]></Node>
<StgValue><ssdm name="zext_ln840_66"/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:695 %add_ln840_100 = add i2 %zext_ln215_6, i2 %zext_ln1039_79

]]></Node>
<StgValue><ssdm name="add_ln840_100"/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:696 %add_ln840_101 = add i2 %add_ln840_100, i2 %zext_ln1039_78

]]></Node>
<StgValue><ssdm name="add_ln840_101"/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:697 %zext_ln840_67 = zext i2 %add_ln840_101

]]></Node>
<StgValue><ssdm name="zext_ln840_67"/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:698 %add_ln840_102 = add i2 %zext_ln1039_80, i2 %zext_ln1039_81

]]></Node>
<StgValue><ssdm name="add_ln840_102"/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:699 %zext_ln840_68 = zext i2 %add_ln840_102

]]></Node>
<StgValue><ssdm name="zext_ln840_68"/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:700 %add_ln840_103 = add i2 %zext_ln1039_82, i2 %zext_ln1039_83

]]></Node>
<StgValue><ssdm name="add_ln840_103"/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:701 %zext_ln840_69 = zext i2 %add_ln840_103

]]></Node>
<StgValue><ssdm name="zext_ln840_69"/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:702 %add_ln840_104 = add i3 %zext_ln840_69, i3 %zext_ln840_68

]]></Node>
<StgValue><ssdm name="add_ln840_104"/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:703 %add_ln840_105 = add i3 %add_ln840_104, i3 %zext_ln840_67

]]></Node>
<StgValue><ssdm name="add_ln840_105"/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:704 %zext_ln840_70 = zext i3 %add_ln840_105

]]></Node>
<StgValue><ssdm name="zext_ln840_70"/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:705 %add_ln840_106 = add i2 %zext_ln1039_84, i2 %zext_ln1039_85

]]></Node>
<StgValue><ssdm name="add_ln840_106"/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:706 %zext_ln840_71 = zext i2 %add_ln840_106

]]></Node>
<StgValue><ssdm name="zext_ln840_71"/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:707 %add_ln840_107 = add i2 %zext_ln1039_86, i2 %zext_ln1039_87

]]></Node>
<StgValue><ssdm name="add_ln840_107"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:708 %zext_ln840_72 = zext i2 %add_ln840_107

]]></Node>
<StgValue><ssdm name="zext_ln840_72"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:709 %add_ln840_108 = add i3 %zext_ln840_72, i3 %zext_ln840_71

]]></Node>
<StgValue><ssdm name="add_ln840_108"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:710 %zext_ln840_73 = zext i3 %add_ln840_108

]]></Node>
<StgValue><ssdm name="zext_ln840_73"/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:711 %add_ln840_109 = add i2 %zext_ln1039_88, i2 %zext_ln1039_89

]]></Node>
<StgValue><ssdm name="add_ln840_109"/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:712 %zext_ln840_74 = zext i2 %add_ln840_109

]]></Node>
<StgValue><ssdm name="zext_ln840_74"/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:713 %add_ln840_110 = add i2 %zext_ln1039_90, i2 %zext_ln840_66

]]></Node>
<StgValue><ssdm name="add_ln840_110"/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:714 %zext_ln840_75 = zext i2 %add_ln840_110

]]></Node>
<StgValue><ssdm name="zext_ln840_75"/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:715 %add_ln840_111 = add i3 %zext_ln840_75, i3 %zext_ln840_74

]]></Node>
<StgValue><ssdm name="add_ln840_111"/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:716 %zext_ln840_76 = zext i3 %add_ln840_111

]]></Node>
<StgValue><ssdm name="zext_ln840_76"/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:717 %add_ln840_112 = add i4 %zext_ln840_76, i4 %zext_ln840_73

]]></Node>
<StgValue><ssdm name="add_ln840_112"/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:718 %result_V_13 = add i4 %add_ln840_112, i4 %zext_ln840_70

]]></Node>
<StgValue><ssdm name="result_V_13"/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:719 %tmp_104 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 382, i13 7351, i13 397, i13 7911, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:720 %icmp_ln1039_105 = icmp_slt  i13 %accu_V_7, i13 %tmp_104

]]></Node>
<StgValue><ssdm name="icmp_ln1039_105"/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:721 %result_V_14 = xor i1 %icmp_ln1039_105, i1 1

]]></Node>
<StgValue><ssdm name="result_V_14"/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:722 %zext_ln215_7 = zext i1 %result_V_14

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:723 %tmp_105 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 411, i13 7447, i13 441, i13 7954, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:724 %icmp_ln1039_106 = icmp_slt  i13 %accu_V_7, i13 %tmp_105

]]></Node>
<StgValue><ssdm name="icmp_ln1039_106"/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:725 %xor_ln1039_105 = xor i1 %icmp_ln1039_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_105"/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:726 %zext_ln1039_91 = zext i1 %xor_ln1039_105

]]></Node>
<StgValue><ssdm name="zext_ln1039_91"/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:727 %tmp_106 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 439, i13 7543, i13 484, i13 7996, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:728 %icmp_ln1039_107 = icmp_slt  i13 %accu_V_7, i13 %tmp_106

]]></Node>
<StgValue><ssdm name="icmp_ln1039_107"/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:729 %xor_ln1039_106 = xor i1 %icmp_ln1039_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_106"/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:730 %zext_ln1039_92 = zext i1 %xor_ln1039_106

]]></Node>
<StgValue><ssdm name="zext_ln1039_92"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:731 %tmp_107 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 468, i13 7639, i13 528, i13 8039, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:732 %icmp_ln1039_108 = icmp_slt  i13 %accu_V_7, i13 %tmp_107

]]></Node>
<StgValue><ssdm name="icmp_ln1039_108"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:733 %xor_ln1039_107 = xor i1 %icmp_ln1039_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_107"/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:734 %zext_ln1039_93 = zext i1 %xor_ln1039_107

]]></Node>
<StgValue><ssdm name="zext_ln1039_93"/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:735 %tmp_108 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 497, i13 7735, i13 571, i13 8082, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:736 %icmp_ln1039_109 = icmp_slt  i13 %accu_V_7, i13 %tmp_108

]]></Node>
<StgValue><ssdm name="icmp_ln1039_109"/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:737 %xor_ln1039_108 = xor i1 %icmp_ln1039_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_108"/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:738 %zext_ln1039_94 = zext i1 %xor_ln1039_108

]]></Node>
<StgValue><ssdm name="zext_ln1039_94"/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:739 %tmp_109 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 525, i13 7831, i13 615, i13 8125, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:740 %icmp_ln1039_110 = icmp_slt  i13 %accu_V_7, i13 %tmp_109

]]></Node>
<StgValue><ssdm name="icmp_ln1039_110"/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:741 %xor_ln1039_109 = xor i1 %icmp_ln1039_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_109"/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:742 %zext_ln1039_95 = zext i1 %xor_ln1039_109

]]></Node>
<StgValue><ssdm name="zext_ln1039_95"/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:743 %tmp_110 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 554, i13 7927, i13 658, i13 8168, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:744 %icmp_ln1039_111 = icmp_slt  i13 %accu_V_7, i13 %tmp_110

]]></Node>
<StgValue><ssdm name="icmp_ln1039_111"/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:745 %xor_ln1039_110 = xor i1 %icmp_ln1039_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_110"/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:746 %zext_ln1039_96 = zext i1 %xor_ln1039_110

]]></Node>
<StgValue><ssdm name="zext_ln1039_96"/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:747 %tmp_111 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 582, i13 8023, i13 702, i13 19, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="835" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:748 %icmp_ln1039_112 = icmp_slt  i13 %accu_V_7, i13 %tmp_111

]]></Node>
<StgValue><ssdm name="icmp_ln1039_112"/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:749 %xor_ln1039_111 = xor i1 %icmp_ln1039_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_111"/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:750 %zext_ln1039_97 = zext i1 %xor_ln1039_111

]]></Node>
<StgValue><ssdm name="zext_ln1039_97"/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:751 %tmp_112 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 611, i13 8118, i13 745, i13 62, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:752 %icmp_ln1039_113 = icmp_slt  i13 %accu_V_7, i13 %tmp_112

]]></Node>
<StgValue><ssdm name="icmp_ln1039_113"/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:753 %xor_ln1039_112 = xor i1 %icmp_ln1039_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_112"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:754 %zext_ln1039_98 = zext i1 %xor_ln1039_112

]]></Node>
<StgValue><ssdm name="zext_ln1039_98"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:755 %tmp_113 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 639, i13 22, i13 789, i13 105, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:756 %icmp_ln1039_114 = icmp_slt  i13 %accu_V_7, i13 %tmp_113

]]></Node>
<StgValue><ssdm name="icmp_ln1039_114"/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:757 %xor_ln1039_113 = xor i1 %icmp_ln1039_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_113"/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:758 %zext_ln1039_99 = zext i1 %xor_ln1039_113

]]></Node>
<StgValue><ssdm name="zext_ln1039_99"/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:759 %tmp_114 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 668, i13 118, i13 832, i13 148, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="847" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:760 %icmp_ln1039_115 = icmp_slt  i13 %accu_V_7, i13 %tmp_114

]]></Node>
<StgValue><ssdm name="icmp_ln1039_115"/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:761 %xor_ln1039_114 = xor i1 %icmp_ln1039_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_114"/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:762 %zext_ln1039_100 = zext i1 %xor_ln1039_114

]]></Node>
<StgValue><ssdm name="zext_ln1039_100"/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:763 %tmp_115 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 697, i13 214, i13 876, i13 190, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:764 %icmp_ln1039_116 = icmp_slt  i13 %accu_V_7, i13 %tmp_115

]]></Node>
<StgValue><ssdm name="icmp_ln1039_116"/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:765 %xor_ln1039_115 = xor i1 %icmp_ln1039_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_115"/></StgValue>
</operation>

<operation id="853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:766 %zext_ln1039_101 = zext i1 %xor_ln1039_115

]]></Node>
<StgValue><ssdm name="zext_ln1039_101"/></StgValue>
</operation>

<operation id="854" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:767 %tmp_116 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 725, i13 310, i13 919, i13 233, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="855" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:768 %icmp_ln1039_117 = icmp_slt  i13 %accu_V_7, i13 %tmp_116

]]></Node>
<StgValue><ssdm name="icmp_ln1039_117"/></StgValue>
</operation>

<operation id="856" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:769 %xor_ln1039_116 = xor i1 %icmp_ln1039_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_116"/></StgValue>
</operation>

<operation id="857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:770 %zext_ln1039_102 = zext i1 %xor_ln1039_116

]]></Node>
<StgValue><ssdm name="zext_ln1039_102"/></StgValue>
</operation>

<operation id="858" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:771 %tmp_117 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 754, i13 406, i13 963, i13 276, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="859" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:772 %icmp_ln1039_118 = icmp_slt  i13 %accu_V_7, i13 %tmp_117

]]></Node>
<StgValue><ssdm name="icmp_ln1039_118"/></StgValue>
</operation>

<operation id="860" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:773 %xor_ln1039_117 = xor i1 %icmp_ln1039_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_117"/></StgValue>
</operation>

<operation id="861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:774 %zext_ln1039_103 = zext i1 %xor_ln1039_117

]]></Node>
<StgValue><ssdm name="zext_ln1039_103"/></StgValue>
</operation>

<operation id="862" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="13" op_0_bw="13" op_1_bw="13" op_2_bw="13" op_3_bw="13" op_4_bw="13" op_5_bw="2">
<![CDATA[
for.inc.7:775 %tmp_118 = mux i13 @_ssdm_op_Mux.ap_auto.4i13.i2, i13 782, i13 502, i13 1006, i13 319, i2 %trunc_ln218

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="863" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.7:776 %icmp_ln1039_119 = icmp_slt  i13 %accu_V_7, i13 %tmp_118

]]></Node>
<StgValue><ssdm name="icmp_ln1039_119"/></StgValue>
</operation>

<operation id="864" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.7:777 %xor_ln1039_118 = xor i1 %icmp_ln1039_119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_118"/></StgValue>
</operation>

<operation id="865" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="2" op_0_bw="1">
<![CDATA[
for.inc.7:778 %zext_ln840_77 = zext i1 %xor_ln1039_118

]]></Node>
<StgValue><ssdm name="zext_ln840_77"/></StgValue>
</operation>

<operation id="866" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:779 %add_ln840_114 = add i2 %zext_ln215_7, i2 %zext_ln1039_92

]]></Node>
<StgValue><ssdm name="add_ln840_114"/></StgValue>
</operation>

<operation id="867" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:780 %add_ln840_115 = add i2 %add_ln840_114, i2 %zext_ln1039_91

]]></Node>
<StgValue><ssdm name="add_ln840_115"/></StgValue>
</operation>

<operation id="868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:781 %zext_ln840_78 = zext i2 %add_ln840_115

]]></Node>
<StgValue><ssdm name="zext_ln840_78"/></StgValue>
</operation>

<operation id="869" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:782 %add_ln840_116 = add i2 %zext_ln1039_93, i2 %zext_ln1039_94

]]></Node>
<StgValue><ssdm name="add_ln840_116"/></StgValue>
</operation>

<operation id="870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:783 %zext_ln840_79 = zext i2 %add_ln840_116

]]></Node>
<StgValue><ssdm name="zext_ln840_79"/></StgValue>
</operation>

<operation id="871" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:784 %add_ln840_117 = add i2 %zext_ln1039_95, i2 %zext_ln1039_96

]]></Node>
<StgValue><ssdm name="add_ln840_117"/></StgValue>
</operation>

<operation id="872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:785 %zext_ln840_80 = zext i2 %add_ln840_117

]]></Node>
<StgValue><ssdm name="zext_ln840_80"/></StgValue>
</operation>

<operation id="873" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:786 %add_ln840_118 = add i3 %zext_ln840_80, i3 %zext_ln840_79

]]></Node>
<StgValue><ssdm name="add_ln840_118"/></StgValue>
</operation>

<operation id="874" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:787 %add_ln840_119 = add i3 %add_ln840_118, i3 %zext_ln840_78

]]></Node>
<StgValue><ssdm name="add_ln840_119"/></StgValue>
</operation>

<operation id="875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:788 %zext_ln840_81 = zext i3 %add_ln840_119

]]></Node>
<StgValue><ssdm name="zext_ln840_81"/></StgValue>
</operation>

<operation id="876" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:789 %add_ln840_120 = add i2 %zext_ln1039_97, i2 %zext_ln1039_98

]]></Node>
<StgValue><ssdm name="add_ln840_120"/></StgValue>
</operation>

<operation id="877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:790 %zext_ln840_82 = zext i2 %add_ln840_120

]]></Node>
<StgValue><ssdm name="zext_ln840_82"/></StgValue>
</operation>

<operation id="878" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:791 %add_ln840_121 = add i2 %zext_ln1039_99, i2 %zext_ln1039_100

]]></Node>
<StgValue><ssdm name="add_ln840_121"/></StgValue>
</operation>

<operation id="879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:792 %zext_ln840_83 = zext i2 %add_ln840_121

]]></Node>
<StgValue><ssdm name="zext_ln840_83"/></StgValue>
</operation>

<operation id="880" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:793 %add_ln840_122 = add i3 %zext_ln840_83, i3 %zext_ln840_82

]]></Node>
<StgValue><ssdm name="add_ln840_122"/></StgValue>
</operation>

<operation id="881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:794 %zext_ln840_84 = zext i3 %add_ln840_122

]]></Node>
<StgValue><ssdm name="zext_ln840_84"/></StgValue>
</operation>

<operation id="882" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:795 %add_ln840_123 = add i2 %zext_ln1039_101, i2 %zext_ln1039_102

]]></Node>
<StgValue><ssdm name="add_ln840_123"/></StgValue>
</operation>

<operation id="883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:796 %zext_ln840_85 = zext i2 %add_ln840_123

]]></Node>
<StgValue><ssdm name="zext_ln840_85"/></StgValue>
</operation>

<operation id="884" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.7:797 %add_ln840_124 = add i2 %zext_ln1039_103, i2 %zext_ln840_77

]]></Node>
<StgValue><ssdm name="add_ln840_124"/></StgValue>
</operation>

<operation id="885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="3" op_0_bw="2">
<![CDATA[
for.inc.7:798 %zext_ln840_86 = zext i2 %add_ln840_124

]]></Node>
<StgValue><ssdm name="zext_ln840_86"/></StgValue>
</operation>

<operation id="886" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.7:799 %add_ln840_125 = add i3 %zext_ln840_86, i3 %zext_ln840_85

]]></Node>
<StgValue><ssdm name="add_ln840_125"/></StgValue>
</operation>

<operation id="887" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="4" op_0_bw="3">
<![CDATA[
for.inc.7:800 %zext_ln840_87 = zext i3 %add_ln840_125

]]></Node>
<StgValue><ssdm name="zext_ln840_87"/></StgValue>
</operation>

<operation id="888" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:801 %add_ln840_126 = add i4 %zext_ln840_87, i4 %zext_ln840_84

]]></Node>
<StgValue><ssdm name="add_ln840_126"/></StgValue>
</operation>

<operation id="889" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.7:802 %result_V_15 = add i4 %add_ln840_126, i4 %zext_ln840_81

]]></Node>
<StgValue><ssdm name="result_V_15"/></StgValue>
</operation>

<operation id="890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="4" op_3_bw="4" op_4_bw="4" op_5_bw="4" op_6_bw="4" op_7_bw="4" op_8_bw="4">
<![CDATA[
for.inc.7:803 %p_Result_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i4.i4.i4.i4.i4.i4.i4, i4 %result_V_15, i4 %result_V_13, i4 %result_V_11, i4 %result_V_9, i4 %result_V_7, i4 %result_V_5, i4 %result_V_3, i4 %result_V_1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="891" st_id="6" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.7:804 %write_ln171 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_V, i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln171"/></StgValue>
</operation>

<operation id="892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0">
<![CDATA[
for.inc.7:812 %br_ln123 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="0">
<![CDATA[
for.cond.cleanup:0 %ret_ln180 = ret

]]></Node>
<StgValue><ssdm name="ret_ln180"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
