
---------- Begin Simulation Statistics ----------
final_tick                                 3239801000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 217640                       # Simulator instruction rate (inst/s)
host_mem_usage                                 719864                       # Number of bytes of host memory used
host_op_rate                                   218018                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.03                       # Real time elapsed on the host
host_tick_rate                              358975703                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1964182                       # Number of instructions simulated
sim_ops                                       1967627                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003240                       # Number of seconds simulated
sim_ticks                                  3239801000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             81.555501                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   13181                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                16162                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             16375                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             370                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              206                       # Number of indirect misses.
system.cpu.branchPred.lookups                   18455                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     556                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1964182                       # Number of instructions committed
system.cpu.committedOps                       1967627                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.649440                       # CPI: cycles per instruction
system.cpu.discardedOps                          2574                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             977708                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            721301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           256348                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1001413                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606266                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          3239801                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  988959     50.26%     50.26% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.27% # Class of committed instruction
system.cpu.op_class_0::MemRead                 720970     36.64%     86.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite                257606     13.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1967627                       # Class of committed instruction
system.cpu.tickCycles                         2238388                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3364                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         7531                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           65                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        15252                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             66                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                274                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3165                       # Transaction distribution
system.membus.trans_dist::CleanEvict              199                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7252                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7252                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           274                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        18416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  18416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2736896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2736896                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7526                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7526    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7526                       # Request fanout histogram
system.membus.respLayer1.occupancy          130572000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            61530000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               470                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        10301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          337                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             322                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             7252                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            7252                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           69                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1139                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        21835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 22974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       188928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3700992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3889920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3430                       # Total snoops (count)
system.tol2bus.snoopTraffic                    810240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            11152                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010402                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.102342                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  11037     98.97%     98.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    114      1.02%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              11152                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           75036000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          65891997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3609999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  174                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   19                       # number of demand (read+write) hits
system.l2.demand_hits::total                      193                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 174                       # number of overall hits
system.l2.overall_hits::.cpu.data                  19                       # number of overall hits
system.l2.overall_hits::total                     193                       # number of overall hits
system.l2.demand_misses::.cpu.inst                227                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7302                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7529                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               227                       # number of overall misses
system.l2.overall_misses::.cpu.data              7302                       # number of overall misses
system.l2.overall_misses::total                  7529                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25528000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    838117000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        863645000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25528000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    838117000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       863645000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             7321                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7722                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            7321                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7722                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.566085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.997405                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.975006                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.566085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.997405                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.975006                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112458.149780                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114779.101616                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114709.124718                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 112458.149780                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114779.101616                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114709.124718                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3165                       # number of writebacks
system.l2.writebacks::total                      3165                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7526                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7526                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20988000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    691858000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    712846000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20988000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    691858000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    712846000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.566085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.996995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.974618                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.566085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.996995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.974618                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92458.149780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94788.053158                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 94717.778368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92458.149780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94788.053158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94717.778368                       # average overall mshr miss latency
system.l2.replacements                           3430                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         7136                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             7136                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         7136                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         7136                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          299                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              299                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          299                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          299                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            7252                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7252                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    832185000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     832185000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          7252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              7252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 114752.482074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114752.482074                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         7252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7252                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    687145000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    687145000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 94752.482074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94752.482074                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                174                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              227                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25528000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25528000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.566085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.566085                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112458.149780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112458.149780                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20988000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20988000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.566085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.566085                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92458.149780                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92458.149780                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              50                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      5932000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      5932000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           69                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            69                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.724638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.724638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data       118640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total       118640                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           47                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      4713000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      4713000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.681159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.681159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100276.595745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100276.595745                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3045.253098                       # Cycle average of tags in use
system.l2.tags.total_refs                       15201                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7526                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.019798                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       119.050427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2926.202670                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.029065                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.714405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.743470                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2023                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1849                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    250790                       # Number of tag accesses
system.l2.tags.data_accesses                   250790                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1868544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1926656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       810240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          810240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3165                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3165                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          17936904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         576746535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             594683439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     17936904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17936904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      250089435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            250089435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      250089435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         17936904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        576746535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            844772873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     12660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     29196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000116168750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          632                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          632                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               41622                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              12009                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7526                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3165                       # Number of write requests accepted
system.mem_ctrls.readBursts                     30104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    12660                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              844                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      12.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    506498750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  150520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1070948750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16824.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35574.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27532                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11373                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 30104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                12660                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7502                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3839                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    712.552227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   594.210798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   351.649565                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           55      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           48      1.25%      2.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1103     28.73%     31.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      0.57%     31.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          355      9.25%     41.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      0.60%     41.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          221      5.76%     47.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           33      0.86%     48.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1979     51.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3839                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          632                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.626582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.431863                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    681.959431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          631     99.84%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           632                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.001582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.001544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.039778                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              631     99.84%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           632                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1926656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  809024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1926656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               810240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       594.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       249.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    594.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    250.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.60                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3239467000                       # Total gap between requests
system.mem_ctrls.avgGap                     303008.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1868544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       809024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 17936904.149359792471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 576746534.740868330002                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 249714102.810635596514                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          908                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        29196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        12660                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     30516000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1040432750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  34490929500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33607.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35636.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2724402.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             13494600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7172550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           106414560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           32531040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     255690240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        682150920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        669640800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1767094710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        545.433102                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1721204750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    108160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1410436250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13923000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7396455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           108528000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           33454980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     255690240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        688619850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        664193280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         1771805805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        546.887233                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1706398250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    108160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1425242750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      3239801000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        64626                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            64626                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        64626                       # number of overall hits
system.cpu.icache.overall_hits::total           64626                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          401                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            401                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          401                       # number of overall misses
system.cpu.icache.overall_misses::total           401                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     32120000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     32120000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     32120000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     32120000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        65027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65027                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006167                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006167                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006167                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006167                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80099.750623                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80099.750623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80099.750623                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80099.750623                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          337                       # number of writebacks
system.cpu.icache.writebacks::total               337                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          401                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          401                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          401                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     31318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     31318000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     31318000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     31318000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006167                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006167                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006167                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006167                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78099.750623                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78099.750623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78099.750623                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78099.750623                       # average overall mshr miss latency
system.cpu.icache.replacements                    337                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        64626                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           64626                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          401                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           401                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     32120000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     32120000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006167                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80099.750623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80099.750623                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     31318000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     31318000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006167                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78099.750623                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78099.750623                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.889776                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65027                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               401                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            162.162095                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.889776                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1040833                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1040833                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       941062                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           941062                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       941102                       # number of overall hits
system.cpu.dcache.overall_hits::total          941102                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        14560                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14560                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        14572                       # number of overall misses
system.cpu.dcache.overall_misses::total         14572                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1708761000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1708761000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1708761000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1708761000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       955622                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       955622                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       955674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       955674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015236                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015236                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015248                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015248                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 117359.958791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 117359.958791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 117263.313203                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 117263.313203                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         7136                       # number of writebacks
system.cpu.dcache.writebacks::total              7136                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7314                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7320                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7320                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    859667000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    859667000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    860430000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    860430000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007654                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007654                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007660                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007660                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 117537.188953                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 117537.188953                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 117545.081967                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 117545.081967                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7193                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       698062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          698062                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      6403000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      6403000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       698129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       698129                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000096                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 95567.164179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 95567.164179                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5718000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5718000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92225.806452                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92225.806452                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       243000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         243000                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        14493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1702358000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1702358000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       257493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       257493                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056285                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 117460.705168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 117460.705168                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         7241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         7241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         7252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         7252                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    853949000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    853949000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028164                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 117753.585218                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 117753.585218                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            6                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       763000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       763000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.115385                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.115385                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 127166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 127166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       110000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       110000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       110000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       110000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       108000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       108000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           126.585069                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              948450                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.551974                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            285000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   126.585069                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15298553                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15298553                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3239801000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
