0.6
2019.2
Nov  6 2019
21:57:16
D:/code/HDL/HDL_Project/edge_detection.srcs/sim_1/new/tb_convolve.vhd,1595960401,vhdl,,,,tb_convolve,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sim_1/new/tb_main.vhd,1595960335,vhdl,,,,tb_main,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/output_image/output_image_sim_netlist.vhdl,1595947207,vhdl,,,,output_image;output_image_blk_mem_gen_generic_cstr;output_image_blk_mem_gen_prim_width;output_image_blk_mem_gen_prim_wrapper;output_image_blk_mem_gen_top;output_image_blk_mem_gen_v8_4_4;output_image_blk_mem_gen_v8_4_4_synth,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/ip/padded_image/padded_image_sim_netlist.vhdl,1595947207,vhdl,,,,padded_image;padded_image_blk_mem_gen_generic_cstr;padded_image_blk_mem_gen_prim_width;padded_image_blk_mem_gen_prim_wrapper_init;padded_image_blk_mem_gen_top;padded_image_blk_mem_gen_v8_4_4;padded_image_blk_mem_gen_v8_4_4_synth,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/UART.vhd,1595959871,vhdl,,,,uart,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/baud_generator.vhd,1595957044,vhdl,,,,baud_generator,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/convolve.vhd,1595957531,vhdl,,,,convolve,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/fsm.vhd,1595956897,vhdl,,,,fsm,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/main.vhd,1595958547,vhdl,,,,main,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/uart_rx.vhd,1595959602,vhdl,,,,uart_rx,,,,,,,,
D:/code/HDL/HDL_Project/edge_detection.srcs/sources_1/new/uart_tx.vhd,1595959708,vhdl,,,,uart_tx,,,,,,,,
D:/code/hdl2/HDL_Project/edge_detection.srcs/sim_1/new/tb_ram_to_text.vhd,1600181612,vhdl,,,,tb_ram_to_text,,,,,,,,
D:/code/hdl2/HDL_Project/edge_detection.srcs/sources_1/ip/input_image/input_image_sim_netlist.vhdl,1600180931,vhdl,,,,input_image;input_image_blk_mem_gen_generic_cstr;input_image_blk_mem_gen_prim_width;input_image_blk_mem_gen_prim_wrapper_init;input_image_blk_mem_gen_top;input_image_blk_mem_gen_v8_4_4;input_image_blk_mem_gen_v8_4_4_synth,,,,,,,,
D:/code/hdl2/HDL_Project/edge_detection.srcs/sources_1/new/padding.vhd,1600178351,vhdl,,,,padding,,,,,,,,
D:/code/hdl2/HDL_Project/edge_detection.srcs/sources_1/new/ram_to_text.vhd,1600178351,vhdl,,,,ram_to_text,,,,,,,,
