// Seed: 4040490608
module module_0 (
    input wire id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    input wor id_4,
    input tri1 id_5,
    input tri id_6,
    input tri0 id_7,
    input wand id_8,
    input tri id_9,
    output supply1 id_10,
    input supply0 id_11,
    output tri1 id_12,
    input tri id_13,
    input uwire id_14,
    input wor id_15,
    input tri id_16,
    output wire id_17,
    input wand id_18,
    input wor id_19,
    output wor id_20,
    input wor id_21,
    input supply1 id_22,
    output supply1 id_23
);
  always @(posedge id_6) id_17 = id_8;
endmodule
module module_1 (
    input  tri   id_0,
    output wire  id_1,
    input  wor   id_2,
    output uwire id_3,
    input  wor   id_4,
    output wire  id_5,
    input  tri0  id_6,
    output wand  id_7,
    output wor   id_8,
    output wire  id_9
);
  wire id_11;
  wire id_12;
  assign id_9 = (id_0) == 1;
  module_0(
      id_4,
      id_4,
      id_4,
      id_6,
      id_6,
      id_4,
      id_4,
      id_2,
      id_6,
      id_0,
      id_9,
      id_6,
      id_5,
      id_0,
      id_0,
      id_0,
      id_6,
      id_8,
      id_2,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1
  );
endmodule
