design
four
terminal
interstages
pulse
applications
limits
set
input
output
capacitance
time
response
conditions
overshoot
determined
methods
achieving
necessary
pole
distributions
described
circuit
networks
suggested
