Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Apr 15 13:58:26 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SAM/fir_SAM_ED97_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 Delay1No22_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum17_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.953ns (29.028%)  route 2.330ns (70.972%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.570ns = ( 6.570 - 4.000 ) 
    Source Clock Delay      (SCD):    3.140ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.203ns (routing 1.131ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.923ns (routing 1.026ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=15850, routed)       2.203     3.140    Delay1No22_instance/clk_IBUF_BUFG
    SLICE_X136Y254       FDCE                                         r  Delay1No22_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y254       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.219 r  Delay1No22_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.522     3.741    Delay1No22_instance/Q[2]
    SLICE_X126Y251       LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     3.866 r  Delay1No22_instance/geqOp_carry_i_15__10/O
                         net (fo=1, routed)           0.016     3.882    Sum17_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X126Y251       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.072 r  Sum17_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.098    Sum17_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X126Y252       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.113 r  Sum17_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.139    Sum17_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y253       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.191 r  Sum17_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.313     4.504    Delay1No22_instance/CO[0]
    SLICE_X127Y253       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     4.601 r  Delay1No22_instance/shiftedFracY_d1[49]_i_8__10/O
                         net (fo=2, routed)           0.306     4.907    Delay1No22_instance/shiftedFracY_d1[49]_i_8__10_n_0
    SLICE_X126Y253       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.037     4.944 r  Delay1No22_instance/shiftedFracY_d1[32]_i_9__10/O
                         net (fo=3, routed)           0.272     5.216    Delay1No22_instance/shiftedFracY_d1[32]_i_9__10_n_0
    SLICE_X127Y252       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     5.266 r  Delay1No22_instance/shiftedFracY_d1[12]_i_3__10/O
                         net (fo=33, routed)          0.358     5.624    Delay1No23_instance/shiftVal__5[0]
    SLICE_X126Y250       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.712 r  Delay1No23_instance/shiftedFracY_d1[39]_i_2__10/O
                         net (fo=4, routed)           0.190     5.902    Delay1No23_instance/Sum17_impl_instance/level2[16]
    SLICE_X121Y250       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     6.024 r  Delay1No23_instance/shiftedFracY_d1[39]_i_1__10/O
                         net (fo=2, routed)           0.234     6.258    Delay1No23_instance/level4__0[17]
    SLICE_X126Y248       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     6.356 r  Delay1No23_instance/shiftedFracY_d1[23]_i_1__10/O
                         net (fo=1, routed)           0.067     6.423    Sum17_impl_instance/FPAddSubOp_instance/shiftedFracY[12]
    SLICE_X126Y248       FDRE                                         r  Sum17_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y4 (CLOCK_ROOT)    net (fo=15850, routed)       1.923     6.570    Sum17_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X126Y248       FDRE                                         r  Sum17_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]/C
                         clock pessimism              0.446     7.015    
                         clock uncertainty           -0.035     6.980    
    SLICE_X126Y248       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     7.005    Sum17_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          7.005    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  0.582    




