// Seed: 41045944
module module_0 (
    output uwire id_0,
    output wand id_1,
    output supply1 id_2,
    input wire id_3,
    input tri0 id_4,
    output uwire id_5,
    input uwire id_6,
    output tri1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wire id_10,
    input wor id_11,
    output tri0 id_12,
    input uwire id_13,
    input wor id_14
);
  wor id_16;
  assign id_1 = id_16;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    output tri id_3,
    output tri id_4
);
  wire id_6;
  or (id_3, id_6, id_1);
  module_0(
      id_2, id_0, id_2, id_1, id_1, id_3, id_1, id_4, id_1, id_1, id_1, id_1, id_2, id_1, id_1
  );
endmodule
