# FSM-for-BUS-operation
We can design the FSM in verilog by using 2 or 3 always blocks.
This is the Moore FSM which controls the operations of a BUS.
We can add more number of stages to this FSM based the requirements in future.


