# 
# Synthesis run script generated by Vivado
# 

create_project -in_memory -part xc7z020clg484-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.tmp/ip_sobel_v1_0_project/ip_sobel_v1_0_project.cache/wt [current_project]
set_property parent.project_path /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.tmp/ip_sobel_v1_0_project/ip_sobel_v1_0_project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property ip_repo_paths /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado [current_project]
set_property ip_output_repo /home/trakaros/tou_nikou/lab5_hw_hls/lab5_hw_hls.tmp/ip_sobel_v1_0_project/ip_sobel_v1_0_project.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
read_vhdl -library xil_defaultlib {
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/convolution2D.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/ip/ip_sobel_ap_dsqrt_29_no_dsp_64.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/ip/ip_sobel_ap_uitodp_4_no_dsp_32.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_dsqrt_64jbC.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_muladEe.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulaeOg.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulafYi.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulag8j.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulahbi.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulamb6.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulancg.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulaocq.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulapcA.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulaqcK.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mularcU.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulasc4.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulatde.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulaudo.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulavdy.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mac_mulawdI.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mul_2s_8cud.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mul_6ns_bkb.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mul_7ns_kbM.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_mul_mul_lbW.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel_uitodp_3ibs.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/p_hls_fptosi_double_s.vhd
  /home/trakaros/tou_nikou/lab5_hw_hls/ip_sobel_vivado/xilinx_com_hls_ip_sobel_1_0/hdl/vhdl/ip_sobel.vhd
}
read_vhdl -library floating_point_v7_1_4 /opt/Xilinx/Vivado/2017.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}

synth_design -top ip_sobel -part xc7z020clg484-1


write_checkpoint -force -noxdef ip_sobel.dcp

catch { report_utilization -file ip_sobel_utilization_synth.rpt -pb ip_sobel_utilization_synth.pb }
