{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528711220076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528711220076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 19:00:19 2018 " "Processing started: Mon Jun 11 19:00:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528711220076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528711220076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IR_Decoder -c IR_Decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off IR_Decoder -c IR_Decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528711220076 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528711220538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR_Decoder-BEH " "Found design unit 1: IR_Decoder-BEH" {  } { { "IR_Decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/IR_Decoder/IR_Decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528711221068 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR_Decoder " "Found entity 1: IR_Decoder" {  } { { "IR_Decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/IR_Decoder/IR_Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528711221068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528711221068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IR_Decoder " "Elaborating entity \"IR_Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528711221103 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_Bus IR_Decoder.vhd(24) " "VHDL Process Statement warning at IR_Decoder.vhd(24): signal \"Data_Bus\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR_Decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/IR_Decoder/IR_Decoder.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528711221105 "|IR_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_Bus IR_Decoder.vhd(25) " "VHDL Process Statement warning at IR_Decoder.vhd(25): signal \"Data_Bus\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR_Decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/IR_Decoder/IR_Decoder.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528711221105 "|IR_Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Data_Bus IR_Decoder.vhd(26) " "VHDL Process Statement warning at IR_Decoder.vhd(26): signal \"Data_Bus\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IR_Decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/IR_Decoder/IR_Decoder.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1528711221105 "|IR_Decoder"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1528711221630 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528711221630 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_Bus\[2\] " "No output dependent on input pin \"Data_Bus\[2\]\"" {  } { { "IR_Decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/IR_Decoder/IR_Decoder.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528711221665 "|IR_Decoder|Data_Bus[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Data_Bus\[3\] " "No output dependent on input pin \"Data_Bus\[3\]\"" {  } { { "IR_Decoder.vhd" "" { Text "C:/Users/USER/Desktop/VHDL_source/IR_Decoder/IR_Decoder.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528711221665 "|IR_Decoder|Data_Bus[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1528711221665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1528711221665 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1528711221665 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1528711221665 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1528711221665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528711221686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 19:00:21 2018 " "Processing ended: Mon Jun 11 19:00:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528711221686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528711221686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528711221686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528711221686 ""}
