// Seed: 3675678375
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    input tri id_3,
    output tri id_4,
    input supply1 id_5,
    input wire id_6,
    input wire id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10,
    output uwire id_11
);
  logic id_13;
  ;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
