#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep 27 13:37:53 2022
# Process ID: 11524
# Current directory: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9768 C:\Abdullah Data\Technical indicators\RSI\RSI without Pipelined Divider\RSI without Pipelining\RSI without Pipelining.xpr
# Log file: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/vivado.log
# Journal file: C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Abdullah Data/Technical indicators/RSI/RSI without Pipelined Divider/RSI without Pipelining/RSI without Pipelining.xpr}
update_compile_order -fileset sources_1
open_run impl_1
create_clock -period 10.000 -name clk -waveform {0.000 5.000} -add [get_ports clk]
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_constraints -force
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
close_design
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_constraints
