module pdn_tb();

reg [9:0] north_in;
reg [9:0] south_in;
reg [9:0] west_in;
reg [9:0] east_in;         //0 is from east, 1 from west, 2 from north, 3 from south 
reg clk;
wire [9:0] north_out;           //0 is to east, 1 to west, 2 to north, 3 to south 
wire [9:0] south_out;
wire [9:0] east_out;
wire [9:0] west_out;

always begin              //Clock generator
#1 clk=~clk;
end

initial begin
#4 clk=0;
   north_in = 10'b0011001100; //to south
   south_in = 10'b0010101100; //to north
   east_in  = 10'b1010101100; //to north
   west_in  = 10'b0000100111; //to east
 
#4  north_in = 10'b0011000100; //to south
    south_in = 10'b1010101100; //to north
    east_in  = 10'b0001101101; //to east
    west_in  = 10'b0000011001; //to west
   
#4  north_in = 10'b1011001100; //to south
    south_in = 10'b0010111100; //to north
    east_in  = 10'b0001101000; //to west
    west_in  = 10'b0000010101; //to east	
   
#4  north_in = 10'b0011010100; //to south
    south_in = 10'b0010110100; //to north
    east_in  = 10'b0011001100; //to south
    west_in  = 10'b0010110100; //to north	
 
#4  north_in = 10'b0011011100; //to south
    south_in = 10'b0010101100; //to north
    east_in =  10'b0000010101; //to east	
    west_in  = 10'b1001101101; //to east
#5 $finish;
end

pdn U0 (   //Connect DUT to test bench
 north_in,
 south_in,
 west_in,
 east_in,        //0 is from east, 1 from west, 2 from north, 3 from south 
 clk,
 north_out,           //0 is to east, 1 to west, 2 to north, 3 to south 
 south_out,
 east_out,
 west_out
);

endmodule