# MIPS_Simulator
An architecture simulator for the MIPS computer. The considered MIPS CPU adopts the CDC 6600 scoreboard scheme to dynamically schedule instruction execution and employ caches in order to expedite memory access.
