// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module ExecuteController(
  input          clock,
                 reset,
                 io_cmd_valid,
  input  [6:0]   io_cmd_bits_cmd_inst_funct,
  input  [63:0]  io_cmd_bits_cmd_rs1,
                 io_cmd_bits_cmd_rs2,
  input  [5:0]   io_cmd_bits_rob_id_bits,
  input          io_srams_read_0_req_ready,
                 io_srams_read_0_resp_valid,
  input  [127:0] io_srams_read_0_resp_bits_data,
  input          io_srams_read_0_resp_bits_fromDMA,
                 io_srams_read_1_req_ready,
                 io_srams_read_1_resp_valid,
  input  [127:0] io_srams_read_1_resp_bits_data,
  input          io_srams_read_1_resp_bits_fromDMA,
                 io_srams_read_2_req_ready,
                 io_srams_read_2_resp_valid,
  input  [127:0] io_srams_read_2_resp_bits_data,
  input          io_srams_read_2_resp_bits_fromDMA,
                 io_srams_read_3_req_ready,
                 io_srams_read_3_resp_valid,
  input  [127:0] io_srams_read_3_resp_bits_data,
  input          io_srams_read_3_resp_bits_fromDMA,
                 io_acc_read_req_0_ready,
                 io_acc_read_req_1_ready,
                 io_acc_read_resp_0_valid,
  input  [31:0]  io_acc_read_resp_0_bits_data_0_0,
                 io_acc_read_resp_0_bits_data_1_0,
                 io_acc_read_resp_0_bits_data_2_0,
                 io_acc_read_resp_0_bits_data_3_0,
                 io_acc_read_resp_0_bits_data_4_0,
                 io_acc_read_resp_0_bits_data_5_0,
                 io_acc_read_resp_0_bits_data_6_0,
                 io_acc_read_resp_0_bits_data_7_0,
                 io_acc_read_resp_0_bits_data_8_0,
                 io_acc_read_resp_0_bits_data_9_0,
                 io_acc_read_resp_0_bits_data_10_0,
                 io_acc_read_resp_0_bits_data_11_0,
                 io_acc_read_resp_0_bits_data_12_0,
                 io_acc_read_resp_0_bits_data_13_0,
                 io_acc_read_resp_0_bits_data_14_0,
                 io_acc_read_resp_0_bits_data_15_0,
  input          io_acc_read_resp_0_bits_fromDMA,
                 io_acc_read_resp_1_valid,
  input  [31:0]  io_acc_read_resp_1_bits_data_0_0,
                 io_acc_read_resp_1_bits_data_1_0,
                 io_acc_read_resp_1_bits_data_2_0,
                 io_acc_read_resp_1_bits_data_3_0,
                 io_acc_read_resp_1_bits_data_4_0,
                 io_acc_read_resp_1_bits_data_5_0,
                 io_acc_read_resp_1_bits_data_6_0,
                 io_acc_read_resp_1_bits_data_7_0,
                 io_acc_read_resp_1_bits_data_8_0,
                 io_acc_read_resp_1_bits_data_9_0,
                 io_acc_read_resp_1_bits_data_10_0,
                 io_acc_read_resp_1_bits_data_11_0,
                 io_acc_read_resp_1_bits_data_12_0,
                 io_acc_read_resp_1_bits_data_13_0,
                 io_acc_read_resp_1_bits_data_14_0,
                 io_acc_read_resp_1_bits_data_15_0,
  input          io_acc_read_resp_1_bits_fromDMA,
  output         io_cmd_ready,
  output [13:0]  io_im2col_req_bits_addr_data,
  output         io_srams_read_0_req_valid,
  output [11:0]  io_srams_read_0_req_bits_addr,
  output         io_srams_read_0_resp_ready,
                 io_srams_read_1_req_valid,
  output [11:0]  io_srams_read_1_req_bits_addr,
  output         io_srams_read_1_resp_ready,
                 io_srams_read_2_req_valid,
  output [11:0]  io_srams_read_2_req_bits_addr,
  output         io_srams_read_2_resp_ready,
                 io_srams_read_3_req_valid,
  output [11:0]  io_srams_read_3_req_bits_addr,
  output         io_srams_read_3_resp_ready,
                 io_srams_write_0_en,
  output [11:0]  io_srams_write_0_addr,
  output         io_srams_write_0_mask_0,
                 io_srams_write_0_mask_1,
                 io_srams_write_0_mask_2,
                 io_srams_write_0_mask_3,
                 io_srams_write_0_mask_4,
                 io_srams_write_0_mask_5,
                 io_srams_write_0_mask_6,
                 io_srams_write_0_mask_7,
                 io_srams_write_0_mask_8,
                 io_srams_write_0_mask_9,
                 io_srams_write_0_mask_10,
                 io_srams_write_0_mask_11,
                 io_srams_write_0_mask_12,
                 io_srams_write_0_mask_13,
                 io_srams_write_0_mask_14,
                 io_srams_write_0_mask_15,
  output [127:0] io_srams_write_0_data,
  output         io_srams_write_1_en,
  output [11:0]  io_srams_write_1_addr,
  output         io_srams_write_1_mask_0,
                 io_srams_write_1_mask_1,
                 io_srams_write_1_mask_2,
                 io_srams_write_1_mask_3,
                 io_srams_write_1_mask_4,
                 io_srams_write_1_mask_5,
                 io_srams_write_1_mask_6,
                 io_srams_write_1_mask_7,
                 io_srams_write_1_mask_8,
                 io_srams_write_1_mask_9,
                 io_srams_write_1_mask_10,
                 io_srams_write_1_mask_11,
                 io_srams_write_1_mask_12,
                 io_srams_write_1_mask_13,
                 io_srams_write_1_mask_14,
                 io_srams_write_1_mask_15,
  output [127:0] io_srams_write_1_data,
  output         io_srams_write_2_en,
  output [11:0]  io_srams_write_2_addr,
  output         io_srams_write_2_mask_0,
                 io_srams_write_2_mask_1,
                 io_srams_write_2_mask_2,
                 io_srams_write_2_mask_3,
                 io_srams_write_2_mask_4,
                 io_srams_write_2_mask_5,
                 io_srams_write_2_mask_6,
                 io_srams_write_2_mask_7,
                 io_srams_write_2_mask_8,
                 io_srams_write_2_mask_9,
                 io_srams_write_2_mask_10,
                 io_srams_write_2_mask_11,
                 io_srams_write_2_mask_12,
                 io_srams_write_2_mask_13,
                 io_srams_write_2_mask_14,
                 io_srams_write_2_mask_15,
  output [127:0] io_srams_write_2_data,
  output         io_srams_write_3_en,
  output [11:0]  io_srams_write_3_addr,
  output         io_srams_write_3_mask_0,
                 io_srams_write_3_mask_1,
                 io_srams_write_3_mask_2,
                 io_srams_write_3_mask_3,
                 io_srams_write_3_mask_4,
                 io_srams_write_3_mask_5,
                 io_srams_write_3_mask_6,
                 io_srams_write_3_mask_7,
                 io_srams_write_3_mask_8,
                 io_srams_write_3_mask_9,
                 io_srams_write_3_mask_10,
                 io_srams_write_3_mask_11,
                 io_srams_write_3_mask_12,
                 io_srams_write_3_mask_13,
                 io_srams_write_3_mask_14,
                 io_srams_write_3_mask_15,
  output [127:0] io_srams_write_3_data,
  output         io_acc_read_req_0_valid,
  output [31:0]  io_acc_read_req_0_bits_scale_bits,
  output [8:0]   io_acc_read_req_0_bits_addr,
  output [2:0]   io_acc_read_req_0_bits_act,
  output         io_acc_read_req_1_valid,
  output [31:0]  io_acc_read_req_1_bits_scale_bits,
  output [8:0]   io_acc_read_req_1_bits_addr,
  output [2:0]   io_acc_read_req_1_bits_act,
  output         io_acc_read_resp_0_ready,
                 io_acc_read_resp_1_ready,
                 io_acc_write_0_valid,
  output [8:0]   io_acc_write_0_bits_addr,
  output [31:0]  io_acc_write_0_bits_data_0_0,
                 io_acc_write_0_bits_data_1_0,
                 io_acc_write_0_bits_data_2_0,
                 io_acc_write_0_bits_data_3_0,
                 io_acc_write_0_bits_data_4_0,
                 io_acc_write_0_bits_data_5_0,
                 io_acc_write_0_bits_data_6_0,
                 io_acc_write_0_bits_data_7_0,
                 io_acc_write_0_bits_data_8_0,
                 io_acc_write_0_bits_data_9_0,
                 io_acc_write_0_bits_data_10_0,
                 io_acc_write_0_bits_data_11_0,
                 io_acc_write_0_bits_data_12_0,
                 io_acc_write_0_bits_data_13_0,
                 io_acc_write_0_bits_data_14_0,
                 io_acc_write_0_bits_data_15_0,
  output         io_acc_write_0_bits_acc,
                 io_acc_write_0_bits_mask_0,
                 io_acc_write_0_bits_mask_1,
                 io_acc_write_0_bits_mask_2,
                 io_acc_write_0_bits_mask_3,
                 io_acc_write_0_bits_mask_4,
                 io_acc_write_0_bits_mask_5,
                 io_acc_write_0_bits_mask_6,
                 io_acc_write_0_bits_mask_7,
                 io_acc_write_0_bits_mask_8,
                 io_acc_write_0_bits_mask_9,
                 io_acc_write_0_bits_mask_10,
                 io_acc_write_0_bits_mask_11,
                 io_acc_write_0_bits_mask_12,
                 io_acc_write_0_bits_mask_13,
                 io_acc_write_0_bits_mask_14,
                 io_acc_write_0_bits_mask_15,
                 io_acc_write_0_bits_mask_16,
                 io_acc_write_0_bits_mask_17,
                 io_acc_write_0_bits_mask_18,
                 io_acc_write_0_bits_mask_19,
                 io_acc_write_0_bits_mask_20,
                 io_acc_write_0_bits_mask_21,
                 io_acc_write_0_bits_mask_22,
                 io_acc_write_0_bits_mask_23,
                 io_acc_write_0_bits_mask_24,
                 io_acc_write_0_bits_mask_25,
                 io_acc_write_0_bits_mask_26,
                 io_acc_write_0_bits_mask_27,
                 io_acc_write_0_bits_mask_28,
                 io_acc_write_0_bits_mask_29,
                 io_acc_write_0_bits_mask_30,
                 io_acc_write_0_bits_mask_31,
                 io_acc_write_0_bits_mask_32,
                 io_acc_write_0_bits_mask_33,
                 io_acc_write_0_bits_mask_34,
                 io_acc_write_0_bits_mask_35,
                 io_acc_write_0_bits_mask_36,
                 io_acc_write_0_bits_mask_37,
                 io_acc_write_0_bits_mask_38,
                 io_acc_write_0_bits_mask_39,
                 io_acc_write_0_bits_mask_40,
                 io_acc_write_0_bits_mask_41,
                 io_acc_write_0_bits_mask_42,
                 io_acc_write_0_bits_mask_43,
                 io_acc_write_0_bits_mask_44,
                 io_acc_write_0_bits_mask_45,
                 io_acc_write_0_bits_mask_46,
                 io_acc_write_0_bits_mask_47,
                 io_acc_write_0_bits_mask_48,
                 io_acc_write_0_bits_mask_49,
                 io_acc_write_0_bits_mask_50,
                 io_acc_write_0_bits_mask_51,
                 io_acc_write_0_bits_mask_52,
                 io_acc_write_0_bits_mask_53,
                 io_acc_write_0_bits_mask_54,
                 io_acc_write_0_bits_mask_55,
                 io_acc_write_0_bits_mask_56,
                 io_acc_write_0_bits_mask_57,
                 io_acc_write_0_bits_mask_58,
                 io_acc_write_0_bits_mask_59,
                 io_acc_write_0_bits_mask_60,
                 io_acc_write_0_bits_mask_61,
                 io_acc_write_0_bits_mask_62,
                 io_acc_write_0_bits_mask_63,
                 io_acc_write_1_valid,
  output [8:0]   io_acc_write_1_bits_addr,
  output [31:0]  io_acc_write_1_bits_data_0_0,
                 io_acc_write_1_bits_data_1_0,
                 io_acc_write_1_bits_data_2_0,
                 io_acc_write_1_bits_data_3_0,
                 io_acc_write_1_bits_data_4_0,
                 io_acc_write_1_bits_data_5_0,
                 io_acc_write_1_bits_data_6_0,
                 io_acc_write_1_bits_data_7_0,
                 io_acc_write_1_bits_data_8_0,
                 io_acc_write_1_bits_data_9_0,
                 io_acc_write_1_bits_data_10_0,
                 io_acc_write_1_bits_data_11_0,
                 io_acc_write_1_bits_data_12_0,
                 io_acc_write_1_bits_data_13_0,
                 io_acc_write_1_bits_data_14_0,
                 io_acc_write_1_bits_data_15_0,
  output         io_acc_write_1_bits_acc,
                 io_acc_write_1_bits_mask_0,
                 io_acc_write_1_bits_mask_1,
                 io_acc_write_1_bits_mask_2,
                 io_acc_write_1_bits_mask_3,
                 io_acc_write_1_bits_mask_4,
                 io_acc_write_1_bits_mask_5,
                 io_acc_write_1_bits_mask_6,
                 io_acc_write_1_bits_mask_7,
                 io_acc_write_1_bits_mask_8,
                 io_acc_write_1_bits_mask_9,
                 io_acc_write_1_bits_mask_10,
                 io_acc_write_1_bits_mask_11,
                 io_acc_write_1_bits_mask_12,
                 io_acc_write_1_bits_mask_13,
                 io_acc_write_1_bits_mask_14,
                 io_acc_write_1_bits_mask_15,
                 io_acc_write_1_bits_mask_16,
                 io_acc_write_1_bits_mask_17,
                 io_acc_write_1_bits_mask_18,
                 io_acc_write_1_bits_mask_19,
                 io_acc_write_1_bits_mask_20,
                 io_acc_write_1_bits_mask_21,
                 io_acc_write_1_bits_mask_22,
                 io_acc_write_1_bits_mask_23,
                 io_acc_write_1_bits_mask_24,
                 io_acc_write_1_bits_mask_25,
                 io_acc_write_1_bits_mask_26,
                 io_acc_write_1_bits_mask_27,
                 io_acc_write_1_bits_mask_28,
                 io_acc_write_1_bits_mask_29,
                 io_acc_write_1_bits_mask_30,
                 io_acc_write_1_bits_mask_31,
                 io_acc_write_1_bits_mask_32,
                 io_acc_write_1_bits_mask_33,
                 io_acc_write_1_bits_mask_34,
                 io_acc_write_1_bits_mask_35,
                 io_acc_write_1_bits_mask_36,
                 io_acc_write_1_bits_mask_37,
                 io_acc_write_1_bits_mask_38,
                 io_acc_write_1_bits_mask_39,
                 io_acc_write_1_bits_mask_40,
                 io_acc_write_1_bits_mask_41,
                 io_acc_write_1_bits_mask_42,
                 io_acc_write_1_bits_mask_43,
                 io_acc_write_1_bits_mask_44,
                 io_acc_write_1_bits_mask_45,
                 io_acc_write_1_bits_mask_46,
                 io_acc_write_1_bits_mask_47,
                 io_acc_write_1_bits_mask_48,
                 io_acc_write_1_bits_mask_49,
                 io_acc_write_1_bits_mask_50,
                 io_acc_write_1_bits_mask_51,
                 io_acc_write_1_bits_mask_52,
                 io_acc_write_1_bits_mask_53,
                 io_acc_write_1_bits_mask_54,
                 io_acc_write_1_bits_mask_55,
                 io_acc_write_1_bits_mask_56,
                 io_acc_write_1_bits_mask_57,
                 io_acc_write_1_bits_mask_58,
                 io_acc_write_1_bits_mask_59,
                 io_acc_write_1_bits_mask_60,
                 io_acc_write_1_bits_mask_61,
                 io_acc_write_1_bits_mask_62,
                 io_acc_write_1_bits_mask_63,
                 io_completed_valid,
  output [5:0]   io_completed_bits,
  output         io_busy,
                 io_counter_event_signal_24,
                 io_counter_event_signal_25,
                 io_counter_event_signal_26,
                 io_counter_event_signal_27,
                 io_counter_event_signal_28,
                 io_counter_event_signal_29,
                 io_counter_event_signal_30,
                 io_counter_event_signal_31,
                 io_counter_event_signal_32,
                 io_counter_event_signal_33,
                 io_counter_event_signal_34,
                 io_counter_event_signal_35,
                 io_counter_event_signal_36,
                 io_counter_event_signal_37
);

  wire              start_array_outputting;	// @[ExecuteController.scala:270:40, :970:65, :979:28]
  wire              _GEN;	// @[ExecuteController.scala:191:19, :873:21, :877:21]
  wire              _GEN_0;	// @[ExecuteController.scala:190:19, :873:21, :876:21]
  wire              _GEN_1;	// @[ExecuteController.scala:189:19, :873:21, :875:21]
  wire              start_inputting_b;	// @[ExecuteController.scala:532:26, :540:7]
  wire              start_inputting_a;	// @[ExecuteController.scala:532:26, :540:7]
  wire              start_inputting_d;	// @[ExecuteController.scala:532:26, :540:7]
  wire              _GEN_2;	// @[ExecuteController.scala:331:25, :429:48, :430:11, :463:45, :464:11]
  wire              _GEN_3;	// @[ExecuteController.scala:330:25, :429:48, :430:11, :463:45, :464:11]
  wire              _GEN_4;	// @[ExecuteController.scala:329:25, :429:48, :430:11, :463:45, :464:11]
  wire              _mesh_io_a_ready;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_b_ready;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_d_ready;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_req_ready;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_resp_valid;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_resp_bits_tag_rob_id_valid;	// @[ExecuteController.scala:186:20]
  wire [5:0]        _mesh_io_resp_bits_tag_rob_id_bits;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_resp_bits_tag_addr_is_acc_addr;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_resp_bits_tag_addr_accumulate;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_resp_bits_tag_addr_read_full_acc_row;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_resp_bits_tag_addr_garbage_bit;	// @[ExecuteController.scala:186:20]
  wire [13:0]       _mesh_io_resp_bits_tag_addr_data;	// @[ExecuteController.scala:186:20]
  wire [4:0]        _mesh_io_resp_bits_tag_rows;	// @[ExecuteController.scala:186:20]
  wire [4:0]        _mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_0_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_1_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_2_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_3_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_4_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_5_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_6_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_7_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_8_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_9_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_10_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_11_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_12_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_13_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_14_0;	// @[ExecuteController.scala:186:20]
  wire [19:0]       _mesh_io_resp_bits_data_15_0;	// @[ExecuteController.scala:186:20]
  wire [4:0]        _mesh_io_resp_bits_total_rows;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_resp_bits_last;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_0_rob_id_valid;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_0_addr_is_acc_addr;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_0_addr_accumulate;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_0_addr_read_full_acc_row;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_0_addr_garbage_bit;	// @[ExecuteController.scala:186:20]
  wire [13:0]       _mesh_io_tags_in_progress_0_addr_data;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_1_rob_id_valid;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_1_addr_is_acc_addr;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_1_addr_accumulate;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_1_addr_read_full_acc_row;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_1_addr_garbage_bit;	// @[ExecuteController.scala:186:20]
  wire [13:0]       _mesh_io_tags_in_progress_1_addr_data;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_2_rob_id_valid;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_2_addr_is_acc_addr;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_2_addr_accumulate;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_2_addr_read_full_acc_row;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_2_addr_garbage_bit;	// @[ExecuteController.scala:186:20]
  wire [13:0]       _mesh_io_tags_in_progress_2_addr_data;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_3_rob_id_valid;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_3_addr_is_acc_addr;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_3_addr_accumulate;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_3_addr_read_full_acc_row;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_3_addr_garbage_bit;	// @[ExecuteController.scala:186:20]
  wire [13:0]       _mesh_io_tags_in_progress_3_addr_data;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_4_rob_id_valid;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_4_addr_is_acc_addr;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_4_addr_accumulate;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_4_addr_read_full_acc_row;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_4_addr_garbage_bit;	// @[ExecuteController.scala:186:20]
  wire [13:0]       _mesh_io_tags_in_progress_4_addr_data;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_5_rob_id_valid;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_5_addr_is_acc_addr;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_5_addr_accumulate;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_5_addr_read_full_acc_row;	// @[ExecuteController.scala:186:20]
  wire              _mesh_io_tags_in_progress_5_addr_garbage_bit;	// @[ExecuteController.scala:186:20]
  wire [13:0]       _mesh_io_tags_in_progress_5_addr_data;	// @[ExecuteController.scala:186:20]
  wire              _mesh_cntl_signals_q_io_enq_ready;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_valid;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_perform_single_mul;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_perform_single_preload;	// @[ExecuteController.scala:178:35]
  wire [1:0]        _mesh_cntl_signals_q_io_deq_bits_a_bank;	// @[ExecuteController.scala:178:35]
  wire [1:0]        _mesh_cntl_signals_q_io_deq_bits_b_bank;	// @[ExecuteController.scala:178:35]
  wire [1:0]        _mesh_cntl_signals_q_io_deq_bits_d_bank;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_a_bank_acc;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_b_bank_acc;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_d_bank_acc;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_a_read_from_acc;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_b_read_from_acc;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_d_read_from_acc;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_a_garbage;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_b_garbage;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_d_garbage;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_accumulate_zeros;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_preload_zeros;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_a_fire;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_b_fire;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_d_fire;	// @[ExecuteController.scala:178:35]
  wire [4:0]        _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols;	// @[ExecuteController.scala:178:35]
  wire [4:0]        _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols;	// @[ExecuteController.scala:178:35]
  wire [4:0]        _mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_c_addr_is_acc_addr;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_c_addr_accumulate;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_c_addr_read_full_acc_row;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_c_addr_garbage_bit;	// @[ExecuteController.scala:178:35]
  wire [13:0]       _mesh_cntl_signals_q_io_deq_bits_c_addr_data;	// @[ExecuteController.scala:178:35]
  wire [4:0]        _mesh_cntl_signals_q_io_deq_bits_c_rows;	// @[ExecuteController.scala:178:35]
  wire [4:0]        _mesh_cntl_signals_q_io_deq_bits_c_cols;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_a_transpose;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_bd_transpose;	// @[ExecuteController.scala:178:35]
  wire [4:0]        _mesh_cntl_signals_q_io_deq_bits_total_rows;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_rob_id_valid;	// @[ExecuteController.scala:178:35]
  wire [5:0]        _mesh_cntl_signals_q_io_deq_bits_rob_id_bits;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_dataflow;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_prop;	// @[ExecuteController.scala:178:35]
  wire [4:0]        _mesh_cntl_signals_q_io_deq_bits_shift;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_im2colling;	// @[ExecuteController.scala:178:35]
  wire              _mesh_cntl_signals_q_io_deq_bits_first;	// @[ExecuteController.scala:178:35]
  wire              _cmd_q_io_enq_ready;	// @[MultiHeadedQueue.scala:53:19]
  wire              _cmd_q_io_deq_valid_0;	// @[MultiHeadedQueue.scala:53:19]
  wire              _cmd_q_io_deq_valid_1;	// @[MultiHeadedQueue.scala:53:19]
  wire              _cmd_q_io_deq_valid_2;	// @[MultiHeadedQueue.scala:53:19]
  wire [6:0]        _cmd_q_io_deq_bits_0_cmd_inst_funct;	// @[MultiHeadedQueue.scala:53:19]
  wire [63:0]       _cmd_q_io_deq_bits_0_cmd_rs1;	// @[MultiHeadedQueue.scala:53:19]
  wire [63:0]       _cmd_q_io_deq_bits_0_cmd_rs2;	// @[MultiHeadedQueue.scala:53:19]
  wire              _cmd_q_io_deq_bits_0_rob_id_valid;	// @[MultiHeadedQueue.scala:53:19]
  wire [5:0]        _cmd_q_io_deq_bits_0_rob_id_bits;	// @[MultiHeadedQueue.scala:53:19]
  wire [6:0]        _cmd_q_io_deq_bits_1_cmd_inst_funct;	// @[MultiHeadedQueue.scala:53:19]
  wire [63:0]       _cmd_q_io_deq_bits_1_cmd_rs1;	// @[MultiHeadedQueue.scala:53:19]
  wire [63:0]       _cmd_q_io_deq_bits_1_cmd_rs2;	// @[MultiHeadedQueue.scala:53:19]
  wire              _cmd_q_io_deq_bits_1_rob_id_valid;	// @[MultiHeadedQueue.scala:53:19]
  wire [5:0]        _cmd_q_io_deq_bits_1_rob_id_bits;	// @[MultiHeadedQueue.scala:53:19]
  wire [63:0]       _cmd_q_io_deq_bits_2_cmd_rs1;	// @[MultiHeadedQueue.scala:53:19]
  wire [63:0]       _cmd_q_io_deq_bits_2_cmd_rs2;	// @[MultiHeadedQueue.scala:53:19]
  wire [5:0]        _cmd_q_io_deq_bits_2_rob_id_bits;	// @[MultiHeadedQueue.scala:53:19]
  wire              _unrolled_cmd_mod_io_out_valid;	// @[TransposePreloadUnroller.scala:89:21]
  wire [6:0]        _unrolled_cmd_mod_io_out_bits_cmd_inst_funct;	// @[TransposePreloadUnroller.scala:89:21]
  wire [63:0]       _unrolled_cmd_mod_io_out_bits_cmd_rs1;	// @[TransposePreloadUnroller.scala:89:21]
  wire [63:0]       _unrolled_cmd_mod_io_out_bits_cmd_rs2;	// @[TransposePreloadUnroller.scala:89:21]
  wire              _unrolled_cmd_mod_io_out_bits_rob_id_valid;	// @[TransposePreloadUnroller.scala:89:21]
  wire [5:0]        _unrolled_cmd_mod_io_out_bits_rob_id_bits;	// @[TransposePreloadUnroller.scala:89:21]
  reg  [1:0]        control_state;	// @[ExecuteController.scala:74:30]
  reg               current_dataflow;	// @[ExecuteController.scala:77:60]
  wire              DoConfig = _cmd_q_io_deq_bits_0_cmd_inst_funct == 7'h0;	// @[ExecuteController.scala:83:28, MultiHeadedQueue.scala:53:19]
  wire              in_prop = _cmd_q_io_deq_bits_0_cmd_inst_funct == 7'h4;	// @[ExecuteController.scala:84:38, MultiHeadedQueue.scala:53:19]
  wire              DoComputes_0 = in_prop | _cmd_q_io_deq_bits_0_cmd_inst_funct == 7'h5;	// @[ExecuteController.scala:84:{38,63,68}, MultiHeadedQueue.scala:53:19]
  wire              DoPreloads_0 = _cmd_q_io_deq_bits_0_cmd_inst_funct == 7'h6;	// @[ExecuteController.scala:85:33, MultiHeadedQueue.scala:53:19]
  wire              DoPreloads_1 = _cmd_q_io_deq_bits_1_cmd_inst_funct == 7'h6;	// @[ExecuteController.scala:85:33, MultiHeadedQueue.scala:53:19]
  reg               in_prop_flush;	// @[ExecuteController.scala:92:26]
  reg  [4:0]        in_shift;	// @[ExecuteController.scala:116:21]
  reg  [31:0]       acc_scale_bits;	// @[ExecuteController.scala:117:22]
  reg  [2:0]        activation;	// @[ExecuteController.scala:118:54]
  reg               a_transpose;	// @[ExecuteController.scala:119:24]
  reg               bd_transpose;	// @[ExecuteController.scala:120:25]
  reg               config_initialized;	// @[ExecuteController.scala:121:35]
  wire              a_should_be_fed_into_transposer = current_dataflow ^ ~a_transpose;	// @[ExecuteController.scala:77:60, :119:24, :123:44]
  wire              b_should_be_fed_into_transposer = ~current_dataflow & bd_transpose;	// @[ExecuteController.scala:77:60, :120:25, :123:62, :126:79]
  wire              d_should_be_fed_into_transposer = current_dataflow & bd_transpose;	// @[ExecuteController.scala:77:60, :120:25, :129:79]
  wire [3:0][63:0]  _GEN_5 = {{_cmd_q_io_deq_bits_0_cmd_rs1}, {_cmd_q_io_deq_bits_2_cmd_rs1}, {_cmd_q_io_deq_bits_1_cmd_rs1}, {_cmd_q_io_deq_bits_0_cmd_rs1}};	// @[ExecuteController.scala:139:53, MultiHeadedQueue.scala:53:19]
  wire [63:0]       _GEN_6 = _GEN_5[DoPreloads_0 ? 2'h1 : {a_should_be_fed_into_transposer, 1'h0}];	// @[ExecuteController.scala:85:33, :123:44, :124:{28,64}, :139:53, :281:84]
  wire [3:0][63:0]  _GEN_7 = {{_cmd_q_io_deq_bits_0_cmd_rs2}, {_cmd_q_io_deq_bits_2_cmd_rs2}, {_cmd_q_io_deq_bits_1_cmd_rs2}, {_cmd_q_io_deq_bits_0_cmd_rs2}};	// @[ExecuteController.scala:140:53, MultiHeadedQueue.scala:53:19]
  wire [63:0]       _GEN_8 = _GEN_7[DoPreloads_0 ? 2'h1 : {b_should_be_fed_into_transposer, 1'h0}];	// @[ExecuteController.scala:85:33, :126:79, :127:{28,64}, :140:53, :281:84]
  wire [1:0]        _GEN_9 = {1'h0, ~DoPreloads_0};	// @[ExecuteController.scala:85:33, :87:30, :141:55]
  wire [63:0]       _GEN_10 = _GEN_5[_GEN_9];	// @[ExecuteController.scala:139:53, :141:55]
  wire [63:0]       _GEN_11 = _GEN_7[_GEN_9];	// @[ExecuteController.scala:140:53, :141:55, :142:55]
  wire              _T_17 = _GEN_6[31] & _GEN_6[30];	// @[ExecuteController.scala:139:53, LocalAddr.scala:43:48]
  wire              multiply_garbage = _T_17 & _GEN_6[29] & (&(_GEN_6[13:0])) & _GEN_6[14];	// @[ExecuteController.scala:139:53, LocalAddr.scala:43:{48,91,96}]
  wire              _T_23 = _GEN_8[31] & _GEN_8[30];	// @[ExecuteController.scala:140:53, LocalAddr.scala:43:48]
  wire              accumulate_zeros = _T_23 & _GEN_8[29] & (&(_GEN_8[13:0])) & _GEN_8[14];	// @[ExecuteController.scala:140:53, LocalAddr.scala:43:{48,91,96}]
  wire              _T_29 = _GEN_10[31] & _GEN_10[30];	// @[ExecuteController.scala:141:55, LocalAddr.scala:43:48]
  wire              preload_zeros = _T_29 & _GEN_10[29] & (&(_GEN_10[13:0])) & _GEN_10[14];	// @[ExecuteController.scala:141:55, LocalAddr.scala:43:{48,91,96}]
  wire [4:0]        a_rows = a_transpose ? _GEN_6[36:32] : _GEN_6[52:48];	// @[ExecuteController.scala:119:24, :139:53, :154:45, :155:45, :162:19]
  wire [4:0]        b_rows = ~current_dataflow & bd_transpose ? _GEN_8[36:32] : _GEN_8[52:48];	// @[ExecuteController.scala:77:60, :120:25, :123:62, :140:53, :156:45, :157:45, :164:{19,58}]
  reg               pending_completed_rob_ids_0_valid;	// @[ExecuteController.scala:175:38]
  reg  [5:0]        pending_completed_rob_ids_0_bits;	// @[ExecuteController.scala:175:38]
  reg               pending_completed_rob_ids_1_valid;	// @[ExecuteController.scala:175:38]
  reg  [5:0]        pending_completed_rob_ids_1_bits;	// @[ExecuteController.scala:175:38]
  wire              _T_901 = control_state == 2'h2;	// @[ExecuteController.scala:74:30, :124:64, :192:38]
  wire              _raw_hazard_mulpre_is_garbage_T = _mesh_io_tags_in_progress_0_addr_is_acc_addr & _mesh_io_tags_in_progress_0_addr_accumulate;	// @[ExecuteController.scala:186:20, LocalAddr.scala:43:48]
  wire              _raw_hazard_mulpre_is_garbage_T_5 = _mesh_io_tags_in_progress_1_addr_is_acc_addr & _mesh_io_tags_in_progress_1_addr_accumulate;	// @[ExecuteController.scala:186:20, LocalAddr.scala:43:48]
  wire              _raw_hazard_mulpre_is_garbage_T_10 = _mesh_io_tags_in_progress_2_addr_is_acc_addr & _mesh_io_tags_in_progress_2_addr_accumulate;	// @[ExecuteController.scala:186:20, LocalAddr.scala:43:48]
  wire              _raw_hazard_mulpre_is_garbage_T_15 = _mesh_io_tags_in_progress_3_addr_is_acc_addr & _mesh_io_tags_in_progress_3_addr_accumulate;	// @[ExecuteController.scala:186:20, LocalAddr.scala:43:48]
  wire              _raw_hazard_mulpre_is_garbage_T_20 = _mesh_io_tags_in_progress_4_addr_is_acc_addr & _mesh_io_tags_in_progress_4_addr_accumulate;	// @[ExecuteController.scala:186:20, LocalAddr.scala:43:48]
  wire              _raw_hazard_mulpre_is_garbage_T_25 = _mesh_io_tags_in_progress_5_addr_is_acc_addr & _mesh_io_tags_in_progress_5_addr_accumulate;	// @[ExecuteController.scala:186:20, LocalAddr.scala:43:48]
  wire              raw_hazard_pre =
    ~(_raw_hazard_mulpre_is_garbage_T & _mesh_io_tags_in_progress_0_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_0_addr_data) & _mesh_io_tags_in_progress_0_addr_garbage_bit) & (_mesh_io_tags_in_progress_0_addr_is_acc_addr == _cmd_q_io_deq_bits_0_cmd_rs1[31] & _mesh_io_tags_in_progress_0_addr_data == _cmd_q_io_deq_bits_0_cmd_rs1[13:0] | _mesh_io_tags_in_progress_0_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_0_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0] | _mesh_io_tags_in_progress_0_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs2[31] & _mesh_io_tags_in_progress_0_addr_data == _cmd_q_io_deq_bits_1_cmd_rs2[13:0]) | ~(_raw_hazard_mulpre_is_garbage_T_5 & _mesh_io_tags_in_progress_1_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_1_addr_data) & _mesh_io_tags_in_progress_1_addr_garbage_bit) & (_mesh_io_tags_in_progress_1_addr_is_acc_addr == _cmd_q_io_deq_bits_0_cmd_rs1[31] & _mesh_io_tags_in_progress_1_addr_data == _cmd_q_io_deq_bits_0_cmd_rs1[13:0] | _mesh_io_tags_in_progress_1_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_1_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0] | _mesh_io_tags_in_progress_1_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs2[31] & _mesh_io_tags_in_progress_1_addr_data == _cmd_q_io_deq_bits_1_cmd_rs2[13:0]) | ~(_raw_hazard_mulpre_is_garbage_T_10 & _mesh_io_tags_in_progress_2_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_2_addr_data) & _mesh_io_tags_in_progress_2_addr_garbage_bit) & (_mesh_io_tags_in_progress_2_addr_is_acc_addr == _cmd_q_io_deq_bits_0_cmd_rs1[31] & _mesh_io_tags_in_progress_2_addr_data == _cmd_q_io_deq_bits_0_cmd_rs1[13:0] | _mesh_io_tags_in_progress_2_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_2_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0] | _mesh_io_tags_in_progress_2_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs2[31] & _mesh_io_tags_in_progress_2_addr_data == _cmd_q_io_deq_bits_1_cmd_rs2[13:0])
    | ~(_raw_hazard_mulpre_is_garbage_T_15 & _mesh_io_tags_in_progress_3_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_3_addr_data) & _mesh_io_tags_in_progress_3_addr_garbage_bit) & (_mesh_io_tags_in_progress_3_addr_is_acc_addr == _cmd_q_io_deq_bits_0_cmd_rs1[31] & _mesh_io_tags_in_progress_3_addr_data == _cmd_q_io_deq_bits_0_cmd_rs1[13:0] | _mesh_io_tags_in_progress_3_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_3_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0] | _mesh_io_tags_in_progress_3_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs2[31] & _mesh_io_tags_in_progress_3_addr_data == _cmd_q_io_deq_bits_1_cmd_rs2[13:0]) | ~(_raw_hazard_mulpre_is_garbage_T_20 & _mesh_io_tags_in_progress_4_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_4_addr_data) & _mesh_io_tags_in_progress_4_addr_garbage_bit) & (_mesh_io_tags_in_progress_4_addr_is_acc_addr == _cmd_q_io_deq_bits_0_cmd_rs1[31] & _mesh_io_tags_in_progress_4_addr_data == _cmd_q_io_deq_bits_0_cmd_rs1[13:0] | _mesh_io_tags_in_progress_4_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_4_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0] | _mesh_io_tags_in_progress_4_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs2[31] & _mesh_io_tags_in_progress_4_addr_data == _cmd_q_io_deq_bits_1_cmd_rs2[13:0]) | ~(_raw_hazard_mulpre_is_garbage_T_25 & _mesh_io_tags_in_progress_5_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_5_addr_data) & _mesh_io_tags_in_progress_5_addr_garbage_bit) & (_mesh_io_tags_in_progress_5_addr_is_acc_addr == _cmd_q_io_deq_bits_0_cmd_rs1[31] & _mesh_io_tags_in_progress_5_addr_data == _cmd_q_io_deq_bits_0_cmd_rs1[13:0] | _mesh_io_tags_in_progress_5_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_5_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0] | _mesh_io_tags_in_progress_5_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs2[31] & _mesh_io_tags_in_progress_5_addr_data == _cmd_q_io_deq_bits_1_cmd_rs2[13:0]);	// @[ExecuteController.scala:186:20, :217:{5,17,33}, :218:14, LocalAddr.scala:41:{61,83,91}, :42:74, :43:{48,91,96}, MultiHeadedQueue.scala:53:19]
  wire              raw_hazard_mulpre =
    ~(_raw_hazard_mulpre_is_garbage_T & _mesh_io_tags_in_progress_0_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_0_addr_data) & _mesh_io_tags_in_progress_0_addr_garbage_bit) & (_mesh_io_tags_in_progress_0_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs1[31] & _mesh_io_tags_in_progress_0_addr_data == _cmd_q_io_deq_bits_2_cmd_rs1[13:0] | _mesh_io_tags_in_progress_0_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs2[31] & _mesh_io_tags_in_progress_0_addr_data == _cmd_q_io_deq_bits_2_cmd_rs2[13:0] | _mesh_io_tags_in_progress_0_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_0_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0]) | ~(_raw_hazard_mulpre_is_garbage_T_5 & _mesh_io_tags_in_progress_1_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_1_addr_data) & _mesh_io_tags_in_progress_1_addr_garbage_bit) & (_mesh_io_tags_in_progress_1_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs1[31] & _mesh_io_tags_in_progress_1_addr_data == _cmd_q_io_deq_bits_2_cmd_rs1[13:0] | _mesh_io_tags_in_progress_1_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs2[31] & _mesh_io_tags_in_progress_1_addr_data == _cmd_q_io_deq_bits_2_cmd_rs2[13:0] | _mesh_io_tags_in_progress_1_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_1_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0]) | ~(_raw_hazard_mulpre_is_garbage_T_10 & _mesh_io_tags_in_progress_2_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_2_addr_data) & _mesh_io_tags_in_progress_2_addr_garbage_bit) & (_mesh_io_tags_in_progress_2_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs1[31] & _mesh_io_tags_in_progress_2_addr_data == _cmd_q_io_deq_bits_2_cmd_rs1[13:0] | _mesh_io_tags_in_progress_2_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs2[31] & _mesh_io_tags_in_progress_2_addr_data == _cmd_q_io_deq_bits_2_cmd_rs2[13:0] | _mesh_io_tags_in_progress_2_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_2_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0])
    | ~(_raw_hazard_mulpre_is_garbage_T_15 & _mesh_io_tags_in_progress_3_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_3_addr_data) & _mesh_io_tags_in_progress_3_addr_garbage_bit) & (_mesh_io_tags_in_progress_3_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs1[31] & _mesh_io_tags_in_progress_3_addr_data == _cmd_q_io_deq_bits_2_cmd_rs1[13:0] | _mesh_io_tags_in_progress_3_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs2[31] & _mesh_io_tags_in_progress_3_addr_data == _cmd_q_io_deq_bits_2_cmd_rs2[13:0] | _mesh_io_tags_in_progress_3_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_3_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0]) | ~(_raw_hazard_mulpre_is_garbage_T_20 & _mesh_io_tags_in_progress_4_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_4_addr_data) & _mesh_io_tags_in_progress_4_addr_garbage_bit) & (_mesh_io_tags_in_progress_4_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs1[31] & _mesh_io_tags_in_progress_4_addr_data == _cmd_q_io_deq_bits_2_cmd_rs1[13:0] | _mesh_io_tags_in_progress_4_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs2[31] & _mesh_io_tags_in_progress_4_addr_data == _cmd_q_io_deq_bits_2_cmd_rs2[13:0] | _mesh_io_tags_in_progress_4_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_4_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0]) | ~(_raw_hazard_mulpre_is_garbage_T_25 & _mesh_io_tags_in_progress_5_addr_read_full_acc_row & (&_mesh_io_tags_in_progress_5_addr_data) & _mesh_io_tags_in_progress_5_addr_garbage_bit) & (_mesh_io_tags_in_progress_5_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs1[31] & _mesh_io_tags_in_progress_5_addr_data == _cmd_q_io_deq_bits_2_cmd_rs1[13:0] | _mesh_io_tags_in_progress_5_addr_is_acc_addr == _cmd_q_io_deq_bits_2_cmd_rs2[31] & _mesh_io_tags_in_progress_5_addr_data == _cmd_q_io_deq_bits_2_cmd_rs2[13:0] | _mesh_io_tags_in_progress_5_addr_is_acc_addr == _cmd_q_io_deq_bits_1_cmd_rs1[31] & _mesh_io_tags_in_progress_5_addr_data == _cmd_q_io_deq_bits_1_cmd_rs1[13:0]);	// @[ExecuteController.scala:186:20, :225:{5,17,33}, :226:14, LocalAddr.scala:41:{61,83,91}, :42:74, :43:{48,91,96}, MultiHeadedQueue.scala:53:19]
  wire              matmul_in_progress = _mesh_io_tags_in_progress_0_rob_id_valid | _mesh_io_tags_in_progress_1_rob_id_valid | _mesh_io_tags_in_progress_2_rob_id_valid | _mesh_io_tags_in_progress_3_rob_id_valid | _mesh_io_tags_in_progress_4_rob_id_valid | _mesh_io_tags_in_progress_5_rob_id_valid;	// @[ExecuteController.scala:186:20, :230:82]
  reg  [3:0]        a_fire_counter;	// @[ExecuteController.scala:236:27]
  reg  [3:0]        b_fire_counter;	// @[ExecuteController.scala:237:27]
  reg  [3:0]        d_fire_counter;	// @[ExecuteController.scala:238:27]
  reg               a_fire_started;	// @[ExecuteController.scala:240:31]
  reg               d_fire_started;	// @[ExecuteController.scala:241:31]
  reg               b_fire_started;	// @[ExecuteController.scala:242:31]
  reg  [19:0]       a_addr_offset;	// @[ExecuteController.scala:245:26]
  reg  [15:0]       a_addr_stride;	// @[ExecuteController.scala:246:26]
  reg  [15:0]       c_addr_stride;	// @[ExecuteController.scala:249:26]
  wire [13:0]       a_address_data = _GEN_6[13:0] + a_addr_offset[13:0];	// @[ExecuteController.scala:139:53, :245:26, LocalAddr.scala:51:25]
  wire [13:0]       b_address_data = _GEN_8[13:0] + {10'h0, b_fire_counter};	// @[ExecuteController.scala:140:53, :237:27, LocalAddr.scala:51:25]
  wire [4:0]        _GEN_12 = {1'h0, d_fire_counter};	// @[ExecuteController.scala:238:27, :253:55]
  wire [13:0]       d_address_data = _GEN_10[13:0] + {9'h0, 5'hF - _GEN_12};	// @[ExecuteController.scala:141:55, :253:55, :836:117, LocalAddr.scala:51:25]
  wire              a_garbage = _T_17 & _GEN_6[29] & (&(_GEN_6[13:0])) & _GEN_6[14] | ~start_inputting_a;	// @[ExecuteController.scala:139:53, :272:{46,49}, :532:26, :540:7, LocalAddr.scala:43:{48,91,96}]
  wire              b_garbage = _T_23 & _GEN_8[29] & (&(_GEN_8[13:0])) & _GEN_8[14] | ~start_inputting_b;	// @[ExecuteController.scala:140:53, :273:{46,49}, :532:26, :540:7, LocalAddr.scala:43:{48,91,96}]
  wire              d_garbage = _T_29 & _GEN_10[29] & (&(_GEN_10[13:0])) & _GEN_10[14] | ~start_inputting_d;	// @[ExecuteController.scala:141:55, :274:{46,49}, :532:26, :540:7, LocalAddr.scala:43:{48,91,96}]
  reg               perform_single_preload;	// @[ExecuteController.scala:277:39]
  reg               perform_single_mul;	// @[ExecuteController.scala:278:35]
  reg               perform_mul_pre;	// @[ExecuteController.scala:279:32]
  wire              _T_899 = control_state == 2'h1;	// @[ExecuteController.scala:74:30, :281:84]
  wire [4:0]        rows_a = a_garbage ? 5'h1 : a_rows;	// @[ExecuteController.scala:162:19, :272:46, :290:21]
  wire [4:0]        rows_b = b_garbage ? 5'h1 : b_rows;	// @[ExecuteController.scala:164:19, :273:46, :290:21, :291:21]
  wire [4:0]        _total_rows_T_1 = rows_a > rows_b ? rows_a : rows_b;	// @[ExecuteController.scala:290:21, :291:21, Util.scala:100:{8,12}]
  wire [4:0]        total_rows = current_dataflow & d_garbage & ~a_should_be_fed_into_transposer & ~b_should_be_fed_into_transposer & ~d_should_be_fed_into_transposer ? (_total_rows_T_1 > 5'h4 ? _total_rows_T_1 : 5'h4) : 5'h10;	// @[ExecuteController.scala:77:60, :123:44, :126:79, :129:79, :200:31, :274:46, :285:28, :289:{5,41,74,77,111}, :301:16, Util.scala:100:{8,12}]
  wire [4:0]        _GEN_13 = {1'h0, a_fire_counter};	// @[ExecuteController.scala:236:27, :310:47]
  wire              a_row_is_not_all_zeros = _GEN_13 < a_rows;	// @[ExecuteController.scala:162:19, :310:47]
  wire [4:0]        _GEN_14 = {1'h0, b_fire_counter};	// @[ExecuteController.scala:237:27, :311:47]
  wire              b_row_is_not_all_zeros = _GEN_14 < b_rows;	// @[ExecuteController.scala:164:19, :311:47]
  wire              d_row_is_not_all_zeros = 5'hF - _GEN_12 < (current_dataflow & bd_transpose ? _GEN_10[36:32] : _GEN_10[52:48]);	// @[ExecuteController.scala:77:60, :120:25, :141:55, :158:47, :159:47, :166:{19,58}, :253:55, :312:{51,68}, :836:117]
  wire              _T_22 = _T_17 & _GEN_6[29] & (&(_GEN_6[13:0])) & _GEN_6[14];	// @[ExecuteController.scala:139:53, LocalAddr.scala:43:{48,91,96}]
  wire              _T_28 = _T_23 & _GEN_8[29] & (&(_GEN_8[13:0])) & _GEN_8[14];	// @[ExecuteController.scala:140:53, LocalAddr.scala:43:{48,91,96}]
  wire              _T_34 = _T_29 & _GEN_10[29] & (&(_GEN_10[13:0])) & _GEN_10[14];	// @[ExecuteController.scala:141:55, LocalAddr.scala:43:{48,91,96}]
  wire [4:0]        max = total_rows - 5'h1;	// @[ExecuteController.scala:285:28, :289:111, :301:16, Util.scala:18:28]
  wire              _T_76 = max == 5'h0;	// @[ExecuteController.scala:828:37, Util.scala:18:28, :19:28]
  wire [3:0]        _T_74 = b_fire_counter + 4'h1;	// @[ExecuteController.scala:237:27, :290:21, Util.scala:27:15]
  wire [4:0]        _GEN_15 = {1'h0, _T_74};	// @[Mux.scala:101:16, Util.scala:27:15]
  wire              _T_104 = max == 5'h0;	// @[ExecuteController.scala:828:37, Util.scala:18:28, :19:28]
  wire [3:0]        _T_102 = d_fire_counter + 4'h1;	// @[ExecuteController.scala:238:27, :290:21, Util.scala:27:15]
  wire [4:0]        _GEN_16 = {1'h0, _T_102};	// @[Mux.scala:101:16, Util.scala:27:15]
  wire              _T_129 = a_fire_started & _GEN_13 == (_T_76 ? 5'h0 : _GEN_14 >= max ? 5'h1 - (max - _GEN_14) - 5'h1 : _GEN_15) | a_fire_started & _GEN_13 == (_T_104 ? 5'h0 : _GEN_12 >= max ? 5'h1 - (max - _GEN_12) - 5'h1 : _GEN_16);	// @[ExecuteController.scala:240:31, :253:55, :290:21, :310:47, :311:47, :347:{45,56}, :356:29, :828:37, Mux.scala:101:16, Util.scala:18:28, :19:28, :30:{10,47,54,59}]
  wire              _T_171 = max == 5'h0;	// @[ExecuteController.scala:828:37, Util.scala:18:28, :19:28]
  wire [3:0]        _T_169 = a_fire_counter + 4'h1;	// @[ExecuteController.scala:236:27, :290:21, Util.scala:27:15]
  wire [4:0]        _GEN_17 = {1'h0, _T_169};	// @[Mux.scala:101:16, Util.scala:27:15]
  wire              _T_199 = max == 5'h0;	// @[ExecuteController.scala:828:37, Util.scala:18:28, :19:28]
  wire              _T_224 = ~(_T_22 | _T_28 | ~start_inputting_b | ~start_inputting_a) & (_GEN_6[31] & _GEN_8[31] | ~(_GEN_8[31]) & ~(_GEN_6[31]) & b_address_data[13:12] == a_address_data[13:12]) & a_fire_started == b_fire_started & a_fire_counter == b_fire_counter | b_fire_started & _GEN_14 == (_T_171 ? 5'h0 : _GEN_13 >= max ? 5'h1 - (max - _GEN_13) - 5'h1 : _GEN_17) | b_fire_started & _GEN_14 == (_T_199 ? 5'h0 : _GEN_12 >= max ? 5'h1 - (max - _GEN_12) - 5'h1 : _GEN_16);	// @[ExecuteController.scala:139:53, :140:53, :236:27, :237:27, :240:31, :242:31, :253:55, :272:49, :273:49, :290:21, :310:47, :311:47, :321:25, :325:{5,65,89}, :326:{8,32,53,72}, :345:{48,73}, :347:{45,56}, :353:19, :356:29, :532:26, :540:7, :828:37, LocalAddr.scala:33:79, :43:96, :51:25, Mux.scala:101:16, Util.scala:18:28, :19:28, :30:{10,47,54,59}]
  wire              _T_266 = max == 5'h0;	// @[ExecuteController.scala:828:37, Util.scala:18:28, :19:28]
  wire              _T_294 = max == 5'h0;	// @[ExecuteController.scala:828:37, Util.scala:18:28, :19:28]
  wire              _T_319 = ~(_T_22 | _T_34 | ~start_inputting_d | ~start_inputting_a) & (_GEN_6[31] & _GEN_10[31] | ~(_GEN_10[31]) & ~(_GEN_6[31]) & d_address_data[13:12] == a_address_data[13:12]) & a_fire_started == d_fire_started & a_fire_counter == d_fire_counter | d_fire_started & _GEN_12 == (_T_266 ? 5'h0 : _GEN_13 >= max ? 5'h1 - (max - _GEN_13) - 5'h1 : _GEN_17) | ~(_T_28 | _T_34 | ~start_inputting_d | ~start_inputting_b) & (_GEN_8[31] & _GEN_10[31] | ~(_GEN_10[31]) & ~(_GEN_8[31]) & d_address_data[13:12] == b_address_data[13:12]) & b_fire_started == d_fire_started & b_fire_counter == d_fire_counter | d_fire_started & _GEN_12 == (_T_294 ? 5'h0 : _GEN_14 >= max ? 5'h1 - (max - _GEN_14) - 5'h1 : _GEN_15);	// @[ExecuteController.scala:139:53, :140:53, :141:55, :236:27, :237:27, :238:27, :240:31, :241:31, :242:31, :253:55, :272:49, :273:49, :274:49, :290:21, :310:47, :311:47, :321:25, :325:{5,65,89}, :326:{8,32,53,72}, :345:{48,73}, :347:{45,56}, :353:19, :356:29, :532:26, :540:7, :828:37, LocalAddr.scala:33:79, :43:96, :51:25, Mux.scala:101:16, Util.scala:18:28, :19:28, :30:{10,47,54,59}]
  wire              a_fire = ~_T_129 & _GEN_4;	// @[ExecuteController.scala:329:25, :356:{5,29}, :359:24, :429:48, :430:11, :463:45, :464:11]
  wire              b_fire = ~_T_224 & _GEN_3;	// @[ExecuteController.scala:330:25, :356:{5,29}, :360:24, :429:48, :430:11, :463:45, :464:11]
  wire              d_fire = ~_T_319 & _GEN_2;	// @[ExecuteController.scala:331:25, :356:{5,29}, :361:24, :429:48, :430:11, :463:45, :464:11]
  wire              firing = start_inputting_a | start_inputting_b | start_inputting_d;	// @[ExecuteController.scala:363:55, :532:26, :540:7]
  wire              _T_322 = firing & a_fire & _mesh_cntl_signals_q_io_enq_ready;	// @[ExecuteController.scala:178:35, :359:24, :363:55, :368:32]
  wire              _a_fire_counter_T_9 = max == 5'h0;	// @[ExecuteController.scala:828:37, Util.scala:18:28, :19:28]
  wire              _T_325 = firing & b_fire & _mesh_cntl_signals_q_io_enq_ready;	// @[ExecuteController.scala:178:35, :360:24, :363:55, :376:32]
  wire              _b_fire_counter_T_9 = max == 5'h0;	// @[ExecuteController.scala:828:37, Util.scala:18:28, :19:28]
  wire              _T_328 = firing & d_fire & _mesh_cntl_signals_q_io_enq_ready;	// @[ExecuteController.scala:178:35, :361:24, :363:55, :383:32]
  wire              _d_fire_counter_T_9 = max == 5'h0;	// @[ExecuteController.scala:828:37, Util.scala:18:28, :19:28]
  wire              about_to_fire_all_rows = (_GEN_13 == max & a_fire | a_fire_counter == 4'h0) & (_GEN_14 == max & b_fire | b_fire_counter == 4'h0) & (_GEN_12 == max & d_fire | d_fire_counter == 4'h0) & (a_fire_started | b_fire_started | d_fire_started) & _mesh_cntl_signals_q_io_enq_ready;	// @[ExecuteController.scala:99:21, :178:35, :236:27, :237:27, :238:27, :240:31, :241:31, :242:31, :253:55, :310:47, :311:47, :334:24, :359:24, :360:24, :361:24, :405:{49,70,81}, :406:{22,43,54}, :407:{22,43,54}, :408:{39,58}, Util.scala:18:28]
  wire              read_a = ~_T_129 & ~(_GEN_6[31]) & a_address_data[13:12] == 2'h0 & start_inputting_a & ~multiply_garbage & a_row_is_not_all_zeros;	// @[ExecuteController.scala:74:30, :139:53, :310:47, :356:{5,29}, :424:{29,59,91,109}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_b = ~_T_224 & ~(_GEN_8[31]) & b_address_data[13:12] == 2'h0 & start_inputting_b & ~accumulate_zeros & b_row_is_not_all_zeros;	// @[ExecuteController.scala:74:30, :140:53, :311:47, :356:{5,29}, :425:{29,59,91,109}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_d = ~_T_319 & ~(_GEN_10[31]) & d_address_data[13:12] == 2'h0 & start_inputting_d & ~preload_zeros & d_row_is_not_all_zeros;	// @[ExecuteController.scala:74:30, :141:55, :312:68, :356:{5,29}, :426:{29,59,91,106}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_a_1 = ~_T_129 & ~(_GEN_6[31]) & a_address_data[13:12] == 2'h1 & start_inputting_a & ~multiply_garbage & a_row_is_not_all_zeros;	// @[ExecuteController.scala:139:53, :281:84, :310:47, :356:{5,29}, :424:{29,59,91,109}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_b_1 = ~_T_224 & ~(_GEN_8[31]) & b_address_data[13:12] == 2'h1 & start_inputting_b & ~accumulate_zeros & b_row_is_not_all_zeros;	// @[ExecuteController.scala:140:53, :281:84, :311:47, :356:{5,29}, :425:{29,59,91,109}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_d_1 = ~_T_319 & ~(_GEN_10[31]) & d_address_data[13:12] == 2'h1 & start_inputting_d & ~preload_zeros & d_row_is_not_all_zeros;	// @[ExecuteController.scala:141:55, :281:84, :312:68, :356:{5,29}, :426:{29,59,91,106}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_a_2 = ~_T_129 & ~(_GEN_6[31]) & a_address_data[13:12] == 2'h2 & start_inputting_a & ~multiply_garbage & a_row_is_not_all_zeros;	// @[ExecuteController.scala:124:64, :139:53, :310:47, :356:{5,29}, :424:{29,59,91,109}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_b_2 = ~_T_224 & ~(_GEN_8[31]) & b_address_data[13:12] == 2'h2 & start_inputting_b & ~accumulate_zeros & b_row_is_not_all_zeros;	// @[ExecuteController.scala:124:64, :140:53, :311:47, :356:{5,29}, :425:{29,59,91,109}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_d_2 = ~_T_319 & ~(_GEN_10[31]) & d_address_data[13:12] == 2'h2 & start_inputting_d & ~preload_zeros & d_row_is_not_all_zeros;	// @[ExecuteController.scala:124:64, :141:55, :312:68, :356:{5,29}, :426:{29,59,91,106}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_a_3 = ~_T_129 & ~(_GEN_6[31]) & (&(a_address_data[13:12])) & start_inputting_a & ~multiply_garbage & a_row_is_not_all_zeros;	// @[ExecuteController.scala:139:53, :310:47, :356:{5,29}, :424:{29,59,91,109}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_b_3 = ~_T_224 & ~(_GEN_8[31]) & (&(b_address_data[13:12])) & start_inputting_b & ~accumulate_zeros & b_row_is_not_all_zeros;	// @[ExecuteController.scala:140:53, :311:47, :356:{5,29}, :425:{29,59,91,109}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              read_d_3 = ~_T_319 & ~(_GEN_10[31]) & (&(d_address_data[13:12])) & start_inputting_d & ~preload_zeros & d_row_is_not_all_zeros;	// @[ExecuteController.scala:141:55, :312:68, :356:{5,29}, :426:{29,59,91,106}, :532:26, :540:7, LocalAddr.scala:33:79, :43:96, :51:25]
  wire              _read_a_from_acc_T_9 = ~_T_129 & _GEN_6[31];	// @[ExecuteController.scala:139:53, :356:{5,29}, :458:35]
  wire              read_a_from_acc = _read_a_from_acc_T_9 & ~(a_address_data[9]) & start_inputting_a & ~multiply_garbage & a_row_is_not_all_zeros;	// @[ExecuteController.scala:310:47, :424:91, :458:{35,70,120}, :532:26, :540:7, LocalAddr.scala:35:82, :43:96, :51:25]
  wire              _read_b_from_acc_T_6 = ~_T_224 & _GEN_8[31];	// @[ExecuteController.scala:140:53, :356:{5,29}, :459:35]
  wire              read_b_from_acc = _read_b_from_acc_T_6 & ~(b_address_data[9]) & start_inputting_b & ~accumulate_zeros & b_row_is_not_all_zeros;	// @[ExecuteController.scala:311:47, :425:91, :459:{35,70,120}, :532:26, :540:7, LocalAddr.scala:35:82, :43:96, :51:25]
  wire              _read_d_from_acc_T_6 = ~_T_319 & _GEN_10[31];	// @[ExecuteController.scala:141:55, :356:{5,29}, :460:35]
  wire              read_d_from_acc = _read_d_from_acc_T_6 & ~(d_address_data[9]) & start_inputting_d & ~preload_zeros & d_row_is_not_all_zeros;	// @[ExecuteController.scala:312:68, :426:91, :460:{35,70,117}, :532:26, :540:7, LocalAddr.scala:35:82, :43:96, :51:25]
  wire              read_a_from_acc_1 = _read_a_from_acc_T_9 & a_address_data[9] & start_inputting_a & ~multiply_garbage & a_row_is_not_all_zeros;	// @[ExecuteController.scala:310:47, :424:91, :458:{35,120}, :532:26, :540:7, LocalAddr.scala:35:82, :43:96, :51:25]
  wire              read_b_from_acc_1 = _read_b_from_acc_T_6 & b_address_data[9] & start_inputting_b & ~accumulate_zeros & b_row_is_not_all_zeros;	// @[ExecuteController.scala:311:47, :425:91, :459:{35,120}, :532:26, :540:7, LocalAddr.scala:35:82, :43:96, :51:25]
  wire              read_d_from_acc_1 = _read_d_from_acc_T_6 & d_address_data[9] & start_inputting_d & ~preload_zeros & d_row_is_not_all_zeros;	// @[ExecuteController.scala:312:68, :426:91, :460:{35,117}, :532:26, :540:7, LocalAddr.scala:35:82, :43:96, :51:25]
  assign _GEN_4 = ~(read_a_from_acc_1 & ~io_acc_read_req_1_ready | read_a_from_acc & ~io_acc_read_req_0_ready | read_a_3 & ~io_srams_read_3_req_ready | read_a_2 & ~io_srams_read_2_req_ready | read_a_1 & ~io_srams_read_1_req_ready | read_a & ~io_srams_read_0_req_ready);	// @[ExecuteController.scala:329:25, :424:109, :429:{16,19,48}, :430:11, :458:120, :463:{15,18,45}, :464:11]
  assign _GEN_3 = ~(read_b_from_acc_1 & ~io_acc_read_req_1_ready | read_b_from_acc & ~io_acc_read_req_0_ready | read_b_3 & ~io_srams_read_3_req_ready | read_b_2 & ~io_srams_read_2_req_ready | read_b_1 & ~io_srams_read_1_req_ready | read_b & ~io_srams_read_0_req_ready);	// @[ExecuteController.scala:330:25, :425:109, :429:{16,19,48}, :430:11, :459:120, :463:{15,18,45}, :464:11]
  assign _GEN_2 = ~(read_d_from_acc_1 & ~io_acc_read_req_1_ready | read_d_from_acc & ~io_acc_read_req_0_ready | read_d_3 & ~io_srams_read_3_req_ready | read_d_2 & ~io_srams_read_2_req_ready | read_d_1 & ~io_srams_read_1_req_ready | read_d & ~io_srams_read_0_req_ready);	// @[ExecuteController.scala:331:25, :426:106, :429:{16,19,48}, :430:11, :460:117, :463:{15,18,45}, :464:11]
  wire              _T_384 = control_state == 2'h0;	// @[ExecuteController.scala:74:30, :532:26]
  wire              _T_389 = DoConfig & ~matmul_in_progress & ~(pending_completed_rob_ids_0_valid | pending_completed_rob_ids_1_valid);	// @[ExecuteController.scala:83:28, :175:38, :230:82, :541:{26,46,49,98}]
  wire              _GEN_18 = _cmd_q_io_deq_valid_0 & _T_389;	// @[ExecuteController.scala:171:22, :540:7, :541:{46,105}, :579:24, MultiHeadedQueue.scala:53:19]
  wire              _GEN_19 = _T_384 & _GEN_18 & _cmd_q_io_deq_bits_0_rob_id_valid;	// @[ExecuteController.scala:171:22, :532:26, :540:7, :541:105, :579:24, MultiHeadedQueue.scala:53:19]
  wire              _T_395 = DoPreloads_0 & _cmd_q_io_deq_valid_1 & ~raw_hazard_pre;	// @[ExecuteController.scala:85:33, :218:14, :585:{49,85}, MultiHeadedQueue.scala:53:19]
  wire              _GEN_20 = _T_384 & _cmd_q_io_deq_valid_0;	// @[ExecuteController.scala:281:43, :532:26, :540:7, :541:105, MultiHeadedQueue.scala:53:19]
  wire              performing_single_preload = _GEN_20 & ~_T_389 & _T_395 | perform_single_preload & _T_899;	// @[ExecuteController.scala:277:39, :281:{43,67,84}, :532:26, :535:30, :540:7, :541:{46,105}, :585:{49,103}]
  wire              _T_402 = DoComputes_0 & _cmd_q_io_deq_valid_1 & DoPreloads_1 & _cmd_q_io_deq_valid_2 & ~raw_hazard_mulpre;	// @[ExecuteController.scala:84:63, :85:33, :226:14, :600:{66,116}, MultiHeadedQueue.scala:53:19]
  wire              _GEN_21 = _T_389 | _T_395;	// @[ExecuteController.scala:536:23, :541:{46,105}, :585:{49,103}, :601:9]
  wire              performing_mul_pre = _GEN_20 & ~_GEN_21 & _T_402 | perform_mul_pre & _T_899;	// @[ExecuteController.scala:279:32, :281:{43,84}, :283:{36,53}, :532:26, :536:23, :540:7, :541:105, :585:103, :600:66, :601:9]
  wire              _GEN_22 = _T_389 | _T_395 | _T_402;	// @[ExecuteController.scala:537:26, :541:{46,105}, :585:{49,103}, :600:66, :601:9, :613:34]
  wire              performing_single_mul = _GEN_20 & ~_GEN_22 & DoComputes_0 | perform_single_mul & _T_899;	// @[ExecuteController.scala:84:63, :278:35, :281:{43,84}, :282:{39,59}, :532:26, :537:26, :540:7, :541:105, :585:103, :601:9, :613:34]
  assign start_inputting_d = _T_384 ? _cmd_q_io_deq_valid_0 & ~_T_389 & (_T_395 | _T_402) : _T_899 & (perform_single_preload | perform_mul_pre);	// @[ExecuteController.scala:269:35, :277:39, :279:32, :281:84, :532:26, :535:30, :540:7, :541:{46,105}, :585:{49,103}, :594:29, :600:66, :601:9, :634:36, :637:27, :652:34, MultiHeadedQueue.scala:53:19]
  assign start_inputting_a = _T_384 ? _cmd_q_io_deq_valid_0 & ~_T_389 & (_T_395 ? a_should_be_fed_into_transposer : _T_402 | DoComputes_0 & ~a_should_be_fed_into_transposer) : _T_899 & (perform_single_preload ? a_should_be_fed_into_transposer : perform_mul_pre | perform_single_mul & ~a_should_be_fed_into_transposer);	// @[ExecuteController.scala:84:63, :123:44, :267:35, :277:39, :278:35, :279:32, :281:84, :289:5, :532:26, :535:30, :540:7, :541:{46,105}, :585:{49,103}, :592:29, :600:66, :601:9, :605:29, :613:34, :617:29, :634:36, :635:27, :652:34, :653:27, :671:37, :672:27, MultiHeadedQueue.scala:53:19]
  assign start_inputting_b = _T_384 ? _cmd_q_io_deq_valid_0 & ~_T_389 & (_T_395 ? b_should_be_fed_into_transposer : _T_402 | DoComputes_0 & ~b_should_be_fed_into_transposer) : _T_899 & (perform_single_preload ? b_should_be_fed_into_transposer : perform_mul_pre | perform_single_mul & ~b_should_be_fed_into_transposer);	// @[ExecuteController.scala:84:63, :126:79, :268:35, :277:39, :278:35, :279:32, :281:84, :289:41, :532:26, :535:30, :540:7, :541:{46,105}, :585:{49,103}, :593:29, :600:66, :601:9, :606:29, :613:34, :618:29, :634:36, :636:27, :652:34, :654:27, :671:37, :673:27, MultiHeadedQueue.scala:53:19]
  wire              computing = performing_mul_pre | performing_single_mul | performing_single_preload;	// @[ExecuteController.scala:281:43, :282:39, :283:36, :532:26, :540:7, :541:105, :696:63]
  wire [3:0][5:0]   _GEN_23 = {{_cmd_q_io_deq_bits_0_rob_id_bits}, {_cmd_q_io_deq_bits_2_rob_id_bits}, {_cmd_q_io_deq_bits_1_rob_id_bits}, {_cmd_q_io_deq_bits_0_rob_id_bits}};	// @[ExecuteController.scala:793:47, MultiHeadedQueue.scala:53:19]
  wire              accReadValid_0 = io_acc_read_resp_0_valid & ~io_acc_read_resp_0_bits_fromDMA;	// @[ExecuteController.scala:808:{92,95}]
  wire              accReadValid_1 = io_acc_read_resp_1_valid & ~io_acc_read_resp_1_bits_fromDMA;	// @[ExecuteController.scala:808:{92,95}]
  wire              _T_937 = _mesh_io_a_ready & _GEN_1;	// @[Decoupled.scala:51:35, ExecuteController.scala:186:20, :189:19, :873:21, :875:21]
  wire              _T_947 = _mesh_io_b_ready & _GEN_0;	// @[Decoupled.scala:51:35, ExecuteController.scala:186:20, :190:19, :873:21, :876:21]
  wire              _T_955 = _mesh_io_d_ready & _GEN;	// @[Decoupled.scala:51:35, ExecuteController.scala:186:20, :191:19, :873:21, :877:21]
  wire              _mesh_cntl_signals_q_io_deq_ready_T_19 = (~_mesh_cntl_signals_q_io_deq_bits_a_fire | _T_937 | ~_mesh_io_a_ready) & (~_mesh_cntl_signals_q_io_deq_bits_b_fire | _T_947 | ~_mesh_io_b_ready) & (~_mesh_cntl_signals_q_io_deq_bits_d_fire | _T_955 | ~_mesh_io_d_ready) & (~_mesh_cntl_signals_q_io_deq_bits_first | _mesh_io_req_ready);	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :186:20, :811:{40,71,74}, :812:{6,37,40}, :813:{6,37,40,58}, :814:{6,18}]
  wire [3:0]        _GEN_24 = {{io_srams_read_3_resp_valid & ~io_srams_read_3_resp_bits_fromDMA}, {io_srams_read_2_resp_valid & ~io_srams_read_2_resp_bits_fromDMA}, {io_srams_read_1_resp_valid & ~io_srams_read_1_resp_bits_fromDMA}, {io_srams_read_0_resp_valid & ~io_srams_read_0_resp_bits_fromDMA}};	// @[ExecuteController.scala:807:{92,95}, :816:108]
  wire [127:0]      _GEN_25 = {io_acc_read_resp_1_bits_data_3_0, io_acc_read_resp_1_bits_data_2_0, io_acc_read_resp_1_bits_data_1_0, io_acc_read_resp_1_bits_data_0_0};	// @[ExecuteController.scala:804:84]
  wire [127:0]      _GEN_26 = {io_acc_read_resp_0_bits_data_3_0, io_acc_read_resp_0_bits_data_2_0, io_acc_read_resp_0_bits_data_1_0, io_acc_read_resp_0_bits_data_0_0};	// @[ExecuteController.scala:804:84]
  wire [3:0][127:0] _GEN_27 = {{io_srams_read_3_resp_bits_data}, {io_srams_read_2_resp_bits_data}, {io_srams_read_1_resp_bits_data}, {io_srams_read_0_resp_bits_data}};	// @[ExecuteController.scala:832:60]
  wire [127:0]      _dataA_WIRE_1 = _mesh_cntl_signals_q_io_deq_bits_im2colling ? 128'h0 : _mesh_cntl_signals_q_io_deq_bits_a_read_from_acc ? (_mesh_cntl_signals_q_io_deq_bits_a_bank_acc ? _GEN_25 : _GEN_26) : _GEN_27[_mesh_cntl_signals_q_io_deq_bits_a_bank];	// @[ExecuteController.scala:178:35, :804:84, :832:{27,60}, :891:26]
  wire [127:0]      _dataB_WIRE_1 = _mesh_cntl_signals_q_io_deq_bits_accumulate_zeros ? 128'h0 : _mesh_cntl_signals_q_io_deq_bits_b_read_from_acc ? (_mesh_cntl_signals_q_io_deq_bits_b_bank_acc ? _GEN_25 : _GEN_26) : _GEN_27[_mesh_cntl_signals_q_io_deq_bits_b_bank];	// @[ExecuteController.scala:178:35, :804:84, :832:60, :891:26, Mux.scala:101:16]
  wire [127:0]      _dataD_WIRE_1 = _mesh_cntl_signals_q_io_deq_bits_preload_zeros ? 128'h0 : _mesh_cntl_signals_q_io_deq_bits_d_read_from_acc ? (_mesh_cntl_signals_q_io_deq_bits_d_bank_acc ? _GEN_25 : _GEN_26) : _GEN_27[_mesh_cntl_signals_q_io_deq_bits_d_bank];	// @[ExecuteController.scala:178:35, :804:84, :832:60, :891:26, Mux.scala:101:16]
  wire [7:0]        dataA_0 = (|_mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols) ? _dataA_WIRE_1[7:0] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_1 = (|(_mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols[4:1])) ? _dataA_WIRE_1[15:8] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_2 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'h2 ? _dataA_WIRE_1[23:16] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_3 = (|(_mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols[4:2])) ? _dataA_WIRE_1[31:24] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_4 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'h4 ? _dataA_WIRE_1[39:32] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}, Util.scala:100:8]
  wire [7:0]        dataA_5 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'h5 ? _dataA_WIRE_1[47:40] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_6 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'h6 ? _dataA_WIRE_1[55:48] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_7 = (|(_mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols[4:3])) ? _dataA_WIRE_1[63:56] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_8 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'h8 ? _dataA_WIRE_1[71:64] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_9 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'h9 ? _dataA_WIRE_1[79:72] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_10 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'hA ? _dataA_WIRE_1[87:80] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_11 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'hB ? _dataA_WIRE_1[95:88] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_12 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'hC ? _dataA_WIRE_1[103:96] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_13 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'hD ? _dataA_WIRE_1[111:104] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_14 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols > 5'hE ? _dataA_WIRE_1[119:112] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataA_15 = _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols[4] ? _dataA_WIRE_1[127:120] : 8'h0;	// @[ExecuteController.scala:178:35, :832:27, :836:{46,112,117}]
  wire [7:0]        dataB_0 = (|_mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols) ? _dataB_WIRE_1[7:0] : 8'h0;	// @[ExecuteController.scala:178:35, :836:112, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_1 = (|(_mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols[4:1])) ? _dataB_WIRE_1[15:8] : 8'h0;	// @[ExecuteController.scala:178:35, :836:112, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_2 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'h2 ? _dataB_WIRE_1[23:16] : 8'h0;	// @[ExecuteController.scala:178:35, :836:{112,117}, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_3 = (|(_mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols[4:2])) ? _dataB_WIRE_1[31:24] : 8'h0;	// @[ExecuteController.scala:178:35, :836:112, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_4 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'h4 ? _dataB_WIRE_1[39:32] : 8'h0;	// @[ExecuteController.scala:178:35, :836:112, :837:{46,112,117}, Mux.scala:101:16, Util.scala:100:8]
  wire [7:0]        dataB_5 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'h5 ? _dataB_WIRE_1[47:40] : 8'h0;	// @[ExecuteController.scala:178:35, :836:{112,117}, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_6 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'h6 ? _dataB_WIRE_1[55:48] : 8'h0;	// @[ExecuteController.scala:178:35, :836:{112,117}, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_7 = (|(_mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols[4:3])) ? _dataB_WIRE_1[63:56] : 8'h0;	// @[ExecuteController.scala:178:35, :836:112, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_8 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'h8 ? _dataB_WIRE_1[71:64] : 8'h0;	// @[ExecuteController.scala:178:35, :836:{112,117}, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_9 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'h9 ? _dataB_WIRE_1[79:72] : 8'h0;	// @[ExecuteController.scala:178:35, :836:{112,117}, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_10 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'hA ? _dataB_WIRE_1[87:80] : 8'h0;	// @[ExecuteController.scala:178:35, :836:{112,117}, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_11 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'hB ? _dataB_WIRE_1[95:88] : 8'h0;	// @[ExecuteController.scala:178:35, :836:{112,117}, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_12 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'hC ? _dataB_WIRE_1[103:96] : 8'h0;	// @[ExecuteController.scala:178:35, :836:{112,117}, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_13 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'hD ? _dataB_WIRE_1[111:104] : 8'h0;	// @[ExecuteController.scala:178:35, :836:{112,117}, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_14 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols > 5'hE ? _dataB_WIRE_1[119:112] : 8'h0;	// @[ExecuteController.scala:178:35, :836:{112,117}, :837:{46,112,117}, Mux.scala:101:16]
  wire [7:0]        dataB_15 = _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols[4] ? _dataB_WIRE_1[127:120] : 8'h0;	// @[ExecuteController.scala:178:35, :836:112, :837:{46,112,117}, Mux.scala:101:16]
  wire              _mesh_io_req_valid_T_1 = _mesh_cntl_signals_q_io_deq_ready_T_19 & _mesh_cntl_signals_q_io_deq_valid;	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :813:58]
  wire              _T_422 = _mesh_cntl_signals_q_io_deq_bits_a_fire & _T_937 & ~_mesh_cntl_signals_q_io_deq_bits_a_garbage & (|_mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols) & ~_mesh_cntl_signals_q_io_deq_bits_im2colling;	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :842:{44,84,90,93}]
  wire              _GEN_28 = _mesh_cntl_signals_q_io_deq_bits_a_bank_acc ? io_acc_read_resp_1_bits_fromDMA : io_acc_read_resp_0_bits_fromDMA;	// @[ExecuteController.scala:178:35, :844:52]
  wire [3:0]        _GEN_29 = {{io_srams_read_3_resp_bits_fromDMA}, {io_srams_read_2_resp_bits_fromDMA}, {io_srams_read_1_resp_bits_fromDMA}, {io_srams_read_0_resp_bits_fromDMA}};	// @[ExecuteController.scala:846:50]
  wire              _GEN_30 = _GEN_29[_mesh_cntl_signals_q_io_deq_bits_a_bank];	// @[ExecuteController.scala:178:35, :846:50]
  wire              _T_430 = _mesh_cntl_signals_q_io_deq_bits_b_fire & _T_947 & ~_mesh_cntl_signals_q_io_deq_bits_b_garbage & ~_mesh_cntl_signals_q_io_deq_bits_accumulate_zeros & (|_mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols);	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :850:{44,63,86,110}]
  wire              _GEN_31 = _mesh_cntl_signals_q_io_deq_bits_b_bank_acc ? io_acc_read_resp_1_bits_fromDMA : io_acc_read_resp_0_bits_fromDMA;	// @[ExecuteController.scala:178:35, :852:52]
  wire              _GEN_32 = _GEN_29[_mesh_cntl_signals_q_io_deq_bits_b_bank];	// @[ExecuteController.scala:178:35, :846:50, :854:50]
  wire              _T_438 = _mesh_cntl_signals_q_io_deq_bits_d_fire & _T_955 & ~_mesh_cntl_signals_q_io_deq_bits_d_garbage & ~_mesh_cntl_signals_q_io_deq_bits_preload_zeros & (|_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols);	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :858:{44,63,83,107}]
  wire              _GEN_33 = _mesh_cntl_signals_q_io_deq_bits_d_bank_acc ? io_acc_read_resp_1_bits_fromDMA : io_acc_read_resp_0_bits_fromDMA;	// @[ExecuteController.scala:178:35, :860:52]
  wire              _GEN_34 = _GEN_29[_mesh_cntl_signals_q_io_deq_bits_d_bank];	// @[ExecuteController.scala:178:35, :846:50, :862:50]
  assign _GEN_1 = _mesh_cntl_signals_q_io_deq_valid & _mesh_cntl_signals_q_io_deq_bits_a_fire & (_mesh_cntl_signals_q_io_deq_bits_a_garbage | _mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols == 5'h0 | ~_mesh_cntl_signals_q_io_deq_bits_im2colling & (_mesh_cntl_signals_q_io_deq_bits_a_read_from_acc ? (_mesh_cntl_signals_q_io_deq_bits_a_bank_acc ? accReadValid_1 : accReadValid_0) : _GEN_24[_mesh_cntl_signals_q_io_deq_bits_a_bank]));	// @[ExecuteController.scala:178:35, :189:19, :808:92, :816:{60,68,74,108}, :828:37, :873:21, :875:21]
  assign _GEN_0 = _mesh_cntl_signals_q_io_deq_valid & _mesh_cntl_signals_q_io_deq_bits_b_fire & (_mesh_cntl_signals_q_io_deq_bits_b_garbage | _mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols == 5'h0 | ~_mesh_cntl_signals_q_io_deq_bits_accumulate_zeros & (_mesh_cntl_signals_q_io_deq_bits_b_read_from_acc ? (_mesh_cntl_signals_q_io_deq_bits_b_bank_acc ? accReadValid_1 : accReadValid_0) : _GEN_24[_mesh_cntl_signals_q_io_deq_bits_b_bank]));	// @[ExecuteController.scala:178:35, :190:19, :808:92, :816:108, :818:{60,68}, :828:37, :873:21, :876:21, Mux.scala:101:16]
  assign _GEN = _mesh_cntl_signals_q_io_deq_valid & _mesh_cntl_signals_q_io_deq_bits_d_fire & (_mesh_cntl_signals_q_io_deq_bits_d_garbage | _mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols == 5'h0 | ~_mesh_cntl_signals_q_io_deq_bits_preload_zeros & (_mesh_cntl_signals_q_io_deq_bits_d_read_from_acc ? (_mesh_cntl_signals_q_io_deq_bits_d_bank_acc ? accReadValid_1 : accReadValid_0) : _GEN_24[_mesh_cntl_signals_q_io_deq_bits_d_bank]));	// @[ExecuteController.scala:178:35, :191:19, :808:92, :816:108, :822:{60,68}, :828:37, :873:21, :877:21, Mux.scala:101:16]
  wire              _GEN_35 = _mesh_cntl_signals_q_io_deq_valid ? _mesh_io_req_valid_T_1 & (_mesh_cntl_signals_q_io_deq_bits_a_fire | _mesh_cntl_signals_q_io_deq_bits_b_fire | _mesh_cntl_signals_q_io_deq_bits_d_fire) : _T_901;	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :192:{21,38}, :873:21, :883:{23,58,89}]
  wire              _T_586 = _mesh_cntl_signals_q_io_deq_valid & _mesh_cntl_signals_q_io_deq_bits_perform_single_preload;	// @[ExecuteController.scala:178:35, :890:20]
  wire [127:0]      _WIRE_7 = a_should_be_fed_into_transposer ? {dataA_15, dataA_14, dataA_13, dataA_12, dataA_11, dataA_10, dataA_9, dataA_8, dataA_7, dataA_6, dataA_5, dataA_4, dataA_3, dataA_2, dataA_1, dataA_0} : 128'h0;	// @[ExecuteController.scala:123:44, :836:112, :891:{26,66}]
  wire [127:0]      _WIRE_9 = b_should_be_fed_into_transposer ? {dataB_15, dataB_14, dataB_13, dataB_12, dataB_11, dataB_10, dataB_9, dataB_8, dataB_7, dataB_6, dataB_5, dataB_4, dataB_3, dataB_2, dataB_1, dataB_0} : 128'h0;	// @[ExecuteController.scala:126:79, :837:112, :891:26, :892:{26,66}]
  wire              _T_687 = _mesh_cntl_signals_q_io_deq_valid & _mesh_cntl_signals_q_io_deq_bits_perform_single_mul;	// @[ExecuteController.scala:178:35, :895:20]
  wire [127:0]      _WIRE_11 = a_should_be_fed_into_transposer ? 128'h0 : {dataA_15, dataA_14, dataA_13, dataA_12, dataA_11, dataA_10, dataA_9, dataA_8, dataA_7, dataA_6, dataA_5, dataA_4, dataA_3, dataA_2, dataA_1, dataA_0};	// @[ExecuteController.scala:123:44, :836:112, :891:26, :896:{26,71}]
  wire [127:0]      _WIRE_13 = b_should_be_fed_into_transposer ? 128'h0 : {dataB_15, dataB_14, dataB_13, dataB_12, dataB_11, dataB_10, dataB_9, dataB_8, dataB_7, dataB_6, dataB_5, dataB_4, dataB_3, dataB_2, dataB_1, dataB_0};	// @[ExecuteController.scala:126:79, :837:112, :891:26, :897:{26,71}]
  reg  [3:0]        output_counter;	// @[ExecuteController.scala:903:31]
  wire [13:0]       _GEN_36 = {10'h0, output_counter} * c_addr_stride[13:0];	// @[ExecuteController.scala:249:26, :903:31, :907:106, LocalAddr.scala:51:25]
  wire [4:0]        _w_address_T_3 = _mesh_io_resp_bits_total_rows - 5'h1;	// @[ExecuteController.scala:186:20, :908:55]
  wire [13:0]       w_address_data = current_dataflow ? _mesh_io_resp_bits_tag_addr_data + _GEN_36 : _mesh_io_resp_bits_tag_addr_data + {9'h0, _w_address_T_3} - _GEN_36;	// @[ExecuteController.scala:77:60, :186:20, :907:{22,106}, :908:{55,61}, LocalAddr.scala:51:25]
  wire [1:0]        w_bank = _mesh_io_resp_bits_tag_addr_is_acc_addr ? {1'h0, w_address_data[9]} : w_address_data[13:12];	// @[ExecuteController.scala:186:20, :907:22, :911:19, LocalAddr.scala:33:79, :35:82]
  wire [11:0]       w_row = _mesh_io_resp_bits_tag_addr_is_acc_addr ? {3'h0, w_address_data[8:0]} : w_address_data[11:0];	// @[ExecuteController.scala:186:20, :836:117, :907:22, :912:18, LocalAddr.scala:34:36, :36:37]
  wire              is_garbage_addr = _mesh_io_resp_bits_tag_addr_is_acc_addr & _mesh_io_resp_bits_tag_addr_accumulate & _mesh_io_resp_bits_tag_addr_read_full_acc_row & (&_mesh_io_resp_bits_tag_addr_data) & _mesh_io_resp_bits_tag_addr_garbage_bit;	// @[ExecuteController.scala:186:20, LocalAddr.scala:43:{91,96}]
  wire [4:0]        _GEN_37 = {1'h0, output_counter};	// @[ExecuteController.scala:903:31, :919:82]
  wire              write_this_row = current_dataflow ? _GEN_37 < _mesh_io_resp_bits_tag_rows : _w_address_T_3 - _GEN_37 < _mesh_io_resp_bits_tag_rows;	// @[ExecuteController.scala:77:60, :186:20, :908:55, :919:{27,82}, :920:{31,48}]
  wire              w_mask_2 = _mesh_io_resp_bits_tag_cols > 5'h2;	// @[ExecuteController.scala:186:20, :836:117, :921:45]
  wire              w_mask_4 = _mesh_io_resp_bits_tag_cols > 5'h4;	// @[ExecuteController.scala:186:20, :921:45, Util.scala:100:8]
  wire              w_mask_5 = _mesh_io_resp_bits_tag_cols > 5'h5;	// @[ExecuteController.scala:186:20, :836:117, :921:45]
  wire              w_mask_6 = _mesh_io_resp_bits_tag_cols > 5'h6;	// @[ExecuteController.scala:186:20, :836:117, :921:45]
  wire              w_mask_8 = _mesh_io_resp_bits_tag_cols > 5'h8;	// @[ExecuteController.scala:186:20, :836:117, :921:45]
  wire              w_mask_9 = _mesh_io_resp_bits_tag_cols > 5'h9;	// @[ExecuteController.scala:186:20, :836:117, :921:45]
  wire              w_mask_10 = _mesh_io_resp_bits_tag_cols > 5'hA;	// @[ExecuteController.scala:186:20, :836:117, :921:45]
  wire              w_mask_11 = _mesh_io_resp_bits_tag_cols > 5'hB;	// @[ExecuteController.scala:186:20, :836:117, :921:45]
  wire              w_mask_12 = _mesh_io_resp_bits_tag_cols > 5'hC;	// @[ExecuteController.scala:186:20, :836:117, :921:45]
  wire              w_mask_13 = _mesh_io_resp_bits_tag_cols > 5'hD;	// @[ExecuteController.scala:186:20, :836:117, :921:45]
  wire              w_mask_14 = _mesh_io_resp_bits_tag_cols > 5'hE;	// @[ExecuteController.scala:186:20, :836:117, :921:45]
  wire              _activated_wdata_e_clipped_T_240 = $signed(_mesh_io_resp_bits_data_0_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_38 = $signed(_mesh_io_resp_bits_data_0_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_0_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_4 = _activated_wdata_e_clipped_T_240 ? 8'h7F : _GEN_38;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _GEN_39 = activation != 3'h1;	// @[ExecuteController.scala:118:54, :132:109, :928:21]
  wire              _activated_wdata_e_clipped_T_245 = $signed(_mesh_io_resp_bits_data_1_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_40 = $signed(_mesh_io_resp_bits_data_1_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_1_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_9 = _activated_wdata_e_clipped_T_245 ? 8'h7F : _GEN_40;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_250 = $signed(_mesh_io_resp_bits_data_2_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_41 = $signed(_mesh_io_resp_bits_data_2_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_2_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_14 = _activated_wdata_e_clipped_T_250 ? 8'h7F : _GEN_41;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_255 = $signed(_mesh_io_resp_bits_data_3_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_42 = $signed(_mesh_io_resp_bits_data_3_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_3_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_19 = _activated_wdata_e_clipped_T_255 ? 8'h7F : _GEN_42;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_260 = $signed(_mesh_io_resp_bits_data_4_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_43 = $signed(_mesh_io_resp_bits_data_4_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_4_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_24 = _activated_wdata_e_clipped_T_260 ? 8'h7F : _GEN_43;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_265 = $signed(_mesh_io_resp_bits_data_5_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_44 = $signed(_mesh_io_resp_bits_data_5_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_5_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_29 = _activated_wdata_e_clipped_T_265 ? 8'h7F : _GEN_44;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_270 = $signed(_mesh_io_resp_bits_data_6_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_45 = $signed(_mesh_io_resp_bits_data_6_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_6_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_34 = _activated_wdata_e_clipped_T_270 ? 8'h7F : _GEN_45;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_275 = $signed(_mesh_io_resp_bits_data_7_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_46 = $signed(_mesh_io_resp_bits_data_7_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_7_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_39 = _activated_wdata_e_clipped_T_275 ? 8'h7F : _GEN_46;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_280 = $signed(_mesh_io_resp_bits_data_8_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_47 = $signed(_mesh_io_resp_bits_data_8_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_8_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_44 = _activated_wdata_e_clipped_T_280 ? 8'h7F : _GEN_47;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_285 = $signed(_mesh_io_resp_bits_data_9_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_48 = $signed(_mesh_io_resp_bits_data_9_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_9_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_49 = _activated_wdata_e_clipped_T_285 ? 8'h7F : _GEN_48;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_290 = $signed(_mesh_io_resp_bits_data_10_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_49 = $signed(_mesh_io_resp_bits_data_10_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_10_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_54 = _activated_wdata_e_clipped_T_290 ? 8'h7F : _GEN_49;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_295 = $signed(_mesh_io_resp_bits_data_11_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_50 = $signed(_mesh_io_resp_bits_data_11_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_11_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_59 = _activated_wdata_e_clipped_T_295 ? 8'h7F : _GEN_50;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_300 = $signed(_mesh_io_resp_bits_data_12_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_51 = $signed(_mesh_io_resp_bits_data_12_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_12_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_64 = _activated_wdata_e_clipped_T_300 ? 8'h7F : _GEN_51;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_305 = $signed(_mesh_io_resp_bits_data_13_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_52 = $signed(_mesh_io_resp_bits_data_13_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_13_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_69 = _activated_wdata_e_clipped_T_305 ? 8'h7F : _GEN_52;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_310 = $signed(_mesh_io_resp_bits_data_14_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_53 = $signed(_mesh_io_resp_bits_data_14_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_14_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_74 = _activated_wdata_e_clipped_T_310 ? 8'h7F : _GEN_53;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _activated_wdata_e_clipped_T_315 = $signed(_mesh_io_resp_bits_data_15_0) > 20'sh7F;	// @[Arithmetic.scala:125:33, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _GEN_54 = $signed(_mesh_io_resp_bits_data_15_0) < -20'sh80 ? 8'h80 : _mesh_io_resp_bits_data_15_0[7:0];	// @[Arithmetic.scala:125:60, ExecuteController.scala:186:20, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_79 = _activated_wdata_e_clipped_T_315 ? 8'h7F : _GEN_54;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _io_acc_write_0_valid_T = w_bank == 2'h0;	// @[ExecuteController.scala:74:30, :911:19, :934:64]
  wire [7:0]        _activated_wdata_e_clipped_T_84 = _activated_wdata_e_clipped_T_240 ? 8'h7F : _GEN_38;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_89 = _activated_wdata_e_clipped_T_245 ? 8'h7F : _GEN_40;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_94 = _activated_wdata_e_clipped_T_250 ? 8'h7F : _GEN_41;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_99 = _activated_wdata_e_clipped_T_255 ? 8'h7F : _GEN_42;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_104 = _activated_wdata_e_clipped_T_260 ? 8'h7F : _GEN_43;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_109 = _activated_wdata_e_clipped_T_265 ? 8'h7F : _GEN_44;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_114 = _activated_wdata_e_clipped_T_270 ? 8'h7F : _GEN_45;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_119 = _activated_wdata_e_clipped_T_275 ? 8'h7F : _GEN_46;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_124 = _activated_wdata_e_clipped_T_280 ? 8'h7F : _GEN_47;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_129 = _activated_wdata_e_clipped_T_285 ? 8'h7F : _GEN_48;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_134 = _activated_wdata_e_clipped_T_290 ? 8'h7F : _GEN_49;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_139 = _activated_wdata_e_clipped_T_295 ? 8'h7F : _GEN_50;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_144 = _activated_wdata_e_clipped_T_300 ? 8'h7F : _GEN_51;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_149 = _activated_wdata_e_clipped_T_305 ? 8'h7F : _GEN_52;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_154 = _activated_wdata_e_clipped_T_310 ? 8'h7F : _GEN_53;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_159 = _activated_wdata_e_clipped_T_315 ? 8'h7F : _GEN_54;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _io_acc_write_1_valid_T = w_bank == 2'h1;	// @[ExecuteController.scala:281:84, :911:19, :934:64]
  wire [7:0]        _activated_wdata_e_clipped_T_164 = _activated_wdata_e_clipped_T_240 ? 8'h7F : _GEN_38;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_169 = _activated_wdata_e_clipped_T_245 ? 8'h7F : _GEN_40;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_174 = _activated_wdata_e_clipped_T_250 ? 8'h7F : _GEN_41;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_179 = _activated_wdata_e_clipped_T_255 ? 8'h7F : _GEN_42;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_184 = _activated_wdata_e_clipped_T_260 ? 8'h7F : _GEN_43;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_189 = _activated_wdata_e_clipped_T_265 ? 8'h7F : _GEN_44;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_194 = _activated_wdata_e_clipped_T_270 ? 8'h7F : _GEN_45;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_199 = _activated_wdata_e_clipped_T_275 ? 8'h7F : _GEN_46;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_204 = _activated_wdata_e_clipped_T_280 ? 8'h7F : _GEN_47;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_209 = _activated_wdata_e_clipped_T_285 ? 8'h7F : _GEN_48;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_214 = _activated_wdata_e_clipped_T_290 ? 8'h7F : _GEN_49;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_219 = _activated_wdata_e_clipped_T_295 ? 8'h7F : _GEN_50;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_224 = _activated_wdata_e_clipped_T_300 ? 8'h7F : _GEN_51;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_229 = _activated_wdata_e_clipped_T_305 ? 8'h7F : _GEN_52;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_234 = _activated_wdata_e_clipped_T_310 ? 8'h7F : _GEN_53;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_239 = _activated_wdata_e_clipped_T_315 ? 8'h7F : _GEN_54;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_244 = _activated_wdata_e_clipped_T_240 ? 8'h7F : _GEN_38;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_249 = _activated_wdata_e_clipped_T_245 ? 8'h7F : _GEN_40;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_254 = _activated_wdata_e_clipped_T_250 ? 8'h7F : _GEN_41;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_259 = _activated_wdata_e_clipped_T_255 ? 8'h7F : _GEN_42;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_264 = _activated_wdata_e_clipped_T_260 ? 8'h7F : _GEN_43;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_269 = _activated_wdata_e_clipped_T_265 ? 8'h7F : _GEN_44;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_274 = _activated_wdata_e_clipped_T_270 ? 8'h7F : _GEN_45;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_279 = _activated_wdata_e_clipped_T_275 ? 8'h7F : _GEN_46;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_284 = _activated_wdata_e_clipped_T_280 ? 8'h7F : _GEN_47;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_289 = _activated_wdata_e_clipped_T_285 ? 8'h7F : _GEN_48;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_294 = _activated_wdata_e_clipped_T_290 ? 8'h7F : _GEN_49;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_299 = _activated_wdata_e_clipped_T_295 ? 8'h7F : _GEN_50;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_304 = _activated_wdata_e_clipped_T_300 ? 8'h7F : _GEN_51;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_309 = _activated_wdata_e_clipped_T_305 ? 8'h7F : _GEN_52;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_314 = _activated_wdata_e_clipped_T_310 ? 8'h7F : _GEN_53;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire [7:0]        _activated_wdata_e_clipped_T_319 = _activated_wdata_e_clipped_T_315 ? 8'h7F : _GEN_54;	// @[Arithmetic.scala:125:33, Mux.scala:101:16]
  wire              _T_896 = _mesh_io_resp_valid & _mesh_io_resp_bits_tag_rob_id_valid;	// @[ExecuteController.scala:186:20, :970:26]
  wire              _output_counter_T_9 = _w_address_T_3 == 5'h0;	// @[ExecuteController.scala:828:37, :908:55, Util.scala:19:28]
  wire              mesh_completed_rob_id_fire = _T_896 & _mesh_io_resp_bits_last;	// @[ExecuteController.scala:186:20, :966:44, :970:{26,65}, :974:16]
  wire              _GEN_55 = _T_896 & _mesh_io_resp_bits_last;	// @[ExecuteController.scala:186:20, :532:26, :970:{26,65}, :974:16, :976:26]
  wire [5:0]        _GEN_56 = _GEN_55 ? _mesh_io_resp_bits_tag_rob_id_bits : _cmd_q_io_deq_bits_0_rob_id_bits;	// @[ExecuteController.scala:186:20, :532:26, :970:65, :974:16, :976:26, :977:25, MultiHeadedQueue.scala:53:19]
  assign start_array_outputting = _T_896 & ~is_garbage_addr;	// @[ExecuteController.scala:270:40, :934:92, :970:{26,65}, :979:28, LocalAddr.scala:43:96]
  wire              _GEN_57 = about_to_fire_all_rows & ~current_dataflow;	// @[ExecuteController.scala:77:60, :93:48, :123:62, :408:58, :639:38, :646:55, :647:27]
  wire              _GEN_58 = ~current_dataflow & in_prop_flush;	// @[ExecuteController.scala:77:60, :92:26, :93:48, :94:19]
  wire              _T_390 = _cmd_q_io_deq_bits_0_cmd_rs1[1:0] == 2'h0;	// @[ExecuteController.scala:74:30, :545:40, :547:33, MultiHeadedQueue.scala:53:19]
  wire              _GEN_59 = _T_384 & _cmd_q_io_deq_valid_0 & _T_389 & _T_390;	// @[ExecuteController.scala:246:26, :532:26, :540:7, :541:{46,105}, :547:{33,48}, :564:27, MultiHeadedQueue.scala:53:19]
  wire              _GEN_60 = _T_384 | ~_T_899 | perform_single_preload | ~(perform_mul_pre & about_to_fire_all_rows);	// @[ExecuteController.scala:175:38, :277:39, :279:32, :281:84, :408:58, :532:26, :634:36, :652:34, :657:38, :662:46]
  wire              _GEN_61 = _T_384 | ~_T_899;	// @[ExecuteController.scala:93:48, :175:38, :281:84, :532:26, :634:36]
  wire              _GEN_62 = perform_single_preload | perform_mul_pre | perform_single_mul;	// @[ExecuteController.scala:74:30, :277:39, :278:35, :279:32, :634:36, :639:38, :641:25, :652:34, :657:38, :671:37]
  wire [3:0][1:0]   _GEN_63 = {{(&control_state) & _mesh_io_req_ready ? 2'h0 : control_state}, {_mesh_io_req_ready & _GEN_35 ? 2'h3 : control_state}, {_GEN_62 & about_to_fire_all_rows ? 2'h0 : control_state}, {_cmd_q_io_deq_valid_0 ? (_T_389 ? control_state : _T_395 | _T_402 | DoComputes_0 ? 2'h1 : matmul_in_progress & (~current_dataflow | DoConfig) ? 2'h2 : control_state) : matmul_in_progress & ~current_dataflow ? 2'h2 : control_state}};	// @[Decoupled.scala:51:35, ExecuteController.scala:74:30, :77:60, :83:28, :84:63, :123:62, :124:64, :186:20, :192:{21,38}, :230:82, :281:84, :408:58, :424:59, :532:26, :540:7, :541:{46,105}, :585:{49,103}, :596:25, :600:66, :601:9, :609:25, :613:34, :620:25, :624:{38,80,94}, :625:25, :627:{37,79}, :629:23, :634:36, :639:38, :641:25, :652:34, :657:38, :671:37, :683:30, :684:23, :688:31, :690:23, :873:21, :883:23, MultiHeadedQueue.scala:53:19]
  always @(posedge clock) begin
    if (reset) begin
      control_state <= 2'h0;	// @[ExecuteController.scala:74:30]
      config_initialized <= 1'h0;	// @[ExecuteController.scala:121:35]
      pending_completed_rob_ids_1_valid <= 1'h0;	// @[ExecuteController.scala:175:38]
      a_fire_started <= 1'h0;	// @[ExecuteController.scala:240:31]
      d_fire_started <= 1'h0;	// @[ExecuteController.scala:241:31]
      b_fire_started <= 1'h0;	// @[ExecuteController.scala:242:31]
      perform_single_preload <= 1'h0;	// @[ExecuteController.scala:277:39]
      perform_single_mul <= 1'h0;	// @[ExecuteController.scala:278:35]
      perform_mul_pre <= 1'h0;	// @[ExecuteController.scala:279:32]
      output_counter <= 4'h0;	// @[ExecuteController.scala:99:21, :903:31]
    end
    else begin
      control_state <= _GEN_63[control_state];	// @[ExecuteController.scala:74:30, :192:38, :281:84, :532:26, :540:7, :634:36, :683:30]
      config_initialized <= _GEN_59 | config_initialized;	// @[ExecuteController.scala:121:35, :246:26, :532:26, :540:7, :541:105, :547:48, :564:27, :566:32]
      pending_completed_rob_ids_1_valid <= (mesh_completed_rob_id_fire | pending_completed_rob_ids_0_valid | ~pending_completed_rob_ids_1_valid) & (_GEN_60 ? pending_completed_rob_ids_1_valid : _cmd_q_io_deq_bits_1_rob_id_valid & _GEN_11[31] & _GEN_11[30] & _GEN_11[29] & (&(_GEN_11[13:0])) & _GEN_11[14]);	// @[ExecuteController.scala:142:55, :175:38, :532:26, :662:74, :966:44, :970:65, :974:16, :982:38, :983:46, :986:52, LocalAddr.scala:43:91, MultiHeadedQueue.scala:53:19, Util.scala:139:13]
      a_fire_started <= ~about_to_fire_all_rows & (firing & _T_322 | a_fire_started);	// @[ExecuteController.scala:240:31, :363:55, :365:18, :368:{32,47}, :408:58, :411:33, :412:20]
      d_fire_started <= ~about_to_fire_all_rows & (firing & _T_328 | d_fire_started);	// @[ExecuteController.scala:241:31, :363:55, :365:18, :381:18, :383:{32,47}, :408:58, :411:33, :412:20, :414:20]
      b_fire_started <= ~about_to_fire_all_rows & (firing & _T_325 | b_fire_started);	// @[ExecuteController.scala:242:31, :363:55, :365:18, :374:18, :376:{32,47}, :408:58, :411:33, :412:20, :413:20]
      if (_T_384) begin	// @[ExecuteController.scala:532:26]
        perform_single_preload <= _cmd_q_io_deq_valid_0 & ~_T_389 & _T_395;	// @[ExecuteController.scala:277:39, :535:30, :540:7, :541:{46,105}, :585:{49,103}, MultiHeadedQueue.scala:53:19]
        perform_single_mul <= _cmd_q_io_deq_valid_0 & ~_GEN_22 & DoComputes_0;	// @[ExecuteController.scala:84:63, :278:35, :537:26, :540:7, :541:105, :585:103, :601:9, :613:34, MultiHeadedQueue.scala:53:19]
        perform_mul_pre <= _cmd_q_io_deq_valid_0 & ~_GEN_21 & _T_402;	// @[ExecuteController.scala:279:32, :536:23, :540:7, :541:105, :585:103, :600:66, :601:9, MultiHeadedQueue.scala:53:19]
      end
      if (_T_896)	// @[ExecuteController.scala:970:26]
        output_counter <= _output_counter_T_9 ? 4'h0 : _GEN_37 >= _w_address_T_3 ? 4'h1 - (_w_address_T_3[3:0] - output_counter) - 4'h1 : output_counter + 4'h1;	// @[ExecuteController.scala:99:21, :290:21, :903:31, :908:55, :919:82, Mux.scala:101:16, Util.scala:19:28, :27:15, :30:{10,47,54,59}]
    end
    if (_T_384 & _cmd_q_io_deq_valid_0 & _T_389 & _T_390 & ~(_cmd_q_io_deq_bits_0_cmd_rs1[7])) begin	// @[ExecuteController.scala:118:54, :532:26, :540:7, :541:{46,105}, :542:47, :547:{33,48}, :550:{19,38}, :552:28, MultiHeadedQueue.scala:53:19]
      current_dataflow <= _cmd_q_io_deq_bits_0_cmd_rs1[2];	// @[ExecuteController.scala:77:60, :542:47, MultiHeadedQueue.scala:53:19]
      in_shift <= _cmd_q_io_deq_bits_0_cmd_rs2[4:0];	// @[ExecuteController.scala:116:21, :554:24, MultiHeadedQueue.scala:53:19]
      acc_scale_bits <= _cmd_q_io_deq_bits_0_cmd_rs1[63:32];	// @[ExecuteController.scala:117:22, :555:35, MultiHeadedQueue.scala:53:19]
      activation <= {1'h0, _cmd_q_io_deq_bits_0_cmd_rs1[4:3]};	// @[ExecuteController.scala:118:54, :542:47, :552:28, MultiHeadedQueue.scala:53:19]
      a_transpose <= _cmd_q_io_deq_bits_0_cmd_rs1[8];	// @[ExecuteController.scala:119:24, :542:47, MultiHeadedQueue.scala:53:19]
      bd_transpose <= _cmd_q_io_deq_bits_0_cmd_rs1[9];	// @[ExecuteController.scala:120:25, :542:47, MultiHeadedQueue.scala:53:19]
    end
    if (_GEN_61)	// @[ExecuteController.scala:93:48, :532:26]
      in_prop_flush <= _GEN_58;	// @[ExecuteController.scala:92:26, :93:48, :94:19]
    else if (perform_single_preload) begin	// @[ExecuteController.scala:277:39]
      if (_GEN_57)	// @[ExecuteController.scala:93:48, :639:38, :646:55, :647:27]
        in_prop_flush <= ~(_cmd_q_io_deq_bits_0_cmd_rs2[31] & _cmd_q_io_deq_bits_0_cmd_rs2[30] & _cmd_q_io_deq_bits_0_cmd_rs2[29] & (&(_cmd_q_io_deq_bits_0_cmd_rs2[13:0])) & _cmd_q_io_deq_bits_0_cmd_rs2[14]);	// @[ExecuteController.scala:92:26, :647:{30,47}, LocalAddr.scala:43:{91,96}, MultiHeadedQueue.scala:53:19]
      else	// @[ExecuteController.scala:93:48, :639:38, :646:55, :647:27]
        in_prop_flush <= _GEN_58;	// @[ExecuteController.scala:92:26, :93:48, :94:19]
    end
    else if (perform_mul_pre & _GEN_57)	// @[ExecuteController.scala:93:48, :279:32, :639:38, :646:55, :647:27, :652:34, :657:38, :665:55, :666:27]
      in_prop_flush <= ~(_cmd_q_io_deq_bits_1_cmd_rs2[31] & _cmd_q_io_deq_bits_1_cmd_rs2[30] & _cmd_q_io_deq_bits_1_cmd_rs2[29] & (&(_cmd_q_io_deq_bits_1_cmd_rs2[13:0])) & _cmd_q_io_deq_bits_1_cmd_rs2[14]);	// @[ExecuteController.scala:92:26, :666:{30,47}, LocalAddr.scala:43:{91,96}, MultiHeadedQueue.scala:53:19]
    else	// @[ExecuteController.scala:93:48, :652:34, :657:38, :665:55, :666:27]
      in_prop_flush <= _GEN_58;	// @[ExecuteController.scala:92:26, :93:48, :94:19]
    pending_completed_rob_ids_0_valid <= ~(reset | ~mesh_completed_rob_id_fire & pending_completed_rob_ids_0_valid) & (_GEN_61 ? pending_completed_rob_ids_0_valid : perform_single_preload ? (about_to_fire_all_rows ? _cmd_q_io_deq_bits_0_rob_id_valid & _GEN_11[31] & _GEN_11[30] & _GEN_11[29] & (&(_GEN_11[13:0])) & _GEN_11[14] : pending_completed_rob_ids_0_valid) : (perform_mul_pre | perform_single_mul) & about_to_fire_all_rows ? _cmd_q_io_deq_bits_0_rob_id_valid : pending_completed_rob_ids_0_valid);	// @[ExecuteController.scala:93:48, :142:55, :175:38, :277:39, :278:35, :279:32, :408:58, :532:26, :634:36, :639:38, :643:{46,74}, :652:34, :657:38, :661:40, :671:37, :675:38, :678:40, :966:44, :970:65, :974:16, :982:{9,38}, :983:46, :996:23, :998:47, LocalAddr.scala:43:91, MultiHeadedQueue.scala:53:19, Util.scala:139:13]
    if (_T_384 | ~(_T_899 & _GEN_62 & about_to_fire_all_rows)) begin	// @[ExecuteController.scala:74:30, :175:38, :281:84, :408:58, :532:26, :634:36, :639:38, :641:25, :652:34, :657:38, :671:37]
    end
    else	// @[ExecuteController.scala:175:38, :532:26]
      pending_completed_rob_ids_0_bits <= _cmd_q_io_deq_bits_0_rob_id_bits;	// @[ExecuteController.scala:175:38, MultiHeadedQueue.scala:53:19]
    if (_GEN_60) begin	// @[ExecuteController.scala:175:38, :532:26]
    end
    else	// @[ExecuteController.scala:175:38, :532:26]
      pending_completed_rob_ids_1_bits <= _cmd_q_io_deq_bits_1_rob_id_bits;	// @[ExecuteController.scala:175:38, MultiHeadedQueue.scala:53:19]
    if (firing) begin	// @[ExecuteController.scala:363:55]
      if (_T_322) begin	// @[ExecuteController.scala:368:32]
        a_fire_counter <= _a_fire_counter_T_9 ? 4'h0 : _GEN_13 >= max ? 4'h1 - (max[3:0] - a_fire_counter) - 4'h1 : _T_169;	// @[ExecuteController.scala:99:21, :236:27, :290:21, :310:47, Mux.scala:101:16, Util.scala:18:28, :19:28, :27:15, :30:{10,47,54,59}]
        if (_GEN_13 == max)	// @[ExecuteController.scala:310:47, :370:41, Util.scala:18:28]
          a_addr_offset <= 20'h0;	// @[ExecuteController.scala:245:26, :367:19]
        else	// @[ExecuteController.scala:370:41]
          a_addr_offset <= a_addr_offset + {4'h0, a_addr_stride};	// @[ExecuteController.scala:99:21, :245:26, :246:26, :370:82]
      end
      if (_T_325)	// @[ExecuteController.scala:376:32]
        b_fire_counter <= _b_fire_counter_T_9 ? 4'h0 : _GEN_14 >= max ? 4'h1 - (max[3:0] - b_fire_counter) - 4'h1 : _T_74;	// @[ExecuteController.scala:99:21, :237:27, :290:21, :311:47, Mux.scala:101:16, Util.scala:18:28, :19:28, :27:15, :30:{10,47,54,59}]
      if (_T_328)	// @[ExecuteController.scala:383:32]
        d_fire_counter <= _d_fire_counter_T_9 ? 4'h0 : _GEN_12 >= max ? 4'h1 - (max[3:0] - d_fire_counter) - 4'h1 : _T_102;	// @[ExecuteController.scala:99:21, :238:27, :253:55, :290:21, Mux.scala:101:16, Util.scala:18:28, :19:28, :27:15, :30:{10,47,54,59}]
    end
    else begin	// @[ExecuteController.scala:363:55]
      a_fire_counter <= 4'h0;	// @[ExecuteController.scala:99:21, :236:27]
      b_fire_counter <= 4'h0;	// @[ExecuteController.scala:99:21, :237:27]
      d_fire_counter <= 4'h0;	// @[ExecuteController.scala:99:21, :238:27]
      a_addr_offset <= 20'h0;	// @[ExecuteController.scala:245:26, :367:19]
    end
    if (_GEN_59) begin	// @[ExecuteController.scala:246:26, :532:26, :540:7, :541:105, :547:48, :564:27]
      a_addr_stride <= _cmd_q_io_deq_bits_0_cmd_rs1[31:16];	// @[ExecuteController.scala:246:26, :542:47, MultiHeadedQueue.scala:53:19]
      c_addr_stride <= _cmd_q_io_deq_bits_0_cmd_rs2[63:48];	// @[ExecuteController.scala:249:26, :543:47, MultiHeadedQueue.scala:53:19]
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire  [2:0]  _T_2 = {1'h0, {1'h0, a_should_be_fed_into_transposer} + {1'h0, b_should_be_fed_into_transposer}} + {2'h0, d_should_be_fed_into_transposer};	// @[ExecuteController.scala:74:30, :123:44, :126:79, :129:79, :132:{38,73}]
    always @(posedge clock) begin	// @[ExecuteController.scala:131:9]
      if (~reset & config_initialized & (|(_T_2[2:1]))) begin	// @[ExecuteController.scala:121:35, :131:9, :132:{73,109}]
        if (`ASSERT_VERBOSE_COND_)	// @[ExecuteController.scala:131:9]
          $error("Assertion failed: Too many inputs are being fed into the single transposer we have\n    at ExecuteController.scala:131 assert(!(config_initialized &&\n");	// @[ExecuteController.scala:131:9]
        if (`STOP_COND_)	// @[ExecuteController.scala:131:9]
          $fatal;	// @[ExecuteController.scala:131:9]
      end
      if (~reset & ~((|max) | _T_76)) begin	// @[Util.scala:18:28, :19:{11,14,21,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[Util.scala:19:11]
          $error("Assertion failed: cannot wrapAdd when n is larger than max, unless max is 0\n    at Util.scala:19 assert(n <= max || max === 0.U, \"cannot wrapAdd when n is larger than max, unless max is 0\")\n");	// @[Util.scala:19:11]
        if (`STOP_COND_)	// @[Util.scala:19:11]
          $fatal;	// @[Util.scala:19:11]
      end
      if (~reset & ~((|max) | _T_104)) begin	// @[Util.scala:18:28, :19:{11,14,21,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[Util.scala:19:11]
          $error("Assertion failed: cannot wrapAdd when n is larger than max, unless max is 0\n    at Util.scala:19 assert(n <= max || max === 0.U, \"cannot wrapAdd when n is larger than max, unless max is 0\")\n");	// @[Util.scala:19:11]
        if (`STOP_COND_)	// @[Util.scala:19:11]
          $fatal;	// @[Util.scala:19:11]
      end
      if (~reset & ~((|max) | _T_171)) begin	// @[Util.scala:18:28, :19:{11,14,21,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[Util.scala:19:11]
          $error("Assertion failed: cannot wrapAdd when n is larger than max, unless max is 0\n    at Util.scala:19 assert(n <= max || max === 0.U, \"cannot wrapAdd when n is larger than max, unless max is 0\")\n");	// @[Util.scala:19:11]
        if (`STOP_COND_)	// @[Util.scala:19:11]
          $fatal;	// @[Util.scala:19:11]
      end
      if (~reset & ~((|max) | _T_199)) begin	// @[Util.scala:18:28, :19:{11,14,21,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[Util.scala:19:11]
          $error("Assertion failed: cannot wrapAdd when n is larger than max, unless max is 0\n    at Util.scala:19 assert(n <= max || max === 0.U, \"cannot wrapAdd when n is larger than max, unless max is 0\")\n");	// @[Util.scala:19:11]
        if (`STOP_COND_)	// @[Util.scala:19:11]
          $fatal;	// @[Util.scala:19:11]
      end
      if (~reset & ~((|max) | _T_266)) begin	// @[Util.scala:18:28, :19:{11,14,21,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[Util.scala:19:11]
          $error("Assertion failed: cannot wrapAdd when n is larger than max, unless max is 0\n    at Util.scala:19 assert(n <= max || max === 0.U, \"cannot wrapAdd when n is larger than max, unless max is 0\")\n");	// @[Util.scala:19:11]
        if (`STOP_COND_)	// @[Util.scala:19:11]
          $fatal;	// @[Util.scala:19:11]
      end
      if (~reset & ~((|max) | _T_294)) begin	// @[Util.scala:18:28, :19:{11,14,21,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[Util.scala:19:11]
          $error("Assertion failed: cannot wrapAdd when n is larger than max, unless max is 0\n    at Util.scala:19 assert(n <= max || max === 0.U, \"cannot wrapAdd when n is larger than max, unless max is 0\")\n");	// @[Util.scala:19:11]
        if (`STOP_COND_)	// @[Util.scala:19:11]
          $fatal;	// @[Util.scala:19:11]
      end
      if (firing & _T_322 & ~reset & ~((|max) | _a_fire_counter_T_9)) begin	// @[ExecuteController.scala:363:55, :368:32, Util.scala:18:28, :19:{11,14,21,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[Util.scala:19:11]
          $error("Assertion failed: cannot wrapAdd when n is larger than max, unless max is 0\n    at Util.scala:19 assert(n <= max || max === 0.U, \"cannot wrapAdd when n is larger than max, unless max is 0\")\n");	// @[Util.scala:19:11]
        if (`STOP_COND_)	// @[Util.scala:19:11]
          $fatal;	// @[Util.scala:19:11]
      end
      if (firing & _T_325 & ~reset & ~((|max) | _b_fire_counter_T_9)) begin	// @[ExecuteController.scala:363:55, :376:32, Util.scala:18:28, :19:{11,14,21,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[Util.scala:19:11]
          $error("Assertion failed: cannot wrapAdd when n is larger than max, unless max is 0\n    at Util.scala:19 assert(n <= max || max === 0.U, \"cannot wrapAdd when n is larger than max, unless max is 0\")\n");	// @[Util.scala:19:11]
        if (`STOP_COND_)	// @[Util.scala:19:11]
          $fatal;	// @[Util.scala:19:11]
      end
      if (firing & _T_328 & ~reset & ~((|max) | _d_fire_counter_T_9)) begin	// @[ExecuteController.scala:363:55, :383:32, Util.scala:18:28, :19:{11,14,21,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[Util.scala:19:11]
          $error("Assertion failed: cannot wrapAdd when n is larger than max, unless max is 0\n    at Util.scala:19 assert(n <= max || max === 0.U, \"cannot wrapAdd when n is larger than max, unless max is 0\")\n");	// @[Util.scala:19:11]
        if (`STOP_COND_)	// @[Util.scala:19:11]
          $fatal;	// @[Util.scala:19:11]
      end
      if (_T_896 & ~reset & ~((|_w_address_T_3) | _output_counter_T_9)) begin	// @[ExecuteController.scala:908:55, :970:26, Util.scala:19:{11,14,21,28}]
        if (`ASSERT_VERBOSE_COND_)	// @[Util.scala:19:11]
          $error("Assertion failed: cannot wrapAdd when n is larger than max, unless max is 0\n    at Util.scala:19 assert(n <= max || max === 0.U, \"cannot wrapAdd when n is larger than max, unless max is 0\")\n");	// @[Util.scala:19:11]
        if (`STOP_COND_)	// @[Util.scala:19:11]
          $fatal;	// @[Util.scala:19:11]
      end
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        control_state = _RANDOM_0[1:0];	// @[ExecuteController.scala:74:30]
        current_dataflow = _RANDOM_0[2];	// @[ExecuteController.scala:74:30, :77:60]
        in_prop_flush = _RANDOM_0[3];	// @[ExecuteController.scala:74:30, :92:26]
        in_shift = {_RANDOM_1[31:29], _RANDOM_2[1:0]};	// @[ExecuteController.scala:116:21]
        acc_scale_bits = {_RANDOM_2[31:2], _RANDOM_3[1:0]};	// @[ExecuteController.scala:116:21, :117:22]
        activation = _RANDOM_3[4:2];	// @[ExecuteController.scala:117:22, :118:54]
        a_transpose = _RANDOM_3[5];	// @[ExecuteController.scala:117:22, :119:24]
        bd_transpose = _RANDOM_3[6];	// @[ExecuteController.scala:117:22, :120:25]
        config_initialized = _RANDOM_3[7];	// @[ExecuteController.scala:117:22, :121:35]
        pending_completed_rob_ids_0_valid = _RANDOM_3[8];	// @[ExecuteController.scala:117:22, :175:38]
        pending_completed_rob_ids_0_bits = _RANDOM_3[14:9];	// @[ExecuteController.scala:117:22, :175:38]
        pending_completed_rob_ids_1_valid = _RANDOM_3[15];	// @[ExecuteController.scala:117:22, :175:38]
        pending_completed_rob_ids_1_bits = _RANDOM_3[21:16];	// @[ExecuteController.scala:117:22, :175:38]
        a_fire_counter = _RANDOM_3[25:22];	// @[ExecuteController.scala:117:22, :236:27]
        b_fire_counter = _RANDOM_3[29:26];	// @[ExecuteController.scala:117:22, :237:27]
        d_fire_counter = {_RANDOM_3[31:30], _RANDOM_4[1:0]};	// @[ExecuteController.scala:117:22, :238:27]
        a_fire_started = _RANDOM_4[2];	// @[ExecuteController.scala:238:27, :240:31]
        d_fire_started = _RANDOM_4[3];	// @[ExecuteController.scala:238:27, :241:31]
        b_fire_started = _RANDOM_4[4];	// @[ExecuteController.scala:238:27, :242:31]
        a_addr_offset = _RANDOM_4[24:5];	// @[ExecuteController.scala:238:27, :245:26]
        a_addr_stride = {_RANDOM_4[31:25], _RANDOM_5[8:0]};	// @[ExecuteController.scala:238:27, :246:26]
        c_addr_stride = _RANDOM_5[24:9];	// @[ExecuteController.scala:246:26, :249:26]
        perform_single_preload = _RANDOM_5[25];	// @[ExecuteController.scala:246:26, :277:39]
        perform_single_mul = _RANDOM_5[26];	// @[ExecuteController.scala:246:26, :278:35]
        perform_mul_pre = _RANDOM_5[27];	// @[ExecuteController.scala:246:26, :279:32]
        output_counter = _RANDOM_6[11:8];	// @[ExecuteController.scala:903:31]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  TransposePreloadUnroller unrolled_cmd_mod (	// @[TransposePreloadUnroller.scala:89:21]
    .clock                      (clock),
    .reset                      (reset),
    .io_in_valid                (io_cmd_valid),
    .io_in_bits_cmd_inst_funct  (io_cmd_bits_cmd_inst_funct),
    .io_in_bits_cmd_rs1         (io_cmd_bits_cmd_rs1),
    .io_in_bits_cmd_rs2         (io_cmd_bits_cmd_rs2),
    .io_in_bits_rob_id_bits     (io_cmd_bits_rob_id_bits),
    .io_out_ready               (_cmd_q_io_enq_ready),	// @[MultiHeadedQueue.scala:53:19]
    .io_in_ready                (io_cmd_ready),
    .io_out_valid               (_unrolled_cmd_mod_io_out_valid),
    .io_out_bits_cmd_inst_funct (_unrolled_cmd_mod_io_out_bits_cmd_inst_funct),
    .io_out_bits_cmd_rs1        (_unrolled_cmd_mod_io_out_bits_cmd_rs1),
    .io_out_bits_cmd_rs2        (_unrolled_cmd_mod_io_out_bits_cmd_rs2),
    .io_out_bits_rob_id_valid   (_unrolled_cmd_mod_io_out_bits_rob_id_valid),
    .io_out_bits_rob_id_bits    (_unrolled_cmd_mod_io_out_bits_rob_id_bits)
  );
  MultiHeadedQueue_1 cmd_q (	// @[MultiHeadedQueue.scala:53:19]
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_valid                 (_unrolled_cmd_mod_io_out_valid),	// @[TransposePreloadUnroller.scala:89:21]
    .io_enq_bits_cmd_inst_funct   (_unrolled_cmd_mod_io_out_bits_cmd_inst_funct),	// @[TransposePreloadUnroller.scala:89:21]
    .io_enq_bits_cmd_rs1          (_unrolled_cmd_mod_io_out_bits_cmd_rs1),	// @[TransposePreloadUnroller.scala:89:21]
    .io_enq_bits_cmd_rs2          (_unrolled_cmd_mod_io_out_bits_cmd_rs2),	// @[TransposePreloadUnroller.scala:89:21]
    .io_enq_bits_rob_id_valid     (_unrolled_cmd_mod_io_out_bits_rob_id_valid),	// @[TransposePreloadUnroller.scala:89:21]
    .io_enq_bits_rob_id_bits      (_unrolled_cmd_mod_io_out_bits_rob_id_bits),	// @[TransposePreloadUnroller.scala:89:21]
    .io_deq_pop                   (_T_384 ? {1'h0, _GEN_18} : _T_899 ? (perform_single_preload ? {1'h0, about_to_fire_all_rows} : perform_mul_pre ? {about_to_fire_all_rows, 1'h0} : {1'h0, perform_single_mul & about_to_fire_all_rows}) : 2'h0),	// @[ExecuteController.scala:70:11, :74:30, :171:22, :277:39, :278:35, :279:32, :281:84, :408:58, :532:26, :540:7, :541:105, :579:24, :581:19, :634:36, :639:38, :640:19, :652:34, :657:38, :658:19, :671:37, :675:38, :676:19]
    .io_enq_ready                 (_cmd_q_io_enq_ready),
    .io_deq_valid_0               (_cmd_q_io_deq_valid_0),
    .io_deq_valid_1               (_cmd_q_io_deq_valid_1),
    .io_deq_valid_2               (_cmd_q_io_deq_valid_2),
    .io_deq_bits_0_cmd_inst_funct (_cmd_q_io_deq_bits_0_cmd_inst_funct),
    .io_deq_bits_0_cmd_rs1        (_cmd_q_io_deq_bits_0_cmd_rs1),
    .io_deq_bits_0_cmd_rs2        (_cmd_q_io_deq_bits_0_cmd_rs2),
    .io_deq_bits_0_rob_id_valid   (_cmd_q_io_deq_bits_0_rob_id_valid),
    .io_deq_bits_0_rob_id_bits    (_cmd_q_io_deq_bits_0_rob_id_bits),
    .io_deq_bits_1_cmd_inst_funct (_cmd_q_io_deq_bits_1_cmd_inst_funct),
    .io_deq_bits_1_cmd_rs1        (_cmd_q_io_deq_bits_1_cmd_rs1),
    .io_deq_bits_1_cmd_rs2        (_cmd_q_io_deq_bits_1_cmd_rs2),
    .io_deq_bits_1_rob_id_valid   (_cmd_q_io_deq_bits_1_rob_id_valid),
    .io_deq_bits_1_rob_id_bits    (_cmd_q_io_deq_bits_1_rob_id_bits),
    .io_deq_bits_2_cmd_rs1        (_cmd_q_io_deq_bits_2_cmd_rs1),
    .io_deq_bits_2_cmd_rs2        (_cmd_q_io_deq_bits_2_cmd_rs2),
    .io_deq_bits_2_rob_id_bits    (_cmd_q_io_deq_bits_2_rob_id_bits)
  );
  Queue_97 mesh_cntl_signals_q (	// @[ExecuteController.scala:178:35]
    .clock                                (clock),
    .reset                                (reset),
    .io_enq_valid                         (computing),	// @[ExecuteController.scala:696:63]
    .io_enq_bits_perform_mul_pre          (performing_mul_pre),	// @[ExecuteController.scala:283:36, :532:26, :540:7, :541:105]
    .io_enq_bits_perform_single_mul       (performing_single_mul),	// @[ExecuteController.scala:282:39, :532:26, :540:7, :541:105]
    .io_enq_bits_perform_single_preload   (performing_single_preload),	// @[ExecuteController.scala:281:43, :532:26, :540:7, :541:105]
    .io_enq_bits_a_bank                   (a_address_data[13:12]),	// @[LocalAddr.scala:33:79, :51:25]
    .io_enq_bits_b_bank                   (b_address_data[13:12]),	// @[LocalAddr.scala:33:79, :51:25]
    .io_enq_bits_d_bank                   (d_address_data[13:12]),	// @[LocalAddr.scala:33:79, :51:25]
    .io_enq_bits_a_bank_acc               (a_address_data[9]),	// @[LocalAddr.scala:35:82, :51:25]
    .io_enq_bits_b_bank_acc               (b_address_data[9]),	// @[LocalAddr.scala:35:82, :51:25]
    .io_enq_bits_d_bank_acc               (d_address_data[9]),	// @[LocalAddr.scala:35:82, :51:25]
    .io_enq_bits_a_read_from_acc          (_GEN_6[31]),	// @[ExecuteController.scala:139:53]
    .io_enq_bits_b_read_from_acc          (_GEN_8[31]),	// @[ExecuteController.scala:140:53]
    .io_enq_bits_d_read_from_acc          (_GEN_10[31]),	// @[ExecuteController.scala:141:55]
    .io_enq_bits_a_garbage                (a_garbage),	// @[ExecuteController.scala:272:46]
    .io_enq_bits_b_garbage                (b_garbage),	// @[ExecuteController.scala:273:46]
    .io_enq_bits_d_garbage                (d_garbage),	// @[ExecuteController.scala:274:46]
    .io_enq_bits_accumulate_zeros         (accumulate_zeros),	// @[LocalAddr.scala:43:96]
    .io_enq_bits_preload_zeros            (preload_zeros),	// @[LocalAddr.scala:43:96]
    .io_enq_bits_a_fire                   (a_fire),	// @[ExecuteController.scala:359:24]
    .io_enq_bits_b_fire                   (b_fire),	// @[ExecuteController.scala:360:24]
    .io_enq_bits_d_fire                   (d_fire),	// @[ExecuteController.scala:361:24]
    .io_enq_bits_a_unpadded_cols          (a_row_is_not_all_zeros ? (a_transpose ? _GEN_6[52:48] : _GEN_6[36:32]) : 5'h0),	// @[ExecuteController.scala:119:24, :139:53, :154:45, :155:45, :161:19, :310:47, :775:57, :828:37]
    .io_enq_bits_b_unpadded_cols          (b_row_is_not_all_zeros ? (~current_dataflow & bd_transpose ? _GEN_8[52:48] : _GEN_8[36:32]) : 5'h0),	// @[ExecuteController.scala:77:60, :120:25, :123:62, :140:53, :156:45, :157:45, :163:{19,58}, :311:47, :776:57, :828:37]
    .io_enq_bits_d_unpadded_cols          (d_row_is_not_all_zeros ? (current_dataflow & bd_transpose ? _GEN_10[52:48] : _GEN_10[36:32]) : 5'h0),	// @[ExecuteController.scala:77:60, :120:25, :141:55, :158:47, :159:47, :165:{19,58}, :312:68, :777:57, :828:37]
    .io_enq_bits_c_addr_is_acc_addr       (_GEN_11[31]),	// @[ExecuteController.scala:142:55]
    .io_enq_bits_c_addr_accumulate        (_GEN_11[30]),	// @[ExecuteController.scala:142:55]
    .io_enq_bits_c_addr_read_full_acc_row (_GEN_11[29]),	// @[ExecuteController.scala:142:55]
    .io_enq_bits_c_addr_norm_cmd          (_GEN_11[28:26]),	// @[ExecuteController.scala:142:55]
    .io_enq_bits_c_addr_garbage           (_GEN_11[25:15]),	// @[ExecuteController.scala:142:55]
    .io_enq_bits_c_addr_garbage_bit       (_GEN_11[14]),	// @[ExecuteController.scala:142:55]
    .io_enq_bits_c_addr_data              (_GEN_11[13:0]),	// @[ExecuteController.scala:142:55]
    .io_enq_bits_c_rows                   (_GEN_11[52:48]),	// @[ExecuteController.scala:142:55, :168:39]
    .io_enq_bits_c_cols                   (_GEN_11[36:32]),	// @[ExecuteController.scala:142:55, :167:39]
    .io_enq_bits_a_transpose              (a_transpose),	// @[ExecuteController.scala:119:24]
    .io_enq_bits_bd_transpose             (bd_transpose),	// @[ExecuteController.scala:120:25]
    .io_enq_bits_total_rows               (total_rows),	// @[ExecuteController.scala:285:28, :289:111, :301:16]
    .io_enq_bits_rob_id_valid             (~performing_single_mul & ~(_GEN_11[31] & _GEN_11[30] & _GEN_11[29] & (&(_GEN_11[13:0])) & _GEN_11[14])),	// @[ExecuteController.scala:142:55, :282:39, :532:26, :540:7, :541:105, :792:{51,74,77}, LocalAddr.scala:43:{91,96}]
    .io_enq_bits_rob_id_bits              (_GEN_23[_GEN_9]),	// @[ExecuteController.scala:141:55, :793:47]
    .io_enq_bits_dataflow                 (current_dataflow),	// @[ExecuteController.scala:77:60]
    .io_enq_bits_prop                     (performing_single_preload ? in_prop_flush : in_prop),	// @[ExecuteController.scala:84:38, :92:26, :281:43, :532:26, :540:7, :541:105, :796:46]
    .io_enq_bits_shift                    (in_shift),	// @[ExecuteController.scala:116:21]
    .io_enq_bits_first                    (~a_fire_started & ~b_fire_started & ~d_fire_started),	// @[ExecuteController.scala:240:31, :241:31, :242:31, :801:{44,63,79,82}]
    .io_deq_ready                         (_mesh_cntl_signals_q_io_deq_ready_T_19),	// @[ExecuteController.scala:813:58]
    .io_enq_ready                         (_mesh_cntl_signals_q_io_enq_ready),
    .io_deq_valid                         (_mesh_cntl_signals_q_io_deq_valid),
    .io_deq_bits_perform_single_mul       (_mesh_cntl_signals_q_io_deq_bits_perform_single_mul),
    .io_deq_bits_perform_single_preload   (_mesh_cntl_signals_q_io_deq_bits_perform_single_preload),
    .io_deq_bits_a_bank                   (_mesh_cntl_signals_q_io_deq_bits_a_bank),
    .io_deq_bits_b_bank                   (_mesh_cntl_signals_q_io_deq_bits_b_bank),
    .io_deq_bits_d_bank                   (_mesh_cntl_signals_q_io_deq_bits_d_bank),
    .io_deq_bits_a_bank_acc               (_mesh_cntl_signals_q_io_deq_bits_a_bank_acc),
    .io_deq_bits_b_bank_acc               (_mesh_cntl_signals_q_io_deq_bits_b_bank_acc),
    .io_deq_bits_d_bank_acc               (_mesh_cntl_signals_q_io_deq_bits_d_bank_acc),
    .io_deq_bits_a_read_from_acc          (_mesh_cntl_signals_q_io_deq_bits_a_read_from_acc),
    .io_deq_bits_b_read_from_acc          (_mesh_cntl_signals_q_io_deq_bits_b_read_from_acc),
    .io_deq_bits_d_read_from_acc          (_mesh_cntl_signals_q_io_deq_bits_d_read_from_acc),
    .io_deq_bits_a_garbage                (_mesh_cntl_signals_q_io_deq_bits_a_garbage),
    .io_deq_bits_b_garbage                (_mesh_cntl_signals_q_io_deq_bits_b_garbage),
    .io_deq_bits_d_garbage                (_mesh_cntl_signals_q_io_deq_bits_d_garbage),
    .io_deq_bits_accumulate_zeros         (_mesh_cntl_signals_q_io_deq_bits_accumulate_zeros),
    .io_deq_bits_preload_zeros            (_mesh_cntl_signals_q_io_deq_bits_preload_zeros),
    .io_deq_bits_a_fire                   (_mesh_cntl_signals_q_io_deq_bits_a_fire),
    .io_deq_bits_b_fire                   (_mesh_cntl_signals_q_io_deq_bits_b_fire),
    .io_deq_bits_d_fire                   (_mesh_cntl_signals_q_io_deq_bits_d_fire),
    .io_deq_bits_a_unpadded_cols          (_mesh_cntl_signals_q_io_deq_bits_a_unpadded_cols),
    .io_deq_bits_b_unpadded_cols          (_mesh_cntl_signals_q_io_deq_bits_b_unpadded_cols),
    .io_deq_bits_d_unpadded_cols          (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols),
    .io_deq_bits_c_addr_is_acc_addr       (_mesh_cntl_signals_q_io_deq_bits_c_addr_is_acc_addr),
    .io_deq_bits_c_addr_accumulate        (_mesh_cntl_signals_q_io_deq_bits_c_addr_accumulate),
    .io_deq_bits_c_addr_read_full_acc_row (_mesh_cntl_signals_q_io_deq_bits_c_addr_read_full_acc_row),
    .io_deq_bits_c_addr_garbage_bit       (_mesh_cntl_signals_q_io_deq_bits_c_addr_garbage_bit),
    .io_deq_bits_c_addr_data              (_mesh_cntl_signals_q_io_deq_bits_c_addr_data),
    .io_deq_bits_c_rows                   (_mesh_cntl_signals_q_io_deq_bits_c_rows),
    .io_deq_bits_c_cols                   (_mesh_cntl_signals_q_io_deq_bits_c_cols),
    .io_deq_bits_a_transpose              (_mesh_cntl_signals_q_io_deq_bits_a_transpose),
    .io_deq_bits_bd_transpose             (_mesh_cntl_signals_q_io_deq_bits_bd_transpose),
    .io_deq_bits_total_rows               (_mesh_cntl_signals_q_io_deq_bits_total_rows),
    .io_deq_bits_rob_id_valid             (_mesh_cntl_signals_q_io_deq_bits_rob_id_valid),
    .io_deq_bits_rob_id_bits              (_mesh_cntl_signals_q_io_deq_bits_rob_id_bits),
    .io_deq_bits_dataflow                 (_mesh_cntl_signals_q_io_deq_bits_dataflow),
    .io_deq_bits_prop                     (_mesh_cntl_signals_q_io_deq_bits_prop),
    .io_deq_bits_shift                    (_mesh_cntl_signals_q_io_deq_bits_shift),
    .io_deq_bits_im2colling               (_mesh_cntl_signals_q_io_deq_bits_im2colling),
    .io_deq_bits_first                    (_mesh_cntl_signals_q_io_deq_bits_first)
  );
  MeshWithDelays mesh (	// @[ExecuteController.scala:186:20]
    .clock                                        (clock),
    .reset                                        (reset),
    .io_a_valid                                   (_GEN_1),	// @[ExecuteController.scala:189:19, :873:21, :875:21]
    .io_a_bits_0_0                                (_T_687 ? _WIRE_11[7:0] : _T_586 ? _WIRE_7[7:0] : dataA_0),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_1_0                                (_T_687 ? _WIRE_11[15:8] : _T_586 ? _WIRE_7[15:8] : dataA_1),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_2_0                                (_T_687 ? _WIRE_11[23:16] : _T_586 ? _WIRE_7[23:16] : dataA_2),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_3_0                                (_T_687 ? _WIRE_11[31:24] : _T_586 ? _WIRE_7[31:24] : dataA_3),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_4_0                                (_T_687 ? _WIRE_11[39:32] : _T_586 ? _WIRE_7[39:32] : dataA_4),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_5_0                                (_T_687 ? _WIRE_11[47:40] : _T_586 ? _WIRE_7[47:40] : dataA_5),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_6_0                                (_T_687 ? _WIRE_11[55:48] : _T_586 ? _WIRE_7[55:48] : dataA_6),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_7_0                                (_T_687 ? _WIRE_11[63:56] : _T_586 ? _WIRE_7[63:56] : dataA_7),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_8_0                                (_T_687 ? _WIRE_11[71:64] : _T_586 ? _WIRE_7[71:64] : dataA_8),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_9_0                                (_T_687 ? _WIRE_11[79:72] : _T_586 ? _WIRE_7[79:72] : dataA_9),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_10_0                               (_T_687 ? _WIRE_11[87:80] : _T_586 ? _WIRE_7[87:80] : dataA_10),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_11_0                               (_T_687 ? _WIRE_11[95:88] : _T_586 ? _WIRE_7[95:88] : dataA_11),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_12_0                               (_T_687 ? _WIRE_11[103:96] : _T_586 ? _WIRE_7[103:96] : dataA_12),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_13_0                               (_T_687 ? _WIRE_11[111:104] : _T_586 ? _WIRE_7[111:104] : dataA_13),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_14_0                               (_T_687 ? _WIRE_11[119:112] : _T_586 ? _WIRE_7[119:112] : dataA_14),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_a_bits_15_0                               (_T_687 ? _WIRE_11[127:120] : _T_586 ? _WIRE_7[127:120] : dataA_15),	// @[ExecuteController.scala:836:112, :873:21, :890:{20,52}, :891:{20,26,87}, :895:{20,48}, :896:{20,26,87}]
    .io_b_valid                                   (_GEN_0),	// @[ExecuteController.scala:190:19, :873:21, :876:21]
    .io_b_bits_0_0                                (_T_687 ? _WIRE_13[7:0] : _T_586 ? _WIRE_9[7:0] : dataB_0),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_1_0                                (_T_687 ? _WIRE_13[15:8] : _T_586 ? _WIRE_9[15:8] : dataB_1),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_2_0                                (_T_687 ? _WIRE_13[23:16] : _T_586 ? _WIRE_9[23:16] : dataB_2),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_3_0                                (_T_687 ? _WIRE_13[31:24] : _T_586 ? _WIRE_9[31:24] : dataB_3),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_4_0                                (_T_687 ? _WIRE_13[39:32] : _T_586 ? _WIRE_9[39:32] : dataB_4),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_5_0                                (_T_687 ? _WIRE_13[47:40] : _T_586 ? _WIRE_9[47:40] : dataB_5),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_6_0                                (_T_687 ? _WIRE_13[55:48] : _T_586 ? _WIRE_9[55:48] : dataB_6),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_7_0                                (_T_687 ? _WIRE_13[63:56] : _T_586 ? _WIRE_9[63:56] : dataB_7),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_8_0                                (_T_687 ? _WIRE_13[71:64] : _T_586 ? _WIRE_9[71:64] : dataB_8),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_9_0                                (_T_687 ? _WIRE_13[79:72] : _T_586 ? _WIRE_9[79:72] : dataB_9),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_10_0                               (_T_687 ? _WIRE_13[87:80] : _T_586 ? _WIRE_9[87:80] : dataB_10),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_11_0                               (_T_687 ? _WIRE_13[95:88] : _T_586 ? _WIRE_9[95:88] : dataB_11),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_12_0                               (_T_687 ? _WIRE_13[103:96] : _T_586 ? _WIRE_9[103:96] : dataB_12),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_13_0                               (_T_687 ? _WIRE_13[111:104] : _T_586 ? _WIRE_9[111:104] : dataB_13),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_14_0                               (_T_687 ? _WIRE_13[119:112] : _T_586 ? _WIRE_9[119:112] : dataB_14),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_b_bits_15_0                               (_T_687 ? _WIRE_13[127:120] : _T_586 ? _WIRE_9[127:120] : dataB_15),	// @[ExecuteController.scala:837:112, :873:21, :890:{20,52}, :892:{20,26,87}, :895:{20,48}, :897:{20,26,87}]
    .io_d_valid                                   (_GEN),	// @[ExecuteController.scala:191:19, :873:21, :877:21]
    .io_d_bits_0_0                                ((|_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols) ? _dataD_WIRE_1[7:0] : 8'h0),	// @[ExecuteController.scala:178:35, :836:112, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_1_0                                ((|(_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols[4:1])) ? _dataD_WIRE_1[15:8] : 8'h0),	// @[ExecuteController.scala:178:35, :836:112, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_2_0                                (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'h2 ? _dataD_WIRE_1[23:16] : 8'h0),	// @[ExecuteController.scala:178:35, :836:{112,117}, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_3_0                                ((|(_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols[4:2])) ? _dataD_WIRE_1[31:24] : 8'h0),	// @[ExecuteController.scala:178:35, :836:112, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_4_0                                (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'h4 ? _dataD_WIRE_1[39:32] : 8'h0),	// @[ExecuteController.scala:178:35, :836:112, :838:{46,112,117}, Mux.scala:101:16, Util.scala:100:8]
    .io_d_bits_5_0                                (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'h5 ? _dataD_WIRE_1[47:40] : 8'h0),	// @[ExecuteController.scala:178:35, :836:{112,117}, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_6_0                                (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'h6 ? _dataD_WIRE_1[55:48] : 8'h0),	// @[ExecuteController.scala:178:35, :836:{112,117}, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_7_0                                ((|(_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols[4:3])) ? _dataD_WIRE_1[63:56] : 8'h0),	// @[ExecuteController.scala:178:35, :836:112, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_8_0                                (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'h8 ? _dataD_WIRE_1[71:64] : 8'h0),	// @[ExecuteController.scala:178:35, :836:{112,117}, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_9_0                                (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'h9 ? _dataD_WIRE_1[79:72] : 8'h0),	// @[ExecuteController.scala:178:35, :836:{112,117}, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_10_0                               (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'hA ? _dataD_WIRE_1[87:80] : 8'h0),	// @[ExecuteController.scala:178:35, :836:{112,117}, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_11_0                               (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'hB ? _dataD_WIRE_1[95:88] : 8'h0),	// @[ExecuteController.scala:178:35, :836:{112,117}, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_12_0                               (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'hC ? _dataD_WIRE_1[103:96] : 8'h0),	// @[ExecuteController.scala:178:35, :836:{112,117}, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_13_0                               (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'hD ? _dataD_WIRE_1[111:104] : 8'h0),	// @[ExecuteController.scala:178:35, :836:{112,117}, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_14_0                               (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols > 5'hE ? _dataD_WIRE_1[119:112] : 8'h0),	// @[ExecuteController.scala:178:35, :836:{112,117}, :838:{46,112,117}, Mux.scala:101:16]
    .io_d_bits_15_0                               (_mesh_cntl_signals_q_io_deq_bits_d_unpadded_cols[4] ? _dataD_WIRE_1[127:120] : 8'h0),	// @[ExecuteController.scala:178:35, :836:112, :838:{46,112,117}, Mux.scala:101:16]
    .io_req_valid                                 (_GEN_35),	// @[ExecuteController.scala:192:21, :873:21, :883:23]
    .io_req_bits_tag_rob_id_valid                 (_mesh_cntl_signals_q_io_deq_bits_rob_id_valid),	// @[ExecuteController.scala:178:35]
    .io_req_bits_tag_rob_id_bits                  (_mesh_cntl_signals_q_io_deq_bits_rob_id_bits),	// @[ExecuteController.scala:178:35]
    .io_req_bits_tag_addr_is_acc_addr             (_T_687 | _mesh_cntl_signals_q_io_deq_bits_c_addr_is_acc_addr),	// @[ExecuteController.scala:178:35, :873:21, :895:{20,48}, LocalAddr.scala:95:17]
    .io_req_bits_tag_addr_accumulate              (_T_687 | _mesh_cntl_signals_q_io_deq_bits_c_addr_accumulate),	// @[ExecuteController.scala:178:35, :873:21, :895:{20,48}, LocalAddr.scala:96:16]
    .io_req_bits_tag_addr_read_full_acc_row       (_T_687 | _mesh_cntl_signals_q_io_deq_bits_c_addr_read_full_acc_row),	// @[ExecuteController.scala:178:35, :873:21, :895:{20,48}, LocalAddr.scala:97:23]
    .io_req_bits_tag_addr_garbage_bit             (_T_687 | _mesh_cntl_signals_q_io_deq_bits_c_addr_garbage_bit),	// @[ExecuteController.scala:178:35, :873:21, :895:{20,48}, LocalAddr.scala:98:17]
    .io_req_bits_tag_addr_data                    (_T_687 ? 14'h3FFF : _mesh_cntl_signals_q_io_deq_bits_c_addr_data),	// @[ExecuteController.scala:178:35, :873:21, :895:{20,48}, LocalAddr.scala:99:{10,13}]
    .io_req_bits_tag_rows                         (_mesh_cntl_signals_q_io_deq_bits_c_rows),	// @[ExecuteController.scala:178:35]
    .io_req_bits_tag_cols                         (_mesh_cntl_signals_q_io_deq_bits_c_cols),	// @[ExecuteController.scala:178:35]
    .io_req_bits_pe_control_dataflow              (_mesh_cntl_signals_q_io_deq_bits_dataflow),	// @[ExecuteController.scala:178:35]
    .io_req_bits_pe_control_propagate             (_T_901 ? in_prop_flush : _mesh_cntl_signals_q_io_deq_bits_prop),	// @[ExecuteController.scala:92:26, :178:35, :192:38, :201:47]
    .io_req_bits_pe_control_shift                 (_mesh_cntl_signals_q_io_deq_bits_shift),	// @[ExecuteController.scala:178:35]
    .io_req_bits_a_transpose                      (_mesh_cntl_signals_q_io_deq_bits_a_transpose),	// @[ExecuteController.scala:178:35]
    .io_req_bits_bd_transpose                     (_mesh_cntl_signals_q_io_deq_bits_bd_transpose),	// @[ExecuteController.scala:178:35]
    .io_req_bits_total_rows                       (_mesh_cntl_signals_q_io_deq_valid ? _mesh_cntl_signals_q_io_deq_bits_total_rows : 5'h10),	// @[ExecuteController.scala:178:35, :200:31, :873:21, :887:33]
    .io_req_bits_flush                            ({1'h0, _T_901 & ~_mesh_cntl_signals_q_io_deq_valid}),	// @[ExecuteController.scala:178:35, :192:38, :207:{26,57,60}]
    .io_a_ready                                   (_mesh_io_a_ready),
    .io_b_ready                                   (_mesh_io_b_ready),
    .io_d_ready                                   (_mesh_io_d_ready),
    .io_req_ready                                 (_mesh_io_req_ready),
    .io_resp_valid                                (_mesh_io_resp_valid),
    .io_resp_bits_tag_rob_id_valid                (_mesh_io_resp_bits_tag_rob_id_valid),
    .io_resp_bits_tag_rob_id_bits                 (_mesh_io_resp_bits_tag_rob_id_bits),
    .io_resp_bits_tag_addr_is_acc_addr            (_mesh_io_resp_bits_tag_addr_is_acc_addr),
    .io_resp_bits_tag_addr_accumulate             (_mesh_io_resp_bits_tag_addr_accumulate),
    .io_resp_bits_tag_addr_read_full_acc_row      (_mesh_io_resp_bits_tag_addr_read_full_acc_row),
    .io_resp_bits_tag_addr_garbage_bit            (_mesh_io_resp_bits_tag_addr_garbage_bit),
    .io_resp_bits_tag_addr_data                   (_mesh_io_resp_bits_tag_addr_data),
    .io_resp_bits_tag_rows                        (_mesh_io_resp_bits_tag_rows),
    .io_resp_bits_tag_cols                        (_mesh_io_resp_bits_tag_cols),
    .io_resp_bits_data_0_0                        (_mesh_io_resp_bits_data_0_0),
    .io_resp_bits_data_1_0                        (_mesh_io_resp_bits_data_1_0),
    .io_resp_bits_data_2_0                        (_mesh_io_resp_bits_data_2_0),
    .io_resp_bits_data_3_0                        (_mesh_io_resp_bits_data_3_0),
    .io_resp_bits_data_4_0                        (_mesh_io_resp_bits_data_4_0),
    .io_resp_bits_data_5_0                        (_mesh_io_resp_bits_data_5_0),
    .io_resp_bits_data_6_0                        (_mesh_io_resp_bits_data_6_0),
    .io_resp_bits_data_7_0                        (_mesh_io_resp_bits_data_7_0),
    .io_resp_bits_data_8_0                        (_mesh_io_resp_bits_data_8_0),
    .io_resp_bits_data_9_0                        (_mesh_io_resp_bits_data_9_0),
    .io_resp_bits_data_10_0                       (_mesh_io_resp_bits_data_10_0),
    .io_resp_bits_data_11_0                       (_mesh_io_resp_bits_data_11_0),
    .io_resp_bits_data_12_0                       (_mesh_io_resp_bits_data_12_0),
    .io_resp_bits_data_13_0                       (_mesh_io_resp_bits_data_13_0),
    .io_resp_bits_data_14_0                       (_mesh_io_resp_bits_data_14_0),
    .io_resp_bits_data_15_0                       (_mesh_io_resp_bits_data_15_0),
    .io_resp_bits_total_rows                      (_mesh_io_resp_bits_total_rows),
    .io_resp_bits_last                            (_mesh_io_resp_bits_last),
    .io_tags_in_progress_0_rob_id_valid           (_mesh_io_tags_in_progress_0_rob_id_valid),
    .io_tags_in_progress_0_addr_is_acc_addr       (_mesh_io_tags_in_progress_0_addr_is_acc_addr),
    .io_tags_in_progress_0_addr_accumulate        (_mesh_io_tags_in_progress_0_addr_accumulate),
    .io_tags_in_progress_0_addr_read_full_acc_row (_mesh_io_tags_in_progress_0_addr_read_full_acc_row),
    .io_tags_in_progress_0_addr_garbage_bit       (_mesh_io_tags_in_progress_0_addr_garbage_bit),
    .io_tags_in_progress_0_addr_data              (_mesh_io_tags_in_progress_0_addr_data),
    .io_tags_in_progress_1_rob_id_valid           (_mesh_io_tags_in_progress_1_rob_id_valid),
    .io_tags_in_progress_1_addr_is_acc_addr       (_mesh_io_tags_in_progress_1_addr_is_acc_addr),
    .io_tags_in_progress_1_addr_accumulate        (_mesh_io_tags_in_progress_1_addr_accumulate),
    .io_tags_in_progress_1_addr_read_full_acc_row (_mesh_io_tags_in_progress_1_addr_read_full_acc_row),
    .io_tags_in_progress_1_addr_garbage_bit       (_mesh_io_tags_in_progress_1_addr_garbage_bit),
    .io_tags_in_progress_1_addr_data              (_mesh_io_tags_in_progress_1_addr_data),
    .io_tags_in_progress_2_rob_id_valid           (_mesh_io_tags_in_progress_2_rob_id_valid),
    .io_tags_in_progress_2_addr_is_acc_addr       (_mesh_io_tags_in_progress_2_addr_is_acc_addr),
    .io_tags_in_progress_2_addr_accumulate        (_mesh_io_tags_in_progress_2_addr_accumulate),
    .io_tags_in_progress_2_addr_read_full_acc_row (_mesh_io_tags_in_progress_2_addr_read_full_acc_row),
    .io_tags_in_progress_2_addr_garbage_bit       (_mesh_io_tags_in_progress_2_addr_garbage_bit),
    .io_tags_in_progress_2_addr_data              (_mesh_io_tags_in_progress_2_addr_data),
    .io_tags_in_progress_3_rob_id_valid           (_mesh_io_tags_in_progress_3_rob_id_valid),
    .io_tags_in_progress_3_addr_is_acc_addr       (_mesh_io_tags_in_progress_3_addr_is_acc_addr),
    .io_tags_in_progress_3_addr_accumulate        (_mesh_io_tags_in_progress_3_addr_accumulate),
    .io_tags_in_progress_3_addr_read_full_acc_row (_mesh_io_tags_in_progress_3_addr_read_full_acc_row),
    .io_tags_in_progress_3_addr_garbage_bit       (_mesh_io_tags_in_progress_3_addr_garbage_bit),
    .io_tags_in_progress_3_addr_data              (_mesh_io_tags_in_progress_3_addr_data),
    .io_tags_in_progress_4_rob_id_valid           (_mesh_io_tags_in_progress_4_rob_id_valid),
    .io_tags_in_progress_4_addr_is_acc_addr       (_mesh_io_tags_in_progress_4_addr_is_acc_addr),
    .io_tags_in_progress_4_addr_accumulate        (_mesh_io_tags_in_progress_4_addr_accumulate),
    .io_tags_in_progress_4_addr_read_full_acc_row (_mesh_io_tags_in_progress_4_addr_read_full_acc_row),
    .io_tags_in_progress_4_addr_garbage_bit       (_mesh_io_tags_in_progress_4_addr_garbage_bit),
    .io_tags_in_progress_4_addr_data              (_mesh_io_tags_in_progress_4_addr_data),
    .io_tags_in_progress_5_rob_id_valid           (_mesh_io_tags_in_progress_5_rob_id_valid),
    .io_tags_in_progress_5_addr_is_acc_addr       (_mesh_io_tags_in_progress_5_addr_is_acc_addr),
    .io_tags_in_progress_5_addr_accumulate        (_mesh_io_tags_in_progress_5_addr_accumulate),
    .io_tags_in_progress_5_addr_read_full_acc_row (_mesh_io_tags_in_progress_5_addr_read_full_acc_row),
    .io_tags_in_progress_5_addr_garbage_bit       (_mesh_io_tags_in_progress_5_addr_garbage_bit),
    .io_tags_in_progress_5_addr_data              (_mesh_io_tags_in_progress_5_addr_data)
  );
  assign io_im2col_req_bits_addr_data = _GEN_6[13:0];	// @[ExecuteController.scala:139:53]
  assign io_srams_read_0_req_valid = (read_a | read_b | read_d) & _mesh_cntl_signals_q_io_enq_ready;	// @[ExecuteController.scala:178:35, :424:109, :425:109, :426:106, :435:{55,66}]
  assign io_srams_read_0_req_bits_addr = read_b ? b_address_data[11:0] : read_d ? d_address_data[11:0] : a_address_data[11:0];	// @[ExecuteController.scala:425:109, :426:106, LocalAddr.scala:34:36, :51:25, Mux.scala:101:16]
  assign io_srams_read_0_resp_ready = _mesh_io_req_valid_T_1 & (~_T_438 | _mesh_cntl_signals_q_io_deq_bits_d_read_from_acc | (|_mesh_cntl_signals_q_io_deq_bits_d_bank) ? (~_T_430 | _mesh_cntl_signals_q_io_deq_bits_b_read_from_acc | (|_mesh_cntl_signals_q_io_deq_bits_b_bank) ? _T_422 & ~_mesh_cntl_signals_q_io_deq_bits_a_read_from_acc & _mesh_cntl_signals_q_io_deq_bits_a_bank == 2'h0 & ~_GEN_30 : ~_GEN_32) : ~_GEN_34);	// @[Decoupled.scala:51:35, ExecuteController.scala:74:30, :178:35, :453:33, :841:42, :842:{90,111}, :843:35, :846:{47,50}, :850:{86,117}, :851:35, :854:{47,50}, :858:{83,114}, :859:35, :862:{47,50}]
  assign io_srams_read_1_req_valid = (read_a_1 | read_b_1 | read_d_1) & _mesh_cntl_signals_q_io_enq_ready;	// @[ExecuteController.scala:178:35, :424:109, :425:109, :426:106, :435:{55,66}]
  assign io_srams_read_1_req_bits_addr = read_b_1 ? b_address_data[11:0] : read_d_1 ? d_address_data[11:0] : a_address_data[11:0];	// @[ExecuteController.scala:425:109, :426:106, LocalAddr.scala:34:36, :51:25, Mux.scala:101:16]
  assign io_srams_read_1_resp_ready = _mesh_io_req_valid_T_1 & (~_T_438 | _mesh_cntl_signals_q_io_deq_bits_d_read_from_acc | _mesh_cntl_signals_q_io_deq_bits_d_bank != 2'h1 ? (~_T_430 | _mesh_cntl_signals_q_io_deq_bits_b_read_from_acc | _mesh_cntl_signals_q_io_deq_bits_b_bank != 2'h1 ? _T_422 & ~_mesh_cntl_signals_q_io_deq_bits_a_read_from_acc & _mesh_cntl_signals_q_io_deq_bits_a_bank == 2'h1 & ~_GEN_30 : ~_GEN_32) : ~_GEN_34);	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :281:84, :453:33, :841:42, :842:{90,111}, :843:35, :846:{47,50}, :850:{86,117}, :851:35, :854:{47,50}, :858:{83,114}, :859:35, :862:{47,50}]
  assign io_srams_read_2_req_valid = (read_a_2 | read_b_2 | read_d_2) & _mesh_cntl_signals_q_io_enq_ready;	// @[ExecuteController.scala:178:35, :424:109, :425:109, :426:106, :435:{55,66}]
  assign io_srams_read_2_req_bits_addr = read_b_2 ? b_address_data[11:0] : read_d_2 ? d_address_data[11:0] : a_address_data[11:0];	// @[ExecuteController.scala:425:109, :426:106, LocalAddr.scala:34:36, :51:25, Mux.scala:101:16]
  assign io_srams_read_2_resp_ready = _mesh_io_req_valid_T_1 & (~_T_438 | _mesh_cntl_signals_q_io_deq_bits_d_read_from_acc | _mesh_cntl_signals_q_io_deq_bits_d_bank != 2'h2 ? (~_T_430 | _mesh_cntl_signals_q_io_deq_bits_b_read_from_acc | _mesh_cntl_signals_q_io_deq_bits_b_bank != 2'h2 ? _T_422 & ~_mesh_cntl_signals_q_io_deq_bits_a_read_from_acc & _mesh_cntl_signals_q_io_deq_bits_a_bank == 2'h2 & ~_GEN_30 : ~_GEN_32) : ~_GEN_34);	// @[Decoupled.scala:51:35, ExecuteController.scala:124:64, :178:35, :453:33, :841:42, :842:{90,111}, :843:35, :846:{47,50}, :850:{86,117}, :851:35, :854:{47,50}, :858:{83,114}, :859:35, :862:{47,50}]
  assign io_srams_read_3_req_valid = (read_a_3 | read_b_3 | read_d_3) & _mesh_cntl_signals_q_io_enq_ready;	// @[ExecuteController.scala:178:35, :424:109, :425:109, :426:106, :435:{55,66}]
  assign io_srams_read_3_req_bits_addr = read_b_3 ? b_address_data[11:0] : read_d_3 ? d_address_data[11:0] : a_address_data[11:0];	// @[ExecuteController.scala:425:109, :426:106, LocalAddr.scala:34:36, :51:25, Mux.scala:101:16]
  assign io_srams_read_3_resp_ready = _mesh_io_req_valid_T_1 & (~_T_438 | _mesh_cntl_signals_q_io_deq_bits_d_read_from_acc | _mesh_cntl_signals_q_io_deq_bits_d_bank != 2'h3 ? (~_T_430 | _mesh_cntl_signals_q_io_deq_bits_b_read_from_acc | _mesh_cntl_signals_q_io_deq_bits_b_bank != 2'h3 ? _T_422 & ~_mesh_cntl_signals_q_io_deq_bits_a_read_from_acc & (&_mesh_cntl_signals_q_io_deq_bits_a_bank) & ~_GEN_30 : ~_GEN_32) : ~_GEN_34);	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :424:59, :453:33, :841:42, :842:{90,111}, :843:35, :846:{47,50}, :850:{86,117}, :851:35, :854:{47,50}, :858:{83,114}, :859:35, :862:{47,50}]
  assign io_srams_write_0_en = start_array_outputting & _io_acc_write_0_valid_T & ~_mesh_io_resp_bits_tag_addr_is_acc_addr & ~is_garbage_addr & write_this_row;	// @[ExecuteController.scala:186:20, :270:40, :919:27, :934:{64,75,92,109}, :970:65, :979:28, LocalAddr.scala:43:96]
  assign io_srams_write_0_addr = w_row;	// @[ExecuteController.scala:912:18]
  assign io_srams_write_0_mask_0 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_0_mask_1 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_0_mask_2 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_3 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_0_mask_4 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_5 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_6 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_7 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_0_mask_8 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_9 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_10 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_11 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_12 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_13 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_14 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_0_mask_15 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_0_data = {_GEN_39 | $signed(_activated_wdata_e_clipped_T_79) > -8'sh1 ? _activated_wdata_e_clipped_T_79 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_74) > -8'sh1 ? _activated_wdata_e_clipped_T_74 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_69) > -8'sh1 ? _activated_wdata_e_clipped_T_69 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_64) > -8'sh1 ? _activated_wdata_e_clipped_T_64 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_59) > -8'sh1 ? _activated_wdata_e_clipped_T_59 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_54) > -8'sh1 ? _activated_wdata_e_clipped_T_54 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_49) > -8'sh1 ? _activated_wdata_e_clipped_T_49 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_44) > -8'sh1 ? _activated_wdata_e_clipped_T_44 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_39) > -8'sh1 ? _activated_wdata_e_clipped_T_39 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_34) > -8'sh1 ? _activated_wdata_e_clipped_T_34 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_29) > -8'sh1 ? _activated_wdata_e_clipped_T_29 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_24) > -8'sh1 ? _activated_wdata_e_clipped_T_24 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_19) > -8'sh1 ? _activated_wdata_e_clipped_T_19 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_14) > -8'sh1 ? _activated_wdata_e_clipped_T_14 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_9) > -8'sh1 ? _activated_wdata_e_clipped_T_9 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_4) > -8'sh1 ? _activated_wdata_e_clipped_T_4 : 8'h0};	// @[Arithmetic.scala:128:42, ExecuteController.scala:836:112, :928:21, :936:49, Mux.scala:101:16]
  assign io_srams_write_1_en = start_array_outputting & _io_acc_write_1_valid_T & ~_mesh_io_resp_bits_tag_addr_is_acc_addr & ~is_garbage_addr & write_this_row;	// @[ExecuteController.scala:186:20, :270:40, :919:27, :934:{64,75,92,109}, :970:65, :979:28, LocalAddr.scala:43:96]
  assign io_srams_write_1_addr = w_row;	// @[ExecuteController.scala:912:18]
  assign io_srams_write_1_mask_0 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_1_mask_1 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_1_mask_2 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_3 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_1_mask_4 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_5 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_6 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_7 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_1_mask_8 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_9 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_10 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_11 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_12 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_13 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_14 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_1_mask_15 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_1_data = {_GEN_39 | $signed(_activated_wdata_e_clipped_T_159) > -8'sh1 ? _activated_wdata_e_clipped_T_159 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_154) > -8'sh1 ? _activated_wdata_e_clipped_T_154 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_149) > -8'sh1 ? _activated_wdata_e_clipped_T_149 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_144) > -8'sh1 ? _activated_wdata_e_clipped_T_144 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_139) > -8'sh1 ? _activated_wdata_e_clipped_T_139 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_134) > -8'sh1 ? _activated_wdata_e_clipped_T_134 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_129) > -8'sh1 ? _activated_wdata_e_clipped_T_129 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_124) > -8'sh1 ? _activated_wdata_e_clipped_T_124 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_119) > -8'sh1 ? _activated_wdata_e_clipped_T_119 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_114) > -8'sh1 ? _activated_wdata_e_clipped_T_114 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_109) > -8'sh1 ? _activated_wdata_e_clipped_T_109 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_104) > -8'sh1 ? _activated_wdata_e_clipped_T_104 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_99) > -8'sh1 ? _activated_wdata_e_clipped_T_99 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_94) > -8'sh1 ? _activated_wdata_e_clipped_T_94 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_89) > -8'sh1 ? _activated_wdata_e_clipped_T_89 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_84) > -8'sh1 ? _activated_wdata_e_clipped_T_84 : 8'h0};	// @[Arithmetic.scala:128:42, ExecuteController.scala:836:112, :928:21, :936:49, Mux.scala:101:16]
  assign io_srams_write_2_en = start_array_outputting & w_bank == 2'h2 & ~_mesh_io_resp_bits_tag_addr_is_acc_addr & ~is_garbage_addr & write_this_row;	// @[ExecuteController.scala:124:64, :186:20, :270:40, :911:19, :919:27, :934:{64,75,92,109}, :970:65, :979:28, LocalAddr.scala:43:96]
  assign io_srams_write_2_addr = w_row;	// @[ExecuteController.scala:912:18]
  assign io_srams_write_2_mask_0 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_2_mask_1 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_2_mask_2 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_3 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_2_mask_4 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_5 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_6 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_7 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_2_mask_8 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_9 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_10 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_11 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_12 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_13 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_14 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_2_mask_15 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_2_data = {_GEN_39 | $signed(_activated_wdata_e_clipped_T_239) > -8'sh1 ? _activated_wdata_e_clipped_T_239 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_234) > -8'sh1 ? _activated_wdata_e_clipped_T_234 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_229) > -8'sh1 ? _activated_wdata_e_clipped_T_229 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_224) > -8'sh1 ? _activated_wdata_e_clipped_T_224 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_219) > -8'sh1 ? _activated_wdata_e_clipped_T_219 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_214) > -8'sh1 ? _activated_wdata_e_clipped_T_214 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_209) > -8'sh1 ? _activated_wdata_e_clipped_T_209 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_204) > -8'sh1 ? _activated_wdata_e_clipped_T_204 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_199) > -8'sh1 ? _activated_wdata_e_clipped_T_199 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_194) > -8'sh1 ? _activated_wdata_e_clipped_T_194 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_189) > -8'sh1 ? _activated_wdata_e_clipped_T_189 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_184) > -8'sh1 ? _activated_wdata_e_clipped_T_184 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_179) > -8'sh1 ? _activated_wdata_e_clipped_T_179 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_174) > -8'sh1 ? _activated_wdata_e_clipped_T_174 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_169) > -8'sh1 ? _activated_wdata_e_clipped_T_169 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_164) > -8'sh1 ? _activated_wdata_e_clipped_T_164 : 8'h0};	// @[Arithmetic.scala:128:42, ExecuteController.scala:836:112, :928:21, :936:49, Mux.scala:101:16]
  assign io_srams_write_3_en = start_array_outputting & (&w_bank) & ~_mesh_io_resp_bits_tag_addr_is_acc_addr & ~is_garbage_addr & write_this_row;	// @[ExecuteController.scala:186:20, :270:40, :911:19, :919:27, :934:{64,75,92,109}, :970:65, :979:28, LocalAddr.scala:43:96]
  assign io_srams_write_3_addr = w_row;	// @[ExecuteController.scala:912:18]
  assign io_srams_write_3_mask_0 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_3_mask_1 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_3_mask_2 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_3 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_3_mask_4 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_5 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_6 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_7 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_3_mask_8 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_9 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_10 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_11 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_12 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_13 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_14 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_srams_write_3_mask_15 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_srams_write_3_data = {_GEN_39 | $signed(_activated_wdata_e_clipped_T_319) > -8'sh1 ? _activated_wdata_e_clipped_T_319 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_314) > -8'sh1 ? _activated_wdata_e_clipped_T_314 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_309) > -8'sh1 ? _activated_wdata_e_clipped_T_309 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_304) > -8'sh1 ? _activated_wdata_e_clipped_T_304 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_299) > -8'sh1 ? _activated_wdata_e_clipped_T_299 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_294) > -8'sh1 ? _activated_wdata_e_clipped_T_294 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_289) > -8'sh1 ? _activated_wdata_e_clipped_T_289 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_284) > -8'sh1 ? _activated_wdata_e_clipped_T_284 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_279) > -8'sh1 ? _activated_wdata_e_clipped_T_279 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_274) > -8'sh1 ? _activated_wdata_e_clipped_T_274 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_269) > -8'sh1 ? _activated_wdata_e_clipped_T_269 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_264) > -8'sh1 ? _activated_wdata_e_clipped_T_264 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_259) > -8'sh1 ? _activated_wdata_e_clipped_T_259 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_254) > -8'sh1 ? _activated_wdata_e_clipped_T_254 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_249) > -8'sh1 ? _activated_wdata_e_clipped_T_249 : 8'h0, _GEN_39 | $signed(_activated_wdata_e_clipped_T_244) > -8'sh1 ? _activated_wdata_e_clipped_T_244 : 8'h0};	// @[Arithmetic.scala:128:42, ExecuteController.scala:836:112, :928:21, :936:49, Mux.scala:101:16]
  assign io_acc_read_req_0_valid = read_a_from_acc | read_b_from_acc | read_d_from_acc;	// @[ExecuteController.scala:458:120, :459:120, :460:117, :469:70]
  assign io_acc_read_req_0_bits_scale_bits = acc_scale_bits;	// @[ExecuteController.scala:117:22]
  assign io_acc_read_req_0_bits_addr = read_b_from_acc ? b_address_data[8:0] : read_d_from_acc ? d_address_data[8:0] : a_address_data[8:0];	// @[ExecuteController.scala:459:120, :460:117, LocalAddr.scala:36:37, :51:25, Mux.scala:101:16]
  assign io_acc_read_req_0_bits_act = activation;	// @[ExecuteController.scala:118:54]
  assign io_acc_read_req_1_valid = read_a_from_acc_1 | read_b_from_acc_1 | read_d_from_acc_1;	// @[ExecuteController.scala:458:120, :459:120, :460:117, :469:70]
  assign io_acc_read_req_1_bits_scale_bits = acc_scale_bits;	// @[ExecuteController.scala:117:22]
  assign io_acc_read_req_1_bits_addr = read_b_from_acc_1 ? b_address_data[8:0] : read_d_from_acc_1 ? d_address_data[8:0] : a_address_data[8:0];	// @[ExecuteController.scala:459:120, :460:117, LocalAddr.scala:36:37, :51:25, Mux.scala:101:16]
  assign io_acc_read_req_1_bits_act = activation;	// @[ExecuteController.scala:118:54]
  assign io_acc_read_resp_0_ready = _mesh_io_req_valid_T_1 & (_T_438 & _mesh_cntl_signals_q_io_deq_bits_d_read_from_acc & ~_mesh_cntl_signals_q_io_deq_bits_d_bank_acc ? ~_GEN_33 : _T_430 & _mesh_cntl_signals_q_io_deq_bits_b_read_from_acc & ~_mesh_cntl_signals_q_io_deq_bits_b_bank_acc ? ~_GEN_31 : _T_422 & _mesh_cntl_signals_q_io_deq_bits_a_read_from_acc & ~_mesh_cntl_signals_q_io_deq_bits_a_bank_acc & ~_GEN_28);	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :501:31, :841:42, :842:{90,111}, :843:35, :844:{49,52}, :850:{86,117}, :851:35, :852:{49,52}, :858:{83,114}, :859:35, :860:{49,52}]
  assign io_acc_read_resp_1_ready = _mesh_io_req_valid_T_1 & (_T_438 & _mesh_cntl_signals_q_io_deq_bits_d_read_from_acc & _mesh_cntl_signals_q_io_deq_bits_d_bank_acc ? ~_GEN_33 : _T_430 & _mesh_cntl_signals_q_io_deq_bits_b_read_from_acc & _mesh_cntl_signals_q_io_deq_bits_b_bank_acc ? ~_GEN_31 : _T_422 & _mesh_cntl_signals_q_io_deq_bits_a_read_from_acc & _mesh_cntl_signals_q_io_deq_bits_a_bank_acc & ~_GEN_28);	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :501:31, :841:42, :842:{90,111}, :843:35, :844:{49,52}, :850:{86,117}, :851:35, :852:{49,52}, :858:{83,114}, :859:35, :860:{49,52}]
  assign io_acc_write_0_valid = start_array_outputting & _io_acc_write_0_valid_T & _mesh_io_resp_bits_tag_addr_is_acc_addr & ~is_garbage_addr & write_this_row;	// @[ExecuteController.scala:186:20, :270:40, :919:27, :934:{64,92}, :949:109, :970:65, :979:28, LocalAddr.scala:43:96]
  assign io_acc_write_0_bits_addr = w_row[8:0];	// @[ExecuteController.scala:912:18, :950:33]
  assign io_acc_write_0_bits_data_0_0 = {{12{_mesh_io_resp_bits_data_0_0[19]}}, _mesh_io_resp_bits_data_0_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_1_0 = {{12{_mesh_io_resp_bits_data_1_0[19]}}, _mesh_io_resp_bits_data_1_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_2_0 = {{12{_mesh_io_resp_bits_data_2_0[19]}}, _mesh_io_resp_bits_data_2_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_3_0 = {{12{_mesh_io_resp_bits_data_3_0[19]}}, _mesh_io_resp_bits_data_3_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_4_0 = {{12{_mesh_io_resp_bits_data_4_0[19]}}, _mesh_io_resp_bits_data_4_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_5_0 = {{12{_mesh_io_resp_bits_data_5_0[19]}}, _mesh_io_resp_bits_data_5_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_6_0 = {{12{_mesh_io_resp_bits_data_6_0[19]}}, _mesh_io_resp_bits_data_6_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_7_0 = {{12{_mesh_io_resp_bits_data_7_0[19]}}, _mesh_io_resp_bits_data_7_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_8_0 = {{12{_mesh_io_resp_bits_data_8_0[19]}}, _mesh_io_resp_bits_data_8_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_9_0 = {{12{_mesh_io_resp_bits_data_9_0[19]}}, _mesh_io_resp_bits_data_9_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_10_0 = {{12{_mesh_io_resp_bits_data_10_0[19]}}, _mesh_io_resp_bits_data_10_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_11_0 = {{12{_mesh_io_resp_bits_data_11_0[19]}}, _mesh_io_resp_bits_data_11_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_12_0 = {{12{_mesh_io_resp_bits_data_12_0[19]}}, _mesh_io_resp_bits_data_12_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_13_0 = {{12{_mesh_io_resp_bits_data_13_0[19]}}, _mesh_io_resp_bits_data_13_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_14_0 = {{12{_mesh_io_resp_bits_data_14_0[19]}}, _mesh_io_resp_bits_data_14_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_data_15_0 = {{12{_mesh_io_resp_bits_data_15_0[19]}}, _mesh_io_resp_bits_data_15_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_acc = _mesh_io_resp_bits_tag_addr_accumulate;	// @[ExecuteController.scala:186:20]
  assign io_acc_write_0_bits_mask_0 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_1 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_2 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_3 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_4 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_5 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_6 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_7 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_8 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_9 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_10 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_11 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_12 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_13 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_14 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_15 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_16 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_17 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_18 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_19 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_20 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_21 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_22 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_23 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_24 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_25 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_26 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_27 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_28 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_29 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_30 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_31 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_32 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_33 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_34 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_35 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_36 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_37 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_38 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_39 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_40 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_41 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_42 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_43 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_44 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_45 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_46 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_47 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_48 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_49 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_50 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_51 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_52 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_53 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_54 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_55 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_56 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_57 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_58 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_59 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_0_bits_mask_60 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_61 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_62 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_0_bits_mask_63 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_valid = start_array_outputting & _io_acc_write_1_valid_T & _mesh_io_resp_bits_tag_addr_is_acc_addr & ~is_garbage_addr & write_this_row;	// @[ExecuteController.scala:186:20, :270:40, :919:27, :934:{64,92}, :949:109, :970:65, :979:28, LocalAddr.scala:43:96]
  assign io_acc_write_1_bits_addr = w_row[8:0];	// @[ExecuteController.scala:912:18, :950:33]
  assign io_acc_write_1_bits_data_0_0 = {{12{_mesh_io_resp_bits_data_0_0[19]}}, _mesh_io_resp_bits_data_0_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_1_0 = {{12{_mesh_io_resp_bits_data_1_0[19]}}, _mesh_io_resp_bits_data_1_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_2_0 = {{12{_mesh_io_resp_bits_data_2_0[19]}}, _mesh_io_resp_bits_data_2_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_3_0 = {{12{_mesh_io_resp_bits_data_3_0[19]}}, _mesh_io_resp_bits_data_3_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_4_0 = {{12{_mesh_io_resp_bits_data_4_0[19]}}, _mesh_io_resp_bits_data_4_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_5_0 = {{12{_mesh_io_resp_bits_data_5_0[19]}}, _mesh_io_resp_bits_data_5_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_6_0 = {{12{_mesh_io_resp_bits_data_6_0[19]}}, _mesh_io_resp_bits_data_6_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_7_0 = {{12{_mesh_io_resp_bits_data_7_0[19]}}, _mesh_io_resp_bits_data_7_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_8_0 = {{12{_mesh_io_resp_bits_data_8_0[19]}}, _mesh_io_resp_bits_data_8_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_9_0 = {{12{_mesh_io_resp_bits_data_9_0[19]}}, _mesh_io_resp_bits_data_9_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_10_0 = {{12{_mesh_io_resp_bits_data_10_0[19]}}, _mesh_io_resp_bits_data_10_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_11_0 = {{12{_mesh_io_resp_bits_data_11_0[19]}}, _mesh_io_resp_bits_data_11_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_12_0 = {{12{_mesh_io_resp_bits_data_12_0[19]}}, _mesh_io_resp_bits_data_12_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_13_0 = {{12{_mesh_io_resp_bits_data_13_0[19]}}, _mesh_io_resp_bits_data_13_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_14_0 = {{12{_mesh_io_resp_bits_data_14_0[19]}}, _mesh_io_resp_bits_data_14_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_data_15_0 = {{12{_mesh_io_resp_bits_data_15_0[19]}}, _mesh_io_resp_bits_data_15_0};	// @[Arithmetic.scala:117:26, Cat.scala:33:92, ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_acc = _mesh_io_resp_bits_tag_addr_accumulate;	// @[ExecuteController.scala:186:20]
  assign io_acc_write_1_bits_mask_0 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_1 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_2 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_3 = |_mesh_io_resp_bits_tag_cols;	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_4 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_5 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_6 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_7 = |(_mesh_io_resp_bits_tag_cols[4:1]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_8 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_9 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_10 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_11 = w_mask_2;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_12 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_13 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_14 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_15 = |(_mesh_io_resp_bits_tag_cols[4:2]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_16 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_17 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_18 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_19 = w_mask_4;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_20 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_21 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_22 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_23 = w_mask_5;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_24 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_25 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_26 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_27 = w_mask_6;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_28 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_29 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_30 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_31 = |(_mesh_io_resp_bits_tag_cols[4:3]);	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_32 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_33 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_34 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_35 = w_mask_8;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_36 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_37 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_38 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_39 = w_mask_9;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_40 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_41 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_42 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_43 = w_mask_10;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_44 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_45 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_46 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_47 = w_mask_11;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_48 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_49 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_50 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_51 = w_mask_12;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_52 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_53 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_54 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_55 = w_mask_13;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_56 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_57 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_58 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_59 = w_mask_14;	// @[ExecuteController.scala:921:45]
  assign io_acc_write_1_bits_mask_60 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_61 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_62 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_acc_write_1_bits_mask_63 = _mesh_io_resp_bits_tag_cols[4];	// @[ExecuteController.scala:186:20, :921:45]
  assign io_completed_valid = mesh_completed_rob_id_fire ? _GEN_55 | _GEN_19 : pending_completed_rob_ids_0_valid | pending_completed_rob_ids_1_valid | _GEN_55 | _GEN_19;	// @[ExecuteController.scala:171:22, :175:38, :532:26, :540:7, :541:105, :579:24, :966:44, :970:65, :974:16, :976:26, :982:38, :983:46, :984:26, :986:52, :987:26]
  assign io_completed_bits = mesh_completed_rob_id_fire ? _GEN_56 : pending_completed_rob_ids_0_valid ? pending_completed_rob_ids_0_bits : pending_completed_rob_ids_1_valid ? pending_completed_rob_ids_1_bits : _GEN_56;	// @[ExecuteController.scala:175:38, :532:26, :966:44, :970:65, :974:16, :977:25, :982:38, :983:46, :985:25, :986:52, :988:25]
  assign io_busy = _cmd_q_io_deq_valid_0 | matmul_in_progress;	// @[ExecuteController.scala:230:82, :232:27, MultiHeadedQueue.scala:53:19]
  assign io_counter_event_signal_24 = _T_899;	// @[ExecuteController.scala:281:84]
  assign io_counter_event_signal_25 = (&control_state) | _T_901;	// @[ExecuteController.scala:74:30, :192:38, :1005:{19,32}]
  assign io_counter_event_signal_26 = ~_mesh_cntl_signals_q_io_enq_ready & computing;	// @[ExecuteController.scala:178:35, :388:30, :696:63, :1007:39]
  assign io_counter_event_signal_27 = _cmd_q_io_deq_valid_0 & DoPreloads_0 & _cmd_q_io_deq_valid_1 & raw_hazard_pre;	// @[ExecuteController.scala:85:33, :218:14, :1009:51, MultiHeadedQueue.scala:53:19]
  assign io_counter_event_signal_28 = _cmd_q_io_deq_valid_0 & DoPreloads_1 & _cmd_q_io_deq_valid_1 & DoComputes_0 & _cmd_q_io_deq_valid_2 & raw_hazard_mulpre;	// @[ExecuteController.scala:84:63, :85:33, :226:14, :1011:84, MultiHeadedQueue.scala:53:19]
  assign io_counter_event_signal_29 = ~(~_mesh_cntl_signals_q_io_deq_bits_a_fire | _T_937 | ~_mesh_io_a_ready) & ~_mesh_cntl_signals_q_io_deq_bits_a_read_from_acc & ~_mesh_cntl_signals_q_io_deq_bits_im2colling;	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :186:20, :811:{40,74}, :1016:86, :1022:{5,38,62,84}]
  assign io_counter_event_signal_30 = ~(~_mesh_cntl_signals_q_io_deq_bits_b_fire | _T_947 | ~_mesh_io_b_ready) & ~_mesh_cntl_signals_q_io_deq_bits_b_read_from_acc;	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :186:20, :812:{6,40}, :1024:{5,38,59,62}]
  assign io_counter_event_signal_31 = ~(~_mesh_cntl_signals_q_io_deq_bits_d_fire | _T_955 | ~_mesh_io_d_ready) & ~_mesh_cntl_signals_q_io_deq_bits_d_read_from_acc;	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :186:20, :813:{6,40}, :1026:{5,38,59,62}]
  assign io_counter_event_signal_32 = ~(~_mesh_cntl_signals_q_io_deq_bits_a_fire | _T_937 | ~_mesh_io_a_ready) & _mesh_cntl_signals_q_io_deq_bits_a_read_from_acc & ~_mesh_cntl_signals_q_io_deq_bits_im2colling;	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :186:20, :811:{40,74}, :1016:{5,38,83,86}]
  assign io_counter_event_signal_33 = ~(~_mesh_cntl_signals_q_io_deq_bits_b_fire | _T_947 | ~_mesh_io_b_ready) & _mesh_cntl_signals_q_io_deq_bits_b_read_from_acc;	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :186:20, :812:{6,40}, :1018:{5,38,59}]
  assign io_counter_event_signal_34 = ~(~_mesh_cntl_signals_q_io_deq_bits_d_fire | _T_955 | ~_mesh_io_d_ready) & _mesh_cntl_signals_q_io_deq_bits_d_read_from_acc;	// @[Decoupled.scala:51:35, ExecuteController.scala:178:35, :186:20, :813:{6,40}, :1020:{5,38,59}]
  assign io_counter_event_signal_35 = _mesh_cntl_signals_q_io_deq_bits_a_garbage;	// @[ExecuteController.scala:178:35]
  assign io_counter_event_signal_36 = _mesh_cntl_signals_q_io_deq_bits_b_garbage;	// @[ExecuteController.scala:178:35]
  assign io_counter_event_signal_37 = _mesh_cntl_signals_q_io_deq_bits_d_garbage;	// @[ExecuteController.scala:178:35]
endmodule

