
*** Running vivado
    with args -log design_1_Axi_lite_v1_0_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Axi_lite_v1_0_0_0.tcl


****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_Axi_lite_v1_0_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hs/Desktop/benes_axi/new_benes_with_32'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_Axi_lite_v1_0_0_0 -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30156
WARNING: [Synth 8-2306] macro MAX redefined [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:136]
WARNING: [Synth 8-2306] macro MIN redefined [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:137]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.316 ; gain = 174.715 ; free physical = 11463 ; free virtual = 48967
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Axi_lite_v1_0_0_0' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ip/design_1_Axi_lite_v1_0_0_0/synth/design_1_Axi_lite_v1_0_0_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'Axi_lite_v1_0' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/Axi_lite_v1_0.sv:4]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter PORT_NUM bound to: 8 - type: integer 
	Parameter SWITCH_NUM bound to: 4 - type: integer 
	Parameter LAYER_NUM bound to: 3 - type: integer 
	Parameter STAGE_NUM bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_INPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_WRITE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_READ_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Axi_lite_v1_0_S00_AXI' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/Axi_lite_v1_0_S00_AXI.sv:4]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter PORT_NUM bound to: 8 - type: integer 
	Parameter SWITCH_NUM bound to: 4 - type: integer 
	Parameter LAYER_NUM bound to: 3 - type: integer 
	Parameter STAGE_NUM bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_INPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_OUTPUT_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_WRITE_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_READ_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter WADDR_LSB bound to: 2 - type: integer 
	Parameter RADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'benes_top' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/benes_top.sv:2]
	Parameter num_stage bound to: 5 - type: integer 
	Parameter switch_num bound to: 4 - type: integer 
	Parameter data_width bound to: 4 - type: integer 
	Parameter port_num bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'network_module' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/network_module.sv:6]
INFO: [Synth 8-6157] synthesizing module 'stage_module' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/stage_module.sv:4]
INFO: [Synth 8-6157] synthesizing module 'switch_module' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/switch_module.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'switch_module' (1#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/switch_module.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'stage_module' (2#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/stage_module.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'network_module' (3#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/network_module.sv:6]
INFO: [Synth 8-6157] synthesizing module 'test_counter_plus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'test_counter_plus' (4#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:3]
WARNING: [Synth 8-689] width (4) of port connection 'out_wire' does not match port width (8) of module 'test_counter_plus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/benes_top.sv:34]
INFO: [Synth 8-6157] synthesizing module 'test_counter_2plus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'test_counter_2plus' (5#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:40]
WARNING: [Synth 8-689] width (4) of port connection 'out_wire' does not match port width (8) of module 'test_counter_2plus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/benes_top.sv:40]
INFO: [Synth 8-6157] synthesizing module 'test_counter_3plus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:82]
INFO: [Synth 8-6155] done synthesizing module 'test_counter_3plus' (6#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:82]
WARNING: [Synth 8-689] width (4) of port connection 'out_wire' does not match port width (8) of module 'test_counter_3plus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/benes_top.sv:46]
INFO: [Synth 8-6157] synthesizing module 'test_counter_4plus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:145]
INFO: [Synth 8-6155] done synthesizing module 'test_counter_4plus' (7#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:145]
WARNING: [Synth 8-689] width (4) of port connection 'out_wire' does not match port width (8) of module 'test_counter_4plus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/benes_top.sv:52]
INFO: [Synth 8-6157] synthesizing module 'test_counter_minus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'test_counter_minus' (8#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:21]
WARNING: [Synth 8-689] width (4) of port connection 'out_wire' does not match port width (8) of module 'test_counter_minus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/benes_top.sv:58]
INFO: [Synth 8-6157] synthesizing module 'test_counter_2minus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:61]
INFO: [Synth 8-6155] done synthesizing module 'test_counter_2minus' (9#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:61]
WARNING: [Synth 8-689] width (4) of port connection 'out_wire' does not match port width (8) of module 'test_counter_2minus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/benes_top.sv:64]
INFO: [Synth 8-6157] synthesizing module 'test_counter_3minus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:103]
INFO: [Synth 8-6155] done synthesizing module 'test_counter_3minus' (10#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:103]
WARNING: [Synth 8-689] width (4) of port connection 'out_wire' does not match port width (8) of module 'test_counter_3minus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/benes_top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'test_counter_4minus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'test_counter_4minus' (11#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/total_counter_module.sv:124]
WARNING: [Synth 8-689] width (4) of port connection 'out_wire' does not match port width (8) of module 'test_counter_4minus' [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/benes_top.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'benes_top' (12#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/benes_top.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Axi_lite_v1_0_S00_AXI' (13#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/Axi_lite_v1_0_S00_AXI.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'Axi_lite_v1_0' (14#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ipshared/9092/src/Axi_lite_v1_0.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Axi_lite_v1_0_0_0' (15#1) [/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.gen/sources_1/bd/design_1/ip/design_1_Axi_lite_v1_0_0_0/synth/design_1_Axi_lite_v1_0_0_0.sv:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3224.223 ; gain = 221.621 ; free physical = 11485 ; free virtual = 48990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.035 ; gain = 239.434 ; free physical = 12168 ; free virtual = 49673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3242.035 ; gain = 239.434 ; free physical = 12168 ; free virtual = 49673
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3242.035 ; gain = 0.000 ; free physical = 12164 ; free virtual = 49668
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3400.848 ; gain = 0.000 ; free physical = 12125 ; free virtual = 49630
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3424.660 ; gain = 23.812 ; free physical = 12125 ; free virtual = 49630
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.660 ; gain = 422.059 ; free physical = 12214 ; free virtual = 49719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.660 ; gain = 422.059 ; free physical = 12214 ; free virtual = 49719
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.660 ; gain = 422.059 ; free physical = 12213 ; free virtual = 49718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.660 ; gain = 422.059 ; free physical = 12203 ; free virtual = 49709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 8     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                4 Bit    Registers := 32    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 40    
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3424.660 ; gain = 422.059 ; free physical = 12192 ; free virtual = 49700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3718.910 ; gain = 716.309 ; free physical = 11691 ; free virtual = 49199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3719.910 ; gain = 717.309 ; free physical = 11690 ; free virtual = 49198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3747.957 ; gain = 745.355 ; free physical = 11689 ; free virtual = 49197
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3747.957 ; gain = 745.355 ; free physical = 11686 ; free virtual = 49195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3747.957 ; gain = 745.355 ; free physical = 11687 ; free virtual = 49195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3747.957 ; gain = 745.355 ; free physical = 11687 ; free virtual = 49196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3747.957 ; gain = 745.355 ; free physical = 11687 ; free virtual = 49196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3747.957 ; gain = 745.355 ; free physical = 11687 ; free virtual = 49196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3747.957 ; gain = 745.355 ; free physical = 11687 ; free virtual = 49196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     9|
|2     |LUT2 |    16|
|3     |LUT3 |   155|
|4     |LUT4 |     9|
|5     |LUT5 |     3|
|6     |LUT6 |     5|
|7     |FDCE |    17|
|8     |FDPE |    13|
|9     |FDRE |   161|
|10    |FDSE |     5|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3747.957 ; gain = 745.355 ; free physical = 11687 ; free virtual = 49196
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 3747.957 ; gain = 562.730 ; free physical = 11722 ; free virtual = 49230
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 3747.965 ; gain = 745.355 ; free physical = 11722 ; free virtual = 49230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3758.926 ; gain = 0.000 ; free physical = 11805 ; free virtual = 49313
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3849.230 ; gain = 0.000 ; free physical = 11708 ; free virtual = 49216
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 3849.230 ; gain = 1488.992 ; free physical = 11852 ; free virtual = 49360
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.runs/design_1_Axi_lite_v1_0_0_0_synth_1/design_1_Axi_lite_v1_0_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Axi_lite_v1_0_0_0, cache-ID = afc59df7a39138cd
INFO: [Coretcl 2-1174] Renamed 32 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/xdma_axi_benes/xdma_axi_benes.runs/design_1_Axi_lite_v1_0_0_0_synth_1/design_1_Axi_lite_v1_0_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Axi_lite_v1_0_0_0_utilization_synth.rpt -pb design_1_Axi_lite_v1_0_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 15 21:44:52 2023...
