0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/ALU_2s_comp_tb.v,1757223017,verilog,,,,tb_ALU_2s_comp,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/ALU_Over_Under_tb.v,1757282010,verilog,,,,ALU_Over_Under_tb,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/ALU_tb_with_Overflow.v,1757294070,verilog,,,,tb_ALU,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/Logical_And_tb.v,1757283314,verilog,,,,Logical_And_tb,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/Logical_Not_tb.v,1757285650,verilog,,,,tb_Logical_Not,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/Logical_Or_tb.v,1757283734,verilog,,,,Logical_Or_tb,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/Logical_XOR_tb.v,1757284468,verilog,,,,Logical_XOR_tb,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/Overflow_Underflow_tb.v,1757278549,verilog,,,,tb_Overflow_Underflow,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/ALU.v,1757293817,verilog,,C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Full_Adder.v,,ALU,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/ALU_2s_comp.v,1757222641,verilog,,C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Full_Adder.v,,ALU_2s_comp,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Full_Adder.v,1757219224,verilog,,C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Overflow_Underflow.v,,Full_Adder,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Logical_And.v,1757283245,verilog,,C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/Logical_And_tb.v,,Logical_And,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Logical_Not.v,1757288470,verilog,,C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/Logical_Not_tb.v,,Logical_Not,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Logical_Or.v,1757283579,verilog,,C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/Logical_XOR_tb.v,,Logical_Or,,,,,,,,
C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sources_1/new/Overflow_Underflow.v,1757275825,verilog,,C:/Users/baaru/Documents/EE275/EE275-Mini_Project1/Mini_Project/Mini_Project.srcs/sim_1/new/ALU_tb_with_Overflow.v,,Overflow_Underflow,,,,,,,,
