Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan  6 20:44:14 2025
| Host         : DESKTOP-DRF538C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_wrapper_control_sets_placed.rpt
| Design       : top_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   526 |
|    Minimum number of control sets                        |   526 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1784 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   526 |
| >= 0 to < 4        |    97 |
| >= 4 to < 6        |   109 |
| >= 6 to < 8        |    46 |
| >= 8 to < 10       |    61 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    47 |
| >= 14 to < 16      |    29 |
| >= 16              |   118 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1026 |          349 |
| No           | No                    | Yes                    |              96 |           32 |
| No           | Yes                   | No                     |             842 |          387 |
| Yes          | No                    | No                     |            2068 |          567 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2408 |          758 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                        Enable Signal                                                                                                                       |                                                                                                                            Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/bus2ip_wrce_int[0]                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                          |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                 |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                                                                                                |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                              | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                              | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                   | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_acceptance_reg[0][0]                                                                                                                  | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/last_grant                                                                                                                              | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                       | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                4 |              4 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                  | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                4 |              4 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                4 |              4 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                                | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/areset_reg                                                                                                                                     |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                                     |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                4 |              4 |         1.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                  | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                      | top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                              | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_2_0                                                                                   |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                        | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                              | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                                                                                | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                                                                    | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                                                                                  | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                                                                       | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                                                                         | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0[0]                                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0                                                             | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                                                                                | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                                                                       | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                                                                                                |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                                   |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                                                                                   | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                                                                                                |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                                                                                 |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                                                                                | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                                                                       | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                                                                                                |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                                                                                                |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                      |                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                                                                                      | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                                                                                                  |                2 |              4 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                                                                                                  |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                                                                                                |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                                                                                 |                                                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                       | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                             | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |              5 |         1.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                           |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                               | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | top_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                         | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                         | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                              |                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                              | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | top_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                             |                5 |              6 |         1.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push134_out                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                               | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                2 |              6 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                                                                         | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                5 |              7 |         1.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                            | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                            | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                4 |              7 |         1.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                                                          |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                              | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                              | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[8]_i_1_n_0                                                                                                                                              | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                             |                3 |              7 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[8]_i_1_n_0                                                                                                                                            | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                               | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                                    | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/SPICR_data_int_reg0                                                                                                                           | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                5 |              8 |         1.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/E[0]                                                                                                                                | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                                    | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                              | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                                                                                | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                            |                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                                                                                | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                               | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                     | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                                                                               | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                             |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/length_cntr[7]_i_1_n_0                                                                                                                                  | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                              |                4 |              8 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                              | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                                                                              | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                               |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                     |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[1]                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                    | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                                                                                                   |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/Bus_RNW_reg_reg_1[0]                                                                                                                          | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                           | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                           |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                           | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                           | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                           | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                           | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                           |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[2]                                                                                                                                                   |                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                            |                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                     |                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                                                                                | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                             |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg[0]                                                                                                           | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |              9 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[0].srl_nx1/gen_pipelined.state_reg[1]                                                                                                |                                                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                        |                                                                                                                                                                                                                                                                       |                5 |              9 |         1.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                                                                           | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                                                                                                                                                           |                2 |              9 |         4.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                          | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                          | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                                                                                  | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                          | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                                                                                  | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                          | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                                                          | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                           | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                    | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/E[0]                                                                                                                                  | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/E[0]                                                                                                                                  | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |                4 |             10 |         2.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                          | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                   |                                                                                                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                          |                                                                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                             | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/E[0]                                                                                                                                  | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/clear                                                                                                                                                              |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                             | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                6 |             12 |         2.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                             | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                5 |             12 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                               | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                2 |             13 |         6.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |             13 |         6.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                4 |             13 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |             13 |         6.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             14 |         2.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                       | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                      | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                       | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                      | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                                                                       |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                |                                                                                                                                                                                                                                                                       |                4 |             14 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                2 |             15 |         7.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                       | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                3 |             15 |         5.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             17 |         2.83 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |         4.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                7 |             19 |         2.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                             |               11 |             19 |         1.73 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                8 |             19 |         2.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                6 |             20 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                6 |             22 |         3.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             24 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |               11 |             24 |         2.18 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                7 |             24 |         3.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                9 |             24 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                8 |             24 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                   | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                    | top_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                 |                8 |             24 |         3.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                9 |             25 |         2.78 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                7 |             25 |         3.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                6 |             25 |         4.17 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                       |                8 |             26 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                8 |             27 |         3.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                7 |             27 |         3.86 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                4 |             27 |         6.75 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                8 |             27 |         3.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                   |                8 |             28 |         3.50 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                   |                9 |             28 |         3.11 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                             |               14 |             29 |         2.07 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                             |               17 |             29 |         1.71 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                             |               13 |             29 |         2.23 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                9 |             30 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                          |                9 |             30 |         3.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                             |                                                                                                                                                                                                                                                                       |                8 |             31 |         3.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |             31 |         4.43 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                       | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                       | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                             |                6 |             32 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                       | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/SR[0]                                                                                                                                                              |               10 |             32 |         3.20 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/store_axi_signal_cmb                                                                                                                          | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_ENHANCED_MD_IPIF_I/I_DECODER/cs_ce_clr                                                                                                                                                |               12 |             32 |         2.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                5 |             32 |         6.40 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                6 |             32 |         5.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                 | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                8 |             35 |         4.38 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_2                                                                                                                             |                                                                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_burst_continue_reg[3]_inv_n_0                                                                                                                  |                                                                                                                                                                                                                                                                       |               13 |             36 |         2.77 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[40].srl_nx1/push                                                                                                           |                                                                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_burst_continue_reg[1]_inv_n_0                                                                                                                  |                                                                                                                                                                                                                                                                       |               19 |             36 |         1.89 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_burst_continue_reg[2]_inv_n_0                                                                                                                  |                                                                                                                                                                                                                                                                       |               13 |             36 |         2.77 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_1                                                                                                                             |                                                                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i_0                                                                                                                             |                                                                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/m_valid_i                                                                                                                               |                                                                                                                                                                                                                                                                       |               10 |             36 |         3.60 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               14 |             36 |         2.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg                                                                                                                             |                                                                                                                                                                                                                                                                       |               28 |             37 |         1.32 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                7 |             37 |         5.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                7 |             37 |         5.29 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___5_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                9 |             39 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                                                                       |                                                                                                                                                                                                                                                                       |                9 |             39 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                       |               12 |             39 |         3.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                                                                       |                                                                                                                                                                                                                                                                       |                7 |             39 |         5.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                9 |             39 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                8 |             39 |         4.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___5_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                8 |             39 |         4.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                9 |             39 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                7 |             39 |         5.57 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                       |                9 |             39 |         4.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                                                                             |                                                                                                                                                                                                                                                                       |               10 |             40 |         4.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |             40 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                |                                                                                                                                                                                                                                                                       |               11 |             41 |         3.73 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                 | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                           |                8 |             41 |         5.12 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                9 |             42 |         4.67 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               14 |             44 |         3.14 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                  | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |               11 |             45 |         4.09 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |               10 |             47 |         4.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |                9 |             47 |         5.22 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |               10 |             47 |         4.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |               14 |             47 |         3.36 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                9 |             47 |         5.22 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                 | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                            |               10 |             47 |         4.70 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |             48 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |               11 |             49 |         4.45 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               13 |             49 |         3.77 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |               12 |             49 |         4.08 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               10 |             49 |         4.90 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                           |               24 |             54 |         2.25 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               18 |             65 |         3.61 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 | top_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                     |                                                                                                                                                                                                                                                                       |                9 |             66 |         7.33 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            | top_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                    |               43 |             81 |         1.88 |
|  top_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |              350 |           1028 |         2.94 |
+--------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


