#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Oct 26 10:58:38 2024
# Process ID: 14340
# Current directory: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1
# Command line: vivado.exe -log openc906_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source openc906_top.tcl
# Log file: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/openc906_top.vds
# Journal file: C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source openc906_top.tcl -notrace
Command: synth_design -top openc906_top -part xc7k325tfbg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31996 
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:239]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:240]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:241]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:242]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:243]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:244]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:245]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:246]
WARNING: [Synth 8-2507] parameter declaration becomes local in tdt_dtm_ctrl with formal parameter declaration list [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:247]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 508.734 ; gain = 157.520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'openc906_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/openc906_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19897]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [C:/Xilinx/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19897]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/.Xil/Vivado-14340-DESKTOP-GBLEEBE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (2#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/.Xil/Vivado-14340-DESKTOP-GBLEEBE/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'soc' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/common/soc.v:20]
INFO: [Synth 8-6157] synthesizing module 'cpu_sub_system_axi' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/common/cpu_sub_system_axi.v:26]
INFO: [Synth 8-6157] synthesizing module 'tr_axi_interconnect' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/common/tr_axi_interconnect.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/common/tr_axi_interconnect.v:340]
INFO: [Synth 8-6157] synthesizing module 'wid_entry' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/common/wid_entry.v:16]
INFO: [Synth 8-6155] done synthesizing module 'wid_entry' (3#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/common/wid_entry.v:16]
INFO: [Synth 8-6157] synthesizing module 'openC906' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/openC906.v:39]
INFO: [Synth 8-6157] synthesizing module 'aq_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/aq_top.v:20]
INFO: [Synth 8-6157] synthesizing module 'aq_core' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/cpu/rtl/aq_core.v:19]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_pcgen' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_pcgen.v:17]
INFO: [Synth 8-6157] synthesizing module 'gated_clk_cell' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v:16]
INFO: [Synth 8-6155] done synthesizing module 'gated_clk_cell' (4#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/clk/rtl/gated_clk_cell.v:16]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_pcgen' (5#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_pcgen.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ctrl' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ctrl.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ctrl' (6#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ctrl.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_icache' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache.v:17]
	Parameter IDLE bound to: 3'b000 
	Parameter WFPA bound to: 3'b100 
	Parameter REQ bound to: 3'b001 
	Parameter INIT bound to: 3'b010 
	Parameter WFC bound to: 3'b011 
	Parameter PF_IDLE bound to: 3'b000 
	Parameter PF_READ bound to: 3'b001 
	Parameter PF_CHK bound to: 3'b010 
	Parameter PF_REQ bound to: 3'b011 
	Parameter PF_WFC0 bound to: 3'b100 
	Parameter PF_WFC1 bound to: 3'b101 
	Parameter PF_WFC2 bound to: 3'b110 
	Parameter PF_WFC3 bound to: 3'b111 
	Parameter IOP_IDLE bound to: 2'b00 
	Parameter IOP_WRTE bound to: 2'b10 
	Parameter IOP_READ bound to: 2'b01 
	Parameter IOP_FLOP bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_icache_tag_array' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache_tag_array.v:17]
	Parameter TAG_INDEX bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_spsram_256x59' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_spsram_256x59.v:17]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 59 - type: integer 
	Parameter WE_WIDTH bound to: 59 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_f_spsram_256x59' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_256x59.v:19]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter WRAP_SIZE_1 bound to: 1 - type: integer 
	Parameter WRAP_SIZE_2 bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_ram' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 8 - type: integer 
	Parameter MEMDEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram' (7#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6157] synthesizing module 'fpga_ram__parameterized0' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 29 - type: integer 
	Parameter ADDRWIDTH bound to: 8 - type: integer 
	Parameter MEMDEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram__parameterized0' (7#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_f_spsram_256x59' (8#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_256x59.v:19]
INFO: [Synth 8-6155] done synthesizing module 'aq_spsram_256x59' (9#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_spsram_256x59.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_icache_tag_array' (10#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache_tag_array.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_icache_data_array' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache_data_array.v:17]
	Parameter DATA_INDEX bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_spsram_2048x32' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_spsram_2048x32.v:17]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter WE_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_f_spsram_2048x32' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_2048x32.v:19]
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter WRAP_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_ram__parameterized1' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 11 - type: integer 
	Parameter MEMDEPTH bound to: 2048 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram__parameterized1' (10#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_f_spsram_2048x32' (11#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_2048x32.v:19]
INFO: [Synth 8-6155] done synthesizing module 'aq_spsram_2048x32' (12#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_spsram_2048x32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_icache_data_array' (13#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache_data_array.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache.v:1059]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache.v:1211]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_icache' (14#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_icache.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_btb' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_btb.v:17]
	Parameter BTB_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter ENTRY_NUM bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_btb_entry' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_btb_entry.v:17]
	Parameter BTB_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_btb_entry' (15#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_btb_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_btb' (16#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_btb.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ipack' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ipack.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ipack_entry' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ipack_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ipack_entry' (17#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ipack_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ipack' (18#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ipack.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ibuf' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ibuf.v:18]
	Parameter ENTRY_NUM bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ibuf_entry' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ibuf_entry.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ibuf_entry' (19#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ibuf_entry.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ibuf_pop_entry' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ibuf_pop_entry.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ibuf_pop_entry' (20#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ibuf_pop_entry.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ibuf' (21#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ibuf.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_pred' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_pred.v:18]
	Parameter RAS_IDLE bound to: 1'b0 
	Parameter RAS_WAIT bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_pre_decd' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_pre_decd.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_pre_decd' (22#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_pre_decd.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_bht' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_bht.v:17]
	Parameter IDX_WIDTH bound to: 10 - type: integer 
	Parameter HIS_WIDTH bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter BHT_INV_IDLE bound to: 2'b00 
	Parameter BHT_INV_WRTE bound to: 2'b10 
	Parameter BHT_INV_READ bound to: 2'b11 
	Parameter BHT_REF_IDLE bound to: 3'b000 
	Parameter BHT_REF_READ1 bound to: 3'b001 
	Parameter BHT_REF_READ2 bound to: 3'b010 
	Parameter BHT_REF_WRTE bound to: 3'b110 
	Parameter BHT_REF_UPD bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_bht_array' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_bht_array.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_spsram_1024x16' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_spsram_1024x16.v:17]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter WE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_f_spsram_1024x16' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_1024x16.v:15]
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter WRAP_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fpga_ram__parameterized2' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 10 - type: integer 
	Parameter MEMDEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fpga_ram__parameterized2' (22#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/fpga_ram.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_f_spsram_1024x16' (23#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/fpga/rtl/aq_f_spsram_1024x16.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_spsram_1024x16' (24#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_spsram_1024x16.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_bht_array' (25#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_bht_array.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_bht.v:461]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_bht' (26#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_bht.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ras' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ras.v:17]
	Parameter ENTRY_NUM bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_ras_entry' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ras_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ras_entry' (27#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ras_entry.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_ras' (28#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_ras.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_pred.v:678]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_pred' (29#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_pred.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_ifu_vec' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_vec.v:17]
	Parameter RESET bound to: 2'b01 
	Parameter IDLE bound to: 2'b00 
	Parameter HALT bound to: 2'b10 
	Parameter WARM_UP bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_vec.v:182]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_vec' (30#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_vec.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_ifu_top' (31#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/ifu/rtl/aq_ifu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_top.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_decd' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_decd.v:19]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_decd.v:3780]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_decd.v:3800]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_decd.v:3820]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_decd' (32#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_decd.v:19]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_split' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_split.v:18]
	Parameter LSD_IDLE bound to: 1'b0 
	Parameter LSD_SPLIT bound to: 1'b1 
	Parameter AMO_IDLE bound to: 3'b000 
	Parameter AMO_AMO bound to: 3'b001 
	Parameter AMO_LR bound to: 3'b100 
	Parameter AMO_SC bound to: 3'b101 
	Parameter AMO_AQ bound to: 3'b110 
	Parameter CHE_IDLE bound to: 1'b0 
	Parameter CHE_SPLIT bound to: 1'b1 
	Parameter FNC_IDLE bound to: 1'b0 
	Parameter FNC_SPLIT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_split.v:201]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_split.v:649]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_split.v:756]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_split' (33#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_split.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_gpr' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_gpr.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_gpr_gated_reg' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_gpr_gated_reg.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_gpr_gated_reg' (34#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_gpr_gated_reg.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_gpr.v:629]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_gpr.v:706]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_gpr.v:783]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_gpr' (35#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_gpr.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_wbt' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_wbt_entry' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt_entry.v:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt_entry.v:143]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_wbt_entry' (36#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt_entry.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_expand_32' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_expand_32.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_expand_32' (37#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_expand_32.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt.v:845]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt.v:922]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt.v:999]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt.v:1076]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt.v:1154]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_wbt' (38#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_wbt.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_dp' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_dp.v:19]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_dp' (39#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_dp.v:19]
INFO: [Synth 8-6157] synthesizing module 'aq_idu_id_ctrl' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_ctrl.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_id_ctrl' (40#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_id_ctrl.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_idu_top' (41#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/idu/rtl/aq_idu_top.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_split_fp' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_split_fp.v:18]
	Parameter NON_IDLE bound to: 1'b0 
	Parameter NON_SPLIT bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_split_fp.v:157]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_split_fp' (42#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_split_fp.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_ctrl_fp' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_ctrl_fp.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_ctrl_fp' (43#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_ctrl_fp.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_dp_fp' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_dp_fp.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_dp_fp' (44#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_dp_fp.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_gpr_fp' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_gpr_reg_fp' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_reg_fp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_gpr_reg_fp' (45#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_reg_fp.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v:578]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v:654]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_gpr_fp' (46#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_gpr_fp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_wbt' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_vidu_vid_wbt_entry' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_wbt_entry.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_wbt_entry' (47#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_wbt_entry.v:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:768]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:844]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:920]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:1001]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_vid_wbt' (48#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_vid_wbt.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_vidu_top' (49#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vidu/rtl/aq_vidu_top.v:19]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_alu' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_alu.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_alu.v:399]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_alu.v:484]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_alu.v:614]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_alu.v:715]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_alu' (50#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_alu.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_mul' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_mul.v:17]
	Parameter IDLE bound to: 2'b00 
	Parameter SPLIT0 bound to: 2'b01 
	Parameter SPLIT1 bound to: 2'b10 
	Parameter CMPLT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_mul.v:317]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_mul.v:333]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_mul.v:366]
INFO: [Synth 8-6157] synthesizing module 'multiplier_33x33_partial' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/multiplier_33x33_partial.v:15]
	Parameter SRC0_WIDTH bound to: 33 - type: integer 
	Parameter SRC1_WIDTH bound to: 33 - type: integer 
	Parameter DST_WIDTH bound to: 66 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'booth_code_33_bit' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v:17]
	Parameter SRC_WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v:66]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v:83]
INFO: [Synth 8-6155] done synthesizing module 'booth_code_33_bit' (51#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/booth_code_33_bit.v:17]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_33x33_partial' (52#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/multiplier_33x33_partial.v:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_mul.v:542]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_mul' (53#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_mul.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_div' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_div.v:17]
	Parameter IDLE bound to: 3'b000 
	Parameter WFI2 bound to: 3'b001 
	Parameter ALIGN bound to: 3'b010 
	Parameter ITER bound to: 3'b011 
	Parameter CMPLT bound to: 3'b100 
	Parameter WFWB bound to: 3'b101 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_div.v:430]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_div_shift2_kernel' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_div_shift2_kernel.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_div_shift2_kernel.v:156]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_div_shift2_kernel.v:177]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_div_shift2_kernel' (54#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_div_shift2_kernel.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_div' (55#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_div.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_bju' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_bju.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_bju' (56#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_bju.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_iu_addr_gen' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_addr_gen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_addr_gen' (57#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_addr_gen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_iu_top' (58#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/iu/rtl/aq_iu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_vpu_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vdsp/rtl/aq_vpu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_falu_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_falu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_dp' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_dp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_dp' (59#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_dp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_special' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_special.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_special' (60#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_special.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_add' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_add.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_add.v:815]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_add.v:909]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_lop_s1_sb' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_lop_s1_sb.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_lop_s1_sb' (61#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_lop_s1_sb.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_shift_sub_single' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_shift_sub_single.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_shift_sub_single' (62#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_shift_sub_single.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_round' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_round.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_round' (63#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_round.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_shift_sub_h_double' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_shift_sub_h_double.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_shift_sub_h_double' (64#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_shift_sub_h_double.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_add' (65#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_add.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_double_cmp_max' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_cmp_max.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_cmp_max' (66#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_cmp_max.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_double_top' (67#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_double_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fadd_scalar_dp' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_scalar_dp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fadd_scalar_dp' (68#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fadd_scalar_dp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_falu_ctrl' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_falu_ctrl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_falu_ctrl' (69#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_falu_ctrl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_falu_top' (70#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_falu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_double' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_double.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_ftoi_d' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_ftoi_d.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_ftoi_d' (71#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_ftoi_d.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_dtos_d' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_dtos_d.v:18]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_dtos_d' (72#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_dtos_d.v:18]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_xtoh_sh' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_xtoh_sh.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_xtoh_sh' (73#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_xtoh_sh.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_double' (74#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_double.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_scalar_dp' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_scalar_dp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_vdsp_64_bit_ff1' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v:17]
	Parameter BYTE bound to: 8 - type: integer 
	Parameter ELEM bound to: 9 - type: integer 
	Parameter SILEN bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'aq_vdsp_8_bit_ff1' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vdiv/rtl/aq_vdsp_8_bit_ff1.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vdiv/rtl/aq_vdsp_8_bit_ff1.v:44]
INFO: [Synth 8-6155] done synthesizing module 'aq_vdsp_8_bit_ff1' (75#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vdiv/rtl/aq_vdsp_8_bit_ff1.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v:307]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v:325]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v:356]
INFO: [Synth 8-6155] done synthesizing module 'aq_vdsp_64_bit_ff1' (76#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_vdsp_64_bit_ff1.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_left_shift_64' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_left_shift_64.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_left_shift_64.v:153]
INFO: [Synth 8-6155] done synthesizing module 'aq_left_shift_64' (77#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_left_shift_64.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_scalar_dp' (78#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_scalar_dp.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fcnvt_ctrl' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_ctrl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_ctrl' (79#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_ctrl.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_fcnvt_top' (80#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fcnvt_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fspu_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fspu_top.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fspu_top' (81#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfalu/rtl/aq_fspu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_top' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_top.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_double' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_double.v:15]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_special' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_special.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_special' (82#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_special.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_prepare' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_prepare.v:17]
	Parameter FLEN bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_prepare' (83#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_prepare.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_srt' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_srt.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_srt.v:902]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_srt.v:1030]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_srt' (84#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_srt.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_round' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_round.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_round' (85#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_round.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_pack' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_pack.v:17]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_pack.v:243]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_pack.v:435]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_pack' (86#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_pack.v:17]
INFO: [Synth 8-6157] synthesizing module 'aq_fdsu_double_dp' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_double_dp.v:17]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_double_dp' (87#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_double_dp.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_double' (88#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_double.v:15]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_right_shift.v:40]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_right_shift' (89#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_right_shift.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_denorm_shift' (90#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_denorm_shift.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_scalar_dp' (91#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_scalar_dp.v:15]
	Parameter IDLE bound to: 3'b000 
	Parameter WFI2 bound to: 3'b001 
	Parameter ITER bound to: 3'b010 
	Parameter RND bound to: 3'b011 
	Parameter PACK bound to: 3'b100 
	Parameter WFWB bound to: 3'b101 
	Parameter ID0 bound to: 3'b110 
	Parameter ID1 bound to: 3'b111 
	Parameter WB_IDLE bound to: 2'b00 
	Parameter WB_EX2 bound to: 2'b10 
	Parameter WB_CMPLT bound to: 2'b01 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_scalar_ctrl.v:341]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_scalar_ctrl' (92#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_scalar_ctrl.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_fdsu_top' (93#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfdsu/rtl/aq_fdsu_top.v:17]
	Parameter DOUBLE_WIDTH bound to: 64 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter DOUBLE_EXPN bound to: 11 - type: integer 
	Parameter SINGLE_WIDTH bound to: 32 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter SINGLE_EXPN bound to: 8 - type: integer 
	Parameter HALF_WIDTH bound to: 16 - type: integer 
	Parameter HALF_FRAC bound to: 10 - type: integer 
	Parameter HALF_EXPN bound to: 5 - type: integer 
	Parameter BHALF_WIDTH bound to: 16 - type: integer 
	Parameter BHALF_FRAC bound to: 7 - type: integer 
	Parameter BHALF_EXPN bound to: 8 - type: integer 
	Parameter FUNC_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aq_vfmau_ctrl' (94#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_ctrl.v:17]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter DOUBLE_WIDTH bound to: 64 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter DOUBLE_EXPN bound to: 11 - type: integer 
	Parameter SINGLE_WIDTH bound to: 32 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter SINGLE_EXPN bound to: 8 - type: integer 
	Parameter HALF_WIDTH bound to: 16 - type: integer 
	Parameter HALF_FRAC bound to: 10 - type: integer 
	Parameter HALF_EXPN bound to: 5 - type: integer 
	Parameter BF16_WIDTH bound to: 16 - type: integer 
	Parameter BF16_FRAC bound to: 7 - type: integer 
	Parameter BF16_EXPN bound to: 8 - type: integer 
	Parameter FUNC_WIDTH bound to: 20 - type: integer 
	Parameter FPU_WIDTH bound to: 64 - type: integer 
	Parameter BF16_FRAC bound to: 7 - type: integer 
	Parameter F16_FRAC bound to: 10 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter SINGLE_EXPN bound to: 8 - type: integer 
	Parameter DOUBLE_EXPN bound to: 11 - type: integer 
	Parameter FUNC_WIDTH bound to: 10 - type: integer 
	Parameter SRC0_WIDTH bound to: 54 - type: integer 
	Parameter SRC1_WIDTH bound to: 28 - type: integer 
	Parameter DST_WIDTH bound to: 82 - type: integer 
	Parameter SRC_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/booth_code_54_bit.v:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/booth_code_54_bit.v:66]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/booth_code_54_bit.v:83]
INFO: [Synth 8-6155] done synthesizing module 'booth_code_54_bit' (95#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/booth_code_54_bit.v:17]
INFO: [Synth 8-6155] done synthesizing module 'aq_vfmau_multiplier_53x27_partial' (96#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_multiplier_53x27_partial.v:15]
INFO: [Synth 8-6155] done synthesizing module 'aq_vfmau_frac_mult' (97#1) [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_frac_mult.v:17]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter DOUBLE_WIDTH bound to: 64 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter DOUBLE_EXPN bound to: 11 - type: integer 
	Parameter ADD_D_WIDTH bound to: 111 - type: integer 
	Parameter FUNC_WIDTH bound to: 10 - type: integer 
	Parameter SINGLE_WIDTH bound to: 32 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter SINGLE_EXPN bound to: 8 - type: integer 
	Parameter ADD_S_WIDTH bound to: 53 - type: integer 
	Parameter F16_WIDTH bound to: 16 - type: integer 
	Parameter F16_FRAC bound to: 10 - type: integer 
	Parameter F16_EXPN bound to: 5 - type: integer 
	Parameter BF16_WIDTH bound to: 16 - type: integer 
	Parameter BF16_FRAC bound to: 7 - type: integer 
	Parameter BF16_EXPN bound to: 8 - type: integer 
	Parameter DOUBLE_WIDTH bound to: 64 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter DOUBLE_EXPN bound to: 11 - type: integer 
	Parameter ADD_D_WIDTH bound to: 111 - type: integer 
	Parameter SINGLE_WIDTH bound to: 32 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter SINGLE_EXPN bound to: 8 - type: integer 
	Parameter ADD_S_WIDTH bound to: 53 - type: integer 
	Parameter HALF_WIDTH bound to: 16 - type: integer 
	Parameter HALF_FRAC bound to: 10 - type: integer 
	Parameter HALF_EXPN bound to: 5 - type: integer 
	Parameter BF16_WIDTH bound to: 16 - type: integer 
	Parameter BF16_FRAC bound to: 7 - type: integer 
	Parameter BF16_EXPN bound to: 8 - type: integer 
	Parameter TYPE_WIDTH bound to: 48 - type: integer 
	Parameter DOUBLE_SNAN bound to: 47 - type: integer 
	Parameter DOUBLE_QNAN bound to: 46 - type: integer 
	Parameter DOUBLE_INF bound to: 45 - type: integer 
	Parameter DOUBLE_ZERO bound to: 44 - type: integer 
	Parameter DOUBLE_ID bound to: 43 - type: integer 
	Parameter DOUBLE_NORM bound to: 42 - type: integer 
	Parameter SINGLE0_CNAN bound to: 41 - type: integer 
	Parameter SINGLE0_SNAN bound to: 40 - type: integer 
	Parameter SINGLE0_QNAN bound to: 39 - type: integer 
	Parameter SINGLE0_INF bound to: 38 - type: integer 
	Parameter SINGLE0_ZERO bound to: 37 - type: integer 
	Parameter SINGLE0_ID bound to: 36 - type: integer 
	Parameter SINGLE0_NORM bound to: 35 - type: integer 
	Parameter SINGLE1_CNAN bound to: 34 - type: integer 
	Parameter SINGLE1_SNAN bound to: 33 - type: integer 
	Parameter SINGLE1_QNAN bound to: 32 - type: integer 
	Parameter SINGLE1_INF bound to: 31 - type: integer 
	Parameter SINGLE1_ZERO bound to: 30 - type: integer 
	Parameter SINGLE1_ID bound to: 29 - type: integer 
	Parameter SINGLE1_NORM bound to: 28 - type: integer 
	Parameter HALF0_CNAN bound to: 27 - type: integer 
	Parameter HALF0_SNAN bound to: 26 - type: integer 
	Parameter HALF0_QNAN bound to: 25 - type: integer 
	Parameter HALF0_INF bound to: 24 - type: integer 
	Parameter HALF0_ZERO bound to: 23 - type: integer 
	Parameter HALF0_ID bound to: 22 - type: integer 
	Parameter HALF0_NORM bound to: 21 - type: integer 
	Parameter HALF1_CNAN bound to: 20 - type: integer 
	Parameter HALF1_SNAN bound to: 19 - type: integer 
	Parameter HALF1_QNAN bound to: 18 - type: integer 
	Parameter HALF1_INF bound to: 17 - type: integer 
	Parameter HALF1_ZERO bound to: 16 - type: integer 
	Parameter HALF1_ID bound to: 15 - type: integer 
	Parameter HALF1_NORM bound to: 14 - type: integer 
	Parameter HALF2_CNAN bound to: 13 - type: integer 
	Parameter HALF2_SNAN bound to: 12 - type: integer 
	Parameter HALF2_QNAN bound to: 11 - type: integer 
	Parameter HALF2_INF bound to: 10 - type: integer 
	Parameter HALF2_ZERO bound to: 9 - type: integer 
	Parameter HALF2_ID bound to: 8 - type: integer 
	Parameter HALF2_NORM bound to: 7 - type: integer 
	Parameter HALF3_CNAN bound to: 6 - type: integer 
	Parameter HALF3_SNAN bound to: 5 - type: integer 
	Parameter HALF3_QNAN bound to: 4 - type: integer 
	Parameter HALF3_INF bound to: 3 - type: integer 
	Parameter HALF3_ZERO bound to: 2 - type: integer 
	Parameter HALF3_ID bound to: 1 - type: integer 
	Parameter HALF3_NORM bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 111 - type: integer 
	Parameter DOUBLE_FRAC bound to: 52 - type: integer 
	Parameter SINGLE_FRAC bound to: 23 - type: integer 
	Parameter DATA_WIDTH bound to: 111 - type: integer 
	Parameter DATA_WIDTH_D bound to: 111 - type: integer 
	Parameter DATA_WIDTH_S bound to: 53 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/vfmau/rtl/aq_vfmau_lza_double.v:95]
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter SSEG_IDLE bound to: 4'b0000 
	Parameter SSEG_EXPT_IDLE bound to: 4'b1000 
	Parameter SSEG_MERGE bound to: 4'b1001 
	Parameter SSEG_WB bound to: 4'b1010 
	Parameter SSEG_FWD_DATA_PRE bound to: 4'b1100 
	Parameter SSEG_FWD bound to: 4'b1101 
	Parameter SSEG_WAIT bound to: 4'b1110 
	Parameter SSEG_EXPT bound to: 4'b1111 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_vtb.v:863]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_vtb.v:907]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_vtb.v:974]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_vlsu_vtb.v:1015]
	Parameter FLEN bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter VREG bound to: 7 - type: integer 
	Parameter GP_BASE bound to: 8 - type: integer 
	Parameter GP_WIDTH bound to: 4 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter FLEN bound to: 64 - type: integer 
	Parameter SILEN bound to: 32 - type: integer 
	Parameter VREG bound to: 7 - type: integer 
	Parameter GP_WIDTH bound to: 4 - type: integer 
	Parameter FLEN bound to: 64 - type: integer 
	Parameter SILEN bound to: 32 - type: integer 
	Parameter VREG bound to: 6 - type: integer 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter UNALIGN_IDLE bound to: 1'b0 
	Parameter UNALIGN_SECD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v:1089]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v:1140]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v:1234]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v:1307]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v:1324]
WARNING: [Synth 8-6014] Unused sequential element ag_req_buffer_lmul_reg was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v:859]
	Parameter PADDR bound to: 40 - type: integer 
	Parameter D_TAG_TAG_LEN bound to: 28 - type: integer 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter IDLE bound to: 2'b00 
	Parameter DCS bound to: 2'b01 
	Parameter FRZ bound to: 2'b10 
	Parameter REPLY bound to: 2'b11 
	Parameter ST bound to: 0 - type: integer 
	Parameter SIGN bound to: 1 - type: integer 
	Parameter SIZE_0 bound to: 2 - type: integer 
	Parameter SIZE_1 bound to: 3 - type: integer 
	Parameter FFLS bound to: 10 - type: integer 
	Parameter FVLS bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_dc.v:1371]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_dc.v:1843]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_dc.v:2069]
	Parameter PADDR bound to: 40 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter RDL_PF bound to: 0 - type: integer 
	Parameter RDL_LD bound to: 1 - type: integer 
	Parameter RDL_AIDX_0 bound to: 2 - type: integer 
	Parameter RDL_AIDX_1 bound to: 3 - type: integer 
	Parameter RDL_VIDX_0 bound to: 4 - type: integer 
	Parameter RDL_VIDX_1 bound to: 5 - type: integer 
	Parameter RDL_PA_6 bound to: 6 - type: integer 
	Parameter RDL_PA_11 bound to: 11 - type: integer 
	Parameter RDL_PA_12 bound to: 12 - type: integer 
	Parameter RDL_PA_39 bound to: 39 - type: integer 
	Parameter RDL_AHIT bound to: 40 - type: integer 
	Parameter RDL_WAY_0 bound to: 41 - type: integer 
	Parameter RDL_WAY_3 bound to: 44 - type: integer 
	Parameter RDL_CA bound to: 45 - type: integer 
	Parameter RDL_PFB_ID bound to: 46 - type: integer 
	Parameter RDL_WIDTH bound to: 51 - type: integer 
	Parameter BUS_ADDR_0 bound to: 0 - type: integer 
	Parameter BUS_ADDR_4 bound to: 4 - type: integer 
	Parameter BUS_ADDR_5 bound to: 5 - type: integer 
	Parameter BUS_ADDR_39 bound to: 39 - type: integer 
	Parameter BUS_PROT_0 bound to: 40 - type: integer 
	Parameter BUS_PROT_2 bound to: 42 - type: integer 
	Parameter BUS_CACHE_0 bound to: 43 - type: integer 
	Parameter BUS_CACHE_1 bound to: 44 - type: integer 
	Parameter BUS_CACHE_3 bound to: 46 - type: integer 
	Parameter BUS_LEN_0 bound to: 47 - type: integer 
	Parameter BUS_LEN_1 bound to: 48 - type: integer 
	Parameter BUS_SIZE_0 bound to: 49 - type: integer 
	Parameter BUS_SIZE_2 bound to: 51 - type: integer 
	Parameter BUS_LD bound to: 52 - type: integer 
	Parameter BUS_AHIT bound to: 53 - type: integer 
	Parameter BUS_USER bound to: 54 - type: integer 
	Parameter BUS_WIDTH bound to: 55 - type: integer 
	Parameter REF_IDX_0 bound to: 0 - type: integer 
	Parameter REF_IDX_5 bound to: 5 - type: integer 
	Parameter REF_IDX_6 bound to: 6 - type: integer 
	Parameter REF_IDX_7 bound to: 7 - type: integer 
	Parameter REF_TAG_0 bound to: 8 - type: integer 
	Parameter REF_TAG_27 bound to: 35 - type: integer 
	Parameter REF_FIFO_0 bound to: 36 - type: integer 
	Parameter REF_FIFO_1 bound to: 37 - type: integer 
	Parameter REF_FIFO_2 bound to: 38 - type: integer 
	Parameter REF_FIFO_3 bound to: 39 - type: integer 
	Parameter REF_CNT_0 bound to: 40 - type: integer 
	Parameter REF_CNT_1 bound to: 41 - type: integer 
	Parameter REF_OFF_0 bound to: 42 - type: integer 
	Parameter REF_OFF_1 bound to: 43 - type: integer 
	Parameter REF_EN bound to: 44 - type: integer 
	Parameter REF_WIDTH bound to: 45 - type: integer 
	Parameter VLD_SEW_0 bound to: 0 - type: integer 
	Parameter VLD_SEW_1 bound to: 1 - type: integer 
	Parameter VLD_ESIZE_0 bound to: 2 - type: integer 
	Parameter VLD_ESIZE_1 bound to: 3 - type: integer 
	Parameter VLD_FUNC_0 bound to: 4 - type: integer 
	Parameter VLD_FUNC_7 bound to: 11 - type: integer 
	Parameter VLD_VL bound to: 12 - type: integer 
	Parameter VLD_VL_0 bound to: 13 - type: integer 
	Parameter VLD_VL_6 bound to: 19 - type: integer 
	Parameter VLD_SPLIT bound to: 20 - type: integer 
	Parameter VLD_WIDTH bound to: 21 - type: integer 
	Parameter ST_ID_0 bound to: 0 - type: integer 
	Parameter ST_ID_1 bound to: 1 - type: integer 
	Parameter ST_ERR bound to: 2 - type: integer 
	Parameter ST_FIFO_0 bound to: 3 - type: integer 
	Parameter ST_FIFO_3 bound to: 6 - type: integer 
	Parameter ST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_lfb.v:803]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_lfb.v:892]
	Parameter PADDR bound to: 40 - type: integer 
	Parameter CA bound to: 0 - type: integer 
	Parameter SO bound to: 1 - type: integer 
	Parameter BUF bound to: 2 - type: integer 
	Parameter LFB_IDLE bound to: 3'b000 
	Parameter LFB_WRDL bound to: 3'b001 
	Parameter LFB_RDL bound to: 3'b010 
	Parameter LFB_RBUS bound to: 3'b011 
	Parameter LFB_REF_1 bound to: 3'b100 
	Parameter LFB_REF_2 bound to: 3'b101 
	Parameter LFB_REF_3 bound to: 3'b110 
	Parameter LFB_REF_4 bound to: 3'b111 
	Parameter RDL_WIDTH bound to: 51 - type: integer 
	Parameter REF_WIDTH bound to: 45 - type: integer 
	Parameter BUS_WIDTH bound to: 55 - type: integer 
	Parameter VLD_WIDTH bound to: 21 - type: integer 
	Parameter ST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_lfb_entry.v:347]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter CA bound to: 0 - type: integer 
	Parameter SO bound to: 1 - type: integer 
	Parameter MERGE_IDLE bound to: 3'b000 
	Parameter MERGE_FIRST bound to: 3'b001 
	Parameter MERGE_SECND bound to: 3'b010 
	Parameter MERGE_ABORT bound to: 3'b011 
	Parameter MERGE_WFC bound to: 3'b100 
	Parameter BURST_WFR0 bound to: 4'b0000 
	Parameter BURST_WFR1 bound to: 4'b0001 
	Parameter BURST_WFR2 bound to: 4'b0010 
	Parameter BURST_WFR3 bound to: 4'b0011 
	Parameter BURST_DATA0 bound to: 4'b0100 
	Parameter BURST_DATA1 bound to: 4'b0101 
	Parameter BURST_DATA2 bound to: 4'b0110 
	Parameter BURST_DATA3 bound to: 4'b0111 
	Parameter BURST_EMPTY1 bound to: 4'b1001 
	Parameter BURST_EMPTY2 bound to: 4'b1010 
	Parameter BURST_EMPTY3 bound to: 4'b1011 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_stb.v:693]
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter CA bound to: 0 - type: integer 
	Parameter SO bound to: 1 - type: integer 
	Parameter BUF bound to: 2 - type: integer 
	Parameter STB_IDLE bound to: 4'b0000 
	Parameter STB_WLFB bound to: 4'b0001 
	Parameter STB_WCA bound to: 4'b0010 
	Parameter STB_MERGE bound to: 4'b0011 
	Parameter STB_WBUS bound to: 4'b0100 
	Parameter STB_WFC bound to: 4'b0101 
	Parameter STB_RDL bound to: 4'b0110 
	Parameter STB_WRDL bound to: 4'b0111 
	Parameter STB_FWD bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_stb_entry.v:546]
	Parameter D_TAG_TAG_LEN bound to: 28 - type: integer 
	Parameter RDL_IDLE bound to: 4'b0000 
	Parameter RDL_DIRTY_RD bound to: 4'b0001 
	Parameter RDL_DIRTY_UPDT bound to: 4'b0010 
	Parameter RDL_TAG_RD bound to: 4'b0011 
	Parameter RDL_TAG_UPDT bound to: 4'b0100 
	Parameter RDL_CHECK bound to: 4'b0101 
	Parameter RDL_INV bound to: 4'b0110 
	Parameter RDL_ACHECK bound to: 4'b0111 
	Parameter RDL_DATA_RD_0 bound to: 4'b1000 
	Parameter RDL_DATA_RD_1 bound to: 4'b1001 
	Parameter RDL_DATA_RD_2 bound to: 4'b1010 
	Parameter RDL_DATA_RD_3 bound to: 4'b1011 
	Parameter RDL_WVB bound to: 4'b1100 
	Parameter RDL_LAST bound to: 4'b1101 
	Parameter D_TAG_INDEX_LEN bound to: 6 - type: integer 
	Parameter D_TAG_TAG_LEN bound to: 28 - type: integer 
	Parameter ICC_IDLE bound to: 5'b00000 
	Parameter ICC_DIRTY_RD bound to: 5'b00001 
	Parameter ICC_DIRTY_WEN bound to: 5'b00010 
	Parameter ICC_CHECK bound to: 5'b00011 
	Parameter ICC_TAG_RD_W0 bound to: 5'b00100 
	Parameter ICC_TAG_RD_W1 bound to: 5'b00101 
	Parameter ICC_TAG_RD_W2 bound to: 5'b00110 
	Parameter ICC_TAG_RD_W3 bound to: 5'b00111 
	Parameter ICC_TAG_WEN_W0 bound to: 5'b01000 
	Parameter ICC_TAG_WEN_W1 bound to: 5'b01001 
	Parameter ICC_TAG_WEN_W2 bound to: 5'b01010 
	Parameter ICC_TAG_WEN_W3 bound to: 5'b01011 
	Parameter ICC_WFVB_W0 bound to: 5'b01100 
	Parameter ICC_WFVB_W1 bound to: 5'b01101 
	Parameter ICC_WFVB_W2 bound to: 5'b01110 
	Parameter ICC_WFVB_W3 bound to: 5'b01111 
	Parameter ICC_DATA_W0 bound to: 5'b10000 
	Parameter ICC_DATA_W1 bound to: 5'b10001 
	Parameter ICC_DATA_W2 bound to: 5'b10010 
	Parameter ICC_DATA_W3 bound to: 5'b10011 
	Parameter ICC_TAG_WT bound to: 5'b10100 
	Parameter ICC_INV_ALL bound to: 5'b10101 
	Parameter ICC_CLR_VB bound to: 5'b10110 
	Parameter ICC_DCA bound to: 5'b10111 
	Parameter ICC_DCA_WB bound to: 5'b11000 
	Parameter ALL bound to: 2'b00 
	Parameter SETWAY bound to: 2'b01 
	Parameter VA bound to: 2'b10 
	Parameter VB_IDLE bound to: 4'b0000 
	Parameter VB_BUS_REQ bound to: 4'b0001 
	Parameter VB_BUS_WFC bound to: 4'b0010 
	Parameter VB_ALIAS_REQ bound to: 4'b0011 
	Parameter VB_ALIAS_WFC bound to: 4'b0100 
	Parameter VB_DATA_0 bound to: 4'b1000 
	Parameter VB_DATA_1 bound to: 4'b1001 
	Parameter VB_DATA_2 bound to: 4'b1010 
	Parameter VB_DATA_3 bound to: 4'b1011 
	Parameter D_TAG_TAG_LEN bound to: 28 - type: integer 
	Parameter D_TAG_INDEX_LEN bound to: 6 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 58 - type: integer 
	Parameter WE_WIDTH bound to: 58 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 58 - type: integer 
	Parameter WRAP_SIZE bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 6 - type: integer 
	Parameter MEMDEPTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter WE_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter WRAP_SIZE bound to: 1 - type: integer 
	Parameter DATAWIDTH bound to: 1 - type: integer 
	Parameter ADDRWIDTH bound to: 7 - type: integer 
	Parameter MEMDEPTH bound to: 128 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter WE_WIDTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter WRAP_SIZE bound to: 1 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter WB bound to: 0 - type: integer 
	Parameter VIRT_0 bound to: 1 - type: integer 
	Parameter VIRT_1 bound to: 2 - type: integer 
	Parameter PRIV_0 bound to: 3 - type: integer 
	Parameter PRIV_1 bound to: 4 - type: integer 
	Parameter ADDR_0 bound to: 5 - type: integer 
	Parameter ADDR_33 bound to: 38 - type: integer 
	Parameter PFB_WIDTH bound to: 39 - type: integer 
	Parameter NUM bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element PRIO_MATRIX_GEN[0].unused_reg[0] was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_prio.v:44]
WARNING: [Synth 8-6014] Unused sequential element PRIO_MATRIX_GEN[1].unused_reg[1] was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_prio.v:44]
WARNING: [Synth 8-6014] Unused sequential element PRIO_MATRIX_GEN[2].unused_reg[2] was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_prio.v:44]
WARNING: [Synth 8-6014] Unused sequential element PRIO_MATRIX_GEN[3].unused_reg[3] was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_prio.v:44]
WARNING: [Synth 8-6014] Unused sequential element PRIO_MATRIX_GEN[4].unused_reg[4] was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_prio.v:44]
	Parameter PADDR bound to: 40 - type: integer 
	Parameter PF_IDLE bound to: 4'b0000 
	Parameter PF_CALS bound to: 4'b0011 
	Parameter PF_CHKS bound to: 4'b0101 
	Parameter PF_INIT bound to: 4'b1000 
	Parameter PF_REQ bound to: 4'b1001 
	Parameter PF_SUSP bound to: 4'b1010 
	Parameter PF_EVICT bound to: 4'b1011 
	Parameter PFB_WIDTH bound to: 39 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter BYTE bound to: 6'b000001 
	Parameter HALF bound to: 6'b000010 
	Parameter WORD bound to: 6'b000100 
	Parameter DWORD bound to: 6'b001000 
	Parameter QWORD bound to: 6'b010000 
	Parameter EWORD bound to: 6'b100000 
	Parameter AMR_IDLE bound to: 3'b000 
	Parameter AMR_MISS_WAIT bound to: 3'b001 
	Parameter AMR_CALS bound to: 3'b101 
	Parameter AMR_CHCK bound to: 3'b110 
	Parameter AMR_FUNC bound to: 3'b111 
	Parameter PTW_IDLE bound to: 2'b00 
	Parameter PTW_REQ_DCACHE bound to: 2'b01 
	Parameter PTW_WAIT_DATA bound to: 2'b10 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter LM_OPEN bound to: 1'b0 
	Parameter LM_EXCL bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_lm.v:127]
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter DWORD bound to: 2'b11 
	Parameter IDLE bound to: 3'b000 
	Parameter ADDR_CHK bound to: 3'b001 
	Parameter DATA_CHK bound to: 3'b010 
	Parameter WAIT_DATA bound to: 3'b011 
	Parameter WAIT_PIPE bound to: 3'b100 
	Parameter WAIT_CMPLT bound to: 3'b101 
	Parameter MVENDORID bound to: 12'b111100010001 
	Parameter MARCHID bound to: 12'b111100010010 
	Parameter MIMPID bound to: 12'b111100010011 
	Parameter MHARTID bound to: 12'b111100010100 
	Parameter MSTATUS bound to: 12'b001100000000 
	Parameter MISA bound to: 12'b001100000001 
	Parameter MEDELEG bound to: 12'b001100000010 
	Parameter MIDELEG bound to: 12'b001100000011 
	Parameter MIE bound to: 12'b001100000100 
	Parameter MTVEC bound to: 12'b001100000101 
	Parameter MCNTEN bound to: 12'b001100000110 
	Parameter MSCRATCH bound to: 12'b001101000000 
	Parameter MEPC bound to: 12'b001101000001 
	Parameter MCAUSE bound to: 12'b001101000010 
	Parameter MTVAL bound to: 12'b001101000011 
	Parameter MIP bound to: 12'b001101000100 
	Parameter PMPCFG0 bound to: 12'b001110100000 
	Parameter PMPCFG2 bound to: 12'b001110100010 
	Parameter PMPADDR0 bound to: 12'b001110110000 
	Parameter PMPADDR1 bound to: 12'b001110110001 
	Parameter PMPADDR2 bound to: 12'b001110110010 
	Parameter PMPADDR3 bound to: 12'b001110110011 
	Parameter PMPADDR4 bound to: 12'b001110110100 
	Parameter PMPADDR5 bound to: 12'b001110110101 
	Parameter PMPADDR6 bound to: 12'b001110110110 
	Parameter PMPADDR7 bound to: 12'b001110110111 
	Parameter PMPADDR8 bound to: 12'b001110111000 
	Parameter PMPADDR9 bound to: 12'b001110111001 
	Parameter PMPADDR10 bound to: 12'b001110111010 
	Parameter PMPADDR11 bound to: 12'b001110111011 
	Parameter PMPADDR12 bound to: 12'b001110111100 
	Parameter PMPADDR13 bound to: 12'b001110111101 
	Parameter PMPADDR14 bound to: 12'b001110111110 
	Parameter PMPADDR15 bound to: 12'b001110111111 
	Parameter MCYCLE bound to: 12'b101100000000 
	Parameter MINSTRET bound to: 12'b101100000010 
	Parameter MHPMCNT3 bound to: 12'b101100000011 
	Parameter MHPMCNT4 bound to: 12'b101100000100 
	Parameter MHPMCNT5 bound to: 12'b101100000101 
	Parameter MHPMCNT6 bound to: 12'b101100000110 
	Parameter MHPMCNT7 bound to: 12'b101100000111 
	Parameter MHPMCNT8 bound to: 12'b101100001000 
	Parameter MHPMCNT9 bound to: 12'b101100001001 
	Parameter MHPMCNT10 bound to: 12'b101100001010 
	Parameter MHPMCNT11 bound to: 12'b101100001011 
	Parameter MHPMCNT12 bound to: 12'b101100001100 
	Parameter MHPMCNT13 bound to: 12'b101100001101 
	Parameter MHPMCNT14 bound to: 12'b101100001110 
	Parameter MHPMCNT15 bound to: 12'b101100001111 
	Parameter MHPMCNT16 bound to: 12'b101100010000 
	Parameter MHPMCNT17 bound to: 12'b101100010001 
	Parameter MHPMCNT18 bound to: 12'b101100010010 
	Parameter MHPMCNT19 bound to: 12'b101100010011 
	Parameter MHPMCNT20 bound to: 12'b101100010100 
	Parameter MHPMCNT21 bound to: 12'b101100010101 
	Parameter MHPMCNT22 bound to: 12'b101100010110 
	Parameter MHPMCNT23 bound to: 12'b101100010111 
	Parameter MHPMCNT24 bound to: 12'b101100011000 
	Parameter MHPMCNT25 bound to: 12'b101100011001 
	Parameter MHPMCNT26 bound to: 12'b101100011010 
	Parameter MHPMCNT27 bound to: 12'b101100011011 
	Parameter MHPMCNT28 bound to: 12'b101100011100 
	Parameter MHPMCNT29 bound to: 12'b101100011101 
	Parameter MHPMCNT30 bound to: 12'b101100011110 
	Parameter MHPMCNT31 bound to: 12'b101100011111 
	Parameter MHPMCR bound to: 12'b011111110000 
	Parameter MHPMSP bound to: 12'b011111110001 
	Parameter MHPMEP bound to: 12'b011111110010 
	Parameter MCNTIHBT bound to: 12'b001100100000 
	Parameter MHPMEVT3 bound to: 12'b001100100011 
	Parameter MHPMEVT4 bound to: 12'b001100100100 
	Parameter MHPMEVT5 bound to: 12'b001100100101 
	Parameter MHPMEVT6 bound to: 12'b001100100110 
	Parameter MHPMEVT7 bound to: 12'b001100100111 
	Parameter MHPMEVT8 bound to: 12'b001100101000 
	Parameter MHPMEVT9 bound to: 12'b001100101001 
	Parameter MHPMEVT10 bound to: 12'b001100101010 
	Parameter MHPMEVT11 bound to: 12'b001100101011 
	Parameter MHPMEVT12 bound to: 12'b001100101100 
	Parameter MHPMEVT13 bound to: 12'b001100101101 
	Parameter MHPMEVT14 bound to: 12'b001100101110 
	Parameter MHPMEVT15 bound to: 12'b001100101111 
	Parameter MHPMEVT16 bound to: 12'b001100110000 
	Parameter MHPMEVT17 bound to: 12'b001100110001 
	Parameter MHPMEVT18 bound to: 12'b001100110010 
	Parameter MHPMEVT19 bound to: 12'b001100110011 
	Parameter MHPMEVT20 bound to: 12'b001100110100 
	Parameter MHPMEVT21 bound to: 12'b001100110101 
	Parameter MHPMEVT22 bound to: 12'b001100110110 
	Parameter MHPMEVT23 bound to: 12'b001100110111 
	Parameter MHPMEVT24 bound to: 12'b001100111000 
	Parameter MHPMEVT25 bound to: 12'b001100111001 
	Parameter MHPMEVT26 bound to: 12'b001100111010 
	Parameter MHPMEVT27 bound to: 12'b001100111011 
	Parameter MHPMEVT28 bound to: 12'b001100111100 
	Parameter MHPMEVT29 bound to: 12'b001100111101 
	Parameter MHPMEVT30 bound to: 12'b001100111110 
	Parameter MHPMEVT31 bound to: 12'b001100111111 
	Parameter SSTATUS bound to: 12'b000100000000 
	Parameter SIE bound to: 12'b000100000100 
	Parameter STVEC bound to: 12'b000100000101 
	Parameter SCNTEN bound to: 12'b000100000110 
	Parameter SSCRATCH bound to: 12'b000101000000 
	Parameter SEPC bound to: 12'b000101000001 
	Parameter SCAUSE bound to: 12'b000101000010 
	Parameter STVAL bound to: 12'b000101000011 
	Parameter SIP bound to: 12'b000101000100 
	Parameter SATP bound to: 12'b000110000000 
	Parameter FFLAGS bound to: 12'b000000000001 
	Parameter FRM bound to: 12'b000000000010 
	Parameter FCSR bound to: 12'b000000000011 
	Parameter VSTART bound to: 12'b000000001000 
	Parameter VXSAT bound to: 12'b000000001001 
	Parameter VXRM bound to: 12'b000000001010 
	Parameter VL bound to: 12'b110000100000 
	Parameter VTYPE bound to: 12'b110000100001 
	Parameter VLENB bound to: 12'b110000100010 
	Parameter CYCLE bound to: 12'b110000000000 
	Parameter TIME bound to: 12'b110000000001 
	Parameter INSTRET bound to: 12'b110000000010 
	Parameter HPMCNT3 bound to: 12'b110000000011 
	Parameter HPMCNT4 bound to: 12'b110000000100 
	Parameter HPMCNT5 bound to: 12'b110000000101 
	Parameter HPMCNT6 bound to: 12'b110000000110 
	Parameter HPMCNT7 bound to: 12'b110000000111 
	Parameter HPMCNT8 bound to: 12'b110000001000 
	Parameter HPMCNT9 bound to: 12'b110000001001 
	Parameter HPMCNT10 bound to: 12'b110000001010 
	Parameter HPMCNT11 bound to: 12'b110000001011 
	Parameter HPMCNT12 bound to: 12'b110000001100 
	Parameter HPMCNT13 bound to: 12'b110000001101 
	Parameter HPMCNT14 bound to: 12'b110000001110 
	Parameter HPMCNT15 bound to: 12'b110000001111 
	Parameter HPMCNT16 bound to: 12'b110000010000 
	Parameter HPMCNT17 bound to: 12'b110000010001 
	Parameter HPMCNT18 bound to: 12'b110000010010 
	Parameter HPMCNT19 bound to: 12'b110000010011 
	Parameter HPMCNT20 bound to: 12'b110000010100 
	Parameter HPMCNT21 bound to: 12'b110000010101 
	Parameter HPMCNT22 bound to: 12'b110000010110 
	Parameter HPMCNT23 bound to: 12'b110000010111 
	Parameter HPMCNT24 bound to: 12'b110000011000 
	Parameter HPMCNT25 bound to: 12'b110000011001 
	Parameter HPMCNT26 bound to: 12'b110000011010 
	Parameter HPMCNT27 bound to: 12'b110000011011 
	Parameter HPMCNT28 bound to: 12'b110000011100 
	Parameter HPMCNT29 bound to: 12'b110000011101 
	Parameter HPMCNT30 bound to: 12'b110000011110 
	Parameter HPMCNT31 bound to: 12'b110000011111 
	Parameter DCSR bound to: 12'b011110110000 
	Parameter DPC bound to: 12'b011110110001 
	Parameter DSCRATCH0 bound to: 12'b011110110010 
	Parameter DSCRATCH1 bound to: 12'b011110110011 
	Parameter TSELECT bound to: 12'b011110100000 
	Parameter TDATA1 bound to: 12'b011110100001 
	Parameter TDATA2 bound to: 12'b011110100010 
	Parameter TDATA3 bound to: 12'b011110100011 
	Parameter TINFO bound to: 12'b011110100100 
	Parameter TCONTROL bound to: 12'b011110100101 
	Parameter MCONTEXT bound to: 12'b011110101000 
	Parameter SCONTEXT bound to: 12'b011110101010 
	Parameter MXSTATUS bound to: 12'b011111000000 
	Parameter MHCR bound to: 12'b011111000001 
	Parameter MCOR bound to: 12'b011111000010 
	Parameter MCCR2 bound to: 12'b011111000011 
	Parameter MCER2 bound to: 12'b011111000100 
	Parameter MHINT bound to: 12'b011111000101 
	Parameter MRMR bound to: 12'b011111000110 
	Parameter MRVBR bound to: 12'b011111000111 
	Parameter MCER bound to: 12'b011111001000 
	Parameter MCNTWEN bound to: 12'b011111001001 
	Parameter MCNTINTEN bound to: 12'b011111001010 
	Parameter MCNTOF bound to: 12'b011111001011 
	Parameter MHINT2 bound to: 12'b011111001100 
	Parameter MHINT3 bound to: 12'b011111001101 
	Parameter MHINT4 bound to: 12'b011111001110 
	Parameter MCINS bound to: 12'b011111010010 
	Parameter MCINDEX bound to: 12'b011111010011 
	Parameter MCDATA0 bound to: 12'b011111010100 
	Parameter MCDATA1 bound to: 12'b011111010101 
	Parameter MEICR bound to: 12'b011111010110 
	Parameter MEICR2 bound to: 12'b011111010111 
	Parameter MCPUID bound to: 12'b111111000000 
	Parameter MAPBADDR bound to: 12'b111111000001 
	Parameter MHALTCAUSE bound to: 12'b111111100000 
	Parameter MDBGINFO bound to: 12'b111111100001 
	Parameter MPCFIFO bound to: 12'b111111100010 
	Parameter SXSTATUS bound to: 12'b010111000000 
	Parameter SHCR bound to: 12'b010111000001 
	Parameter SCER2 bound to: 12'b010111000010 
	Parameter SCER bound to: 12'b010111000011 
	Parameter SCNTINTEN bound to: 12'b010111000100 
	Parameter SCNTOF bound to: 12'b010111000101 
	Parameter SHINT bound to: 12'b010111000110 
	Parameter SHINT2 bound to: 12'b010111000111 
	Parameter SCNTIHBT bound to: 12'b010111001000 
	Parameter SHPMCR bound to: 12'b010111001001 
	Parameter SHPMSP bound to: 12'b010111001010 
	Parameter SHPMEP bound to: 12'b010111001011 
	Parameter SCYCLE bound to: 12'b010111100000 
	Parameter SINSTRET bound to: 12'b010111100010 
	Parameter SHPMCNT3 bound to: 12'b010111100011 
	Parameter SHPMCNT4 bound to: 12'b010111100100 
	Parameter SHPMCNT5 bound to: 12'b010111100101 
	Parameter SHPMCNT6 bound to: 12'b010111100110 
	Parameter SHPMCNT7 bound to: 12'b010111100111 
	Parameter SHPMCNT8 bound to: 12'b010111101000 
	Parameter SHPMCNT9 bound to: 12'b010111101001 
	Parameter SHPMCNT10 bound to: 12'b010111101010 
	Parameter SHPMCNT11 bound to: 12'b010111101011 
	Parameter SHPMCNT12 bound to: 12'b010111101100 
	Parameter SHPMCNT13 bound to: 12'b010111101101 
	Parameter SHPMCNT14 bound to: 12'b010111101110 
	Parameter SHPMCNT15 bound to: 12'b010111101111 
	Parameter SHPMCNT16 bound to: 12'b010111110000 
	Parameter SHPMCNT17 bound to: 12'b010111110001 
	Parameter SHPMCNT18 bound to: 12'b010111110010 
	Parameter SHPMCNT19 bound to: 12'b010111110011 
	Parameter SHPMCNT20 bound to: 12'b010111110100 
	Parameter SHPMCNT21 bound to: 12'b010111110101 
	Parameter SHPMCNT22 bound to: 12'b010111110110 
	Parameter SHPMCNT23 bound to: 12'b010111110111 
	Parameter SHPMCNT24 bound to: 12'b010111111000 
	Parameter SHPMCNT25 bound to: 12'b010111111001 
	Parameter SHPMCNT26 bound to: 12'b010111111010 
	Parameter SHPMCNT27 bound to: 12'b010111111011 
	Parameter SHPMCNT28 bound to: 12'b010111111100 
	Parameter SHPMCNT29 bound to: 12'b010111111101 
	Parameter SHPMCNT30 bound to: 12'b010111111110 
	Parameter SHPMCNT31 bound to: 12'b010111111111 
	Parameter SMIR bound to: 12'b100111000000 
	Parameter SMEL bound to: 12'b100111000001 
	Parameter SMEH bound to: 12'b100111000010 
	Parameter SMCIR bound to: 12'b100111000011 
	Parameter FXCR bound to: 12'b100000000000 
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 14 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/cp0/rtl/aq_cp0_hpcp_csr.v:226]
	Parameter IDLE bound to: 2'b00 
	Parameter WAIT bound to: 2'b01 
	Parameter LPMD bound to: 2'b10 
	Parameter RST_IDLE bound to: 2'b00 
	Parameter RST_WFC bound to: 2'b01 
	Parameter RST_DONE bound to: 2'b10 
	Parameter NOP bound to: 2'b00 
	Parameter DCHE bound to: 2'b01 
	Parameter ICHE bound to: 2'b10 
	Parameter ALL bound to: 2'b00 
	Parameter SW bound to: 2'b01 
	Parameter VA bound to: 2'b10 
	Parameter PA bound to: 2'b11 
	Parameter INV bound to: 2'b01 
	Parameter CLN bound to: 2'b10 
	Parameter CI bound to: 2'b11 
	Parameter FNC_IDLE bound to: 3'b000 
	Parameter FNC_FENC bound to: 3'b001 
	Parameter FNC_CDCA bound to: 3'b010 
	Parameter FNC_CMMU bound to: 3'b011 
	Parameter FNC_IICA bound to: 3'b100 
	Parameter FNC_CMPLT bound to: 3'b101 
	Parameter CBUS_ALU_SEL bound to: 7'b1000000 
	Parameter CBUS_MUL_SEL bound to: 7'b0100000 
	Parameter CBUS_BJU_SEL bound to: 7'b0010000 
	Parameter CBUS_DIV_SEL bound to: 7'b0001000 
	Parameter CBUS_LSU_SEL bound to: 7'b0000100 
	Parameter CBUS_CP0_SEL bound to: 7'b0000010 
	Parameter CBUS_VEC_SEL bound to: 7'b0000001 
	Parameter FLUSH_IDLE bound to: 3'b000 
	Parameter FLUSH_FE bound to: 3'b001 
	Parameter FLUSH_WAIT bound to: 3'b100 
	Parameter FLUSH_BE bound to: 3'b010 
	Parameter FLUSH_FE_BE bound to: 3'b011 
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 15 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter VPN_PERLEL bound to: 9 - type: integer 
	Parameter ENTRY_NUM bound to: 10 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WFG bound to: 2'b01 
	Parameter WFC bound to: 2'b10 
	Parameter ABT bound to: 2'b11 
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 15 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter PTE_LEVEL bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_plru.v:181]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_utlb.v:930]
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 16 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
	Parameter MIR_NUM bound to: 2'b00 
	Parameter MEL_NUM bound to: 2'b01 
	Parameter MEH_NUM bound to: 2'b10 
	Parameter MCIR_NUM bound to: 2'b11 
	Parameter SMIR bound to: 12'b100111000000 
	Parameter SMEL bound to: 12'b100111000001 
	Parameter SMEH bound to: 12'b100111000010 
	Parameter SMCIR bound to: 12'b100111000011 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_regs.v:608]
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
	Parameter FLG_WIDTH bound to: 16 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter TAG_WIDTH bound to: 48 - type: integer 
	Parameter DATA_WIDTH bound to: 44 - type: integer 
	Parameter PIDLE bound to: 2'b00 
	Parameter PWFG bound to: 2'b01 
	Parameter PWFC bound to: 2'b11 
	Parameter RIDLE bound to: 2'b00 
	Parameter RWFG bound to: 2'b01 
	Parameter RWFC bound to: 2'b11 
	Parameter WIIDLE bound to: 2'b00 
	Parameter WIWFG bound to: 2'b01 
	Parameter WIWFC bound to: 2'b11 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRWFG bound to: 2'b10 
	Parameter WRTAG bound to: 2'b01 
	Parameter WRWFC bound to: 2'b11 
	Parameter IASID_IDLE bound to: 3'b000 
	Parameter IASID_RD bound to: 3'b001 
	Parameter IASID_WFC bound to: 3'b010 
	Parameter IASID_WT bound to: 3'b011 
	Parameter IASID_NWT bound to: 3'b100 
	Parameter IASID_FIN bound to: 3'b101 
	Parameter IALL_IDLE bound to: 2'b00 
	Parameter IALL_WFC bound to: 2'b01 
	Parameter IALL_FIN bound to: 2'b11 
	Parameter IVA_IDLE bound to: 4'b0000 
	Parameter IVA_4K_RD bound to: 4'b0010 
	Parameter IVA_4K_CMP bound to: 4'b0011 
	Parameter IVA_4K_WR bound to: 4'b0100 
	Parameter IVA_4K_WT bound to: 4'b0101 
	Parameter IVA_2M_RD bound to: 4'b0110 
	Parameter IVA_2M_CMP bound to: 4'b0111 
	Parameter IVA_2M_WR bound to: 4'b1000 
	Parameter IVA_2M_WT bound to: 4'b1001 
	Parameter IVA_1G_RD bound to: 4'b1010 
	Parameter IVA_1G_CMP bound to: 4'b1011 
	Parameter IVA_1G_WR bound to: 4'b1100 
	Parameter IVA_1G_WT bound to: 4'b1101 
	Parameter IVA_CMPLT bound to: 4'b1110 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_tlboper.v:527]
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 16 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
	Parameter TAG_WIDTH bound to: 48 - type: integer 
	Parameter DATA_WIDTH bound to: 44 - type: integer 
	Parameter ARB_IDLE bound to: 2'b00 
	Parameter ARB_IUTLB bound to: 2'b01 
	Parameter ARB_DUTLB bound to: 2'b10 
	Parameter READ_IDLE bound to: 2'b00 
	Parameter READ_4K bound to: 2'b01 
	Parameter READ_2M bound to: 2'b11 
	Parameter READ_1G bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/mmu/rtl/aq_mmu_arb.v:437]
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 16 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
	Parameter PTE_LEVEL bound to: 3 - type: integer 
	Parameter VPN_PERLEL bound to: 9 - type: integer 
	Parameter TAG_WIDTH bound to: 48 - type: integer 
	Parameter DATA_WIDTH bound to: 44 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 98 - type: integer 
	Parameter WE_WIDTH bound to: 98 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter WRAP_SIZE_1 bound to: 48 - type: integer 
	Parameter WRAP_SIZE_2 bound to: 2 - type: integer 
	Parameter DATAWIDTH bound to: 48 - type: integer 
	Parameter ADDRWIDTH bound to: 6 - type: integer 
	Parameter MEMDEPTH bound to: 64 - type: integer 
	Parameter DATAWIDTH bound to: 2 - type: integer 
	Parameter ADDRWIDTH bound to: 6 - type: integer 
	Parameter MEMDEPTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 88 - type: integer 
	Parameter WE_WIDTH bound to: 88 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter WRAP_SIZE bound to: 44 - type: integer 
	Parameter DATAWIDTH bound to: 44 - type: integer 
	Parameter ADDRWIDTH bound to: 6 - type: integer 
	Parameter MEMDEPTH bound to: 64 - type: integer 
	Parameter VADDR_WIDTH bound to: 39 - type: integer 
	Parameter PADDR_WIDTH bound to: 40 - type: integer 
	Parameter VPN_WIDTH bound to: 27 - type: integer 
	Parameter PPN_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 16 - type: integer 
	Parameter ASID_WIDTH bound to: 16 - type: integer 
	Parameter PGS_WIDTH bound to: 3 - type: integer 
	Parameter PTE_LEVEL bound to: 3 - type: integer 
	Parameter VPN_PERLEL bound to: 9 - type: integer 
	Parameter TAG_WIDTH bound to: 48 - type: integer 
	Parameter DATA_WIDTH bound to: 44 - type: integer 
	Parameter PTW_IDLE bound to: 5'b00000 
	Parameter PTW_FST_PMP bound to: 5'b00001 
	Parameter PTW_FST_DATA bound to: 5'b00010 
	Parameter PTW_FST_CHK bound to: 5'b00011 
	Parameter PTW_SCD_PMP bound to: 5'b00100 
	Parameter PTW_SCD_DATA bound to: 5'b00101 
	Parameter PTW_SCD_CHK bound to: 5'b00110 
	Parameter PTW_THD_PMP bound to: 5'b00111 
	Parameter PTW_THD_DATA bound to: 5'b01000 
	Parameter PTW_THD_CHK bound to: 5'b01001 
	Parameter PTW_ACC_FLT bound to: 5'b01010 
	Parameter PTW_PGE_FLT bound to: 5'b01011 
	Parameter PTW_DATA_VLD bound to: 5'b01100 
	Parameter PTW_ABT_DATA bound to: 5'b01101 
	Parameter PTW_ABT bound to: 5'b01110 
	Parameter PTW_MACH_PMP bound to: 5'b01111 
	Parameter PTW_1G_PMP1 bound to: 5'b10000 
	Parameter PTW_1G_PMP2 bound to: 5'b10001 
	Parameter PTW_2M_PMP1 bound to: 5'b10010 
	Parameter PTW_2M_PMP2 bound to: 5'b10011 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter FLG_WIDTH bound to: 5 - type: integer 
	Parameter PMPCFG0 bound to: 12'b001110100000 
	Parameter PMPCFG2 bound to: 12'b001110100010 
	Parameter PMPADDR0 bound to: 12'b001110110000 
	Parameter PMPADDR1 bound to: 12'b001110110001 
	Parameter PMPADDR2 bound to: 12'b001110110010 
	Parameter PMPADDR3 bound to: 12'b001110110011 
	Parameter PMPADDR4 bound to: 12'b001110110100 
	Parameter PMPADDR5 bound to: 12'b001110110101 
	Parameter PMPADDR6 bound to: 12'b001110110110 
	Parameter PMPADDR7 bound to: 12'b001110110111 
	Parameter PMPADDR8 bound to: 12'b001110111000 
	Parameter PMPADDR9 bound to: 12'b001110111001 
	Parameter PMPADDR10 bound to: 12'b001110111010 
	Parameter PMPADDR11 bound to: 12'b001110111011 
	Parameter PMPADDR12 bound to: 12'b001110111100 
	Parameter PMPADDR13 bound to: 12'b001110111101 
	Parameter PMPADDR14 bound to: 12'b001110111110 
	Parameter PMPADDR15 bound to: 12'b001110111111 
	Parameter ADDR_WIDTH bound to: 29 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/pmp/rtl/aq_pmp_comp_hit.v:75]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/pmp/rtl/aq_pmp_acc.v:313]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/pmp/rtl/aq_pmp_acc.v:343]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter CANCLE bound to: 0 - type: integer 
	Parameter MATCH bound to: 1 - type: integer 
	Parameter ACTION bound to: 4 - type: integer 
	Parameter ACTION_01 bound to: 5 - type: integer 
	Parameter TIMING bound to: 6 - type: integer 
	Parameter PENDING_HALT bound to: 7 - type: integer 
	Parameter CAUSE bound to: 11 - type: integer 
	Parameter MATCH_TRIGGER bound to: 21 - type: integer 
	Parameter HINFO_WIDTH bound to: 22 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter PRV bound to: 1 - type: integer 
	Parameter STEP bound to: 2 - type: integer 
	Parameter MPRVEN bound to: 4 - type: integer 
	Parameter STOPCOUNT bound to: 10 - type: integer 
	Parameter STEPIE bound to: 11 - type: integer 
	Parameter EBREAKU bound to: 12 - type: integer 
	Parameter EBREAKS bound to: 13 - type: integer 
	Parameter EBREAKM bound to: 15 - type: integer 
	Parameter DATAW bound to: 64 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter PTR_WIDTH bound to: 4 - type: integer 
	Parameter DBG_WIDTH bound to: 64 - type: integer 
	Parameter DBGINFO_RPTR_WIDTH bound to: 2 - type: integer 
	Parameter DBGINFO_READ_WIDTH bound to: 60 - type: integer 
	Parameter DBGINFO_DEPTH bound to: 4 - type: integer 
	Parameter DBG_INFO_WIDTH bound to: 213 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter TRIGGER_NUM bound to: 9 - type: integer 
	Parameter MPTE bound to: 7 - type: integer 
	Parameter MTE bound to: 3 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter TYPE bound to: 63 - type: integer 
	Parameter DMODE bound to: 59 - type: integer 
	Parameter SIZEHI bound to: 22 - type: integer 
	Parameter HIT bound to: 20 - type: integer 
	Parameter SELECT bound to: 19 - type: integer 
	Parameter TIMING bound to: 18 - type: integer 
	Parameter SIZELO bound to: 17 - type: integer 
	Parameter ACTION bound to: 15 - type: integer 
	Parameter CHAIN bound to: 11 - type: integer 
	Parameter MATCH bound to: 10 - type: integer 
	Parameter M bound to: 6 - type: integer 
	Parameter S bound to: 4 - type: integer 
	Parameter U bound to: 3 - type: integer 
	Parameter EXECUTE bound to: 2 - type: integer 
	Parameter STORE bound to: 1 - type: integer 
	Parameter LOAD bound to: 0 - type: integer 
	Parameter MVALUE bound to: 63 - type: integer 
	Parameter MSELECT bound to: 50 - type: integer 
	Parameter SVALUE bound to: 35 - type: integer 
	Parameter SSELECT bound to: 1 - type: integer 
	Parameter MTE bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_mcontrol.v:862]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_mcontrol.v:908]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_mcontrol.v:958]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_mcontrol.v:1051]
	Parameter XLEN bound to: 64 - type: integer 
	Parameter TYPE bound to: 63 - type: integer 
	Parameter DMODE bound to: 59 - type: integer 
	Parameter COUNT bound to: 23 - type: integer 
	Parameter ICONUT_HIT bound to: 24 - type: integer 
	Parameter I_E_TRIGGER_HIT bound to: 58 - type: integer 
	Parameter M bound to: 9 - type: integer 
	Parameter S bound to: 7 - type: integer 
	Parameter U bound to: 6 - type: integer 
	Parameter ACTION bound to: 5 - type: integer 
	Parameter MVALUE bound to: 63 - type: integer 
	Parameter MSELECT bound to: 50 - type: integer 
	Parameter SVALUE bound to: 35 - type: integer 
	Parameter SSELECT bound to: 1 - type: integer 
	Parameter MTE bound to: 3 - type: integer 
	Parameter XLEN bound to: 64 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter PULSE bound to: 2'b01 
	Parameter HAVE_RESET bound to: 2'b10 
	Parameter PENDING bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_cdc.v:371]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/dtu/rtl/aq_dtu_cdc.v:498]
	Parameter HPMCNT_NUM bound to: 42 - type: integer 
	Parameter HPMEVT_WIDTH bound to: 6 - type: integer 
	Parameter MCNTINHBT bound to: 12'b001100100000 
	Parameter MCNTWEN bound to: 12'b011111001001 
	Parameter MCNTINTEN bound to: 12'b011111001010 
	Parameter MCNTOF bound to: 12'b011111001011 
	Parameter MHPMCR bound to: 12'b011111110000 
	Parameter MHPMSP bound to: 12'b011111110001 
	Parameter MHPMEP bound to: 12'b011111110010 
	Parameter MHPMEVT3 bound to: 12'b001100100011 
	Parameter MHPMEVT4 bound to: 12'b001100100100 
	Parameter MHPMEVT5 bound to: 12'b001100100101 
	Parameter MHPMEVT6 bound to: 12'b001100100110 
	Parameter MHPMEVT7 bound to: 12'b001100100111 
	Parameter MHPMEVT8 bound to: 12'b001100101000 
	Parameter MHPMEVT9 bound to: 12'b001100101001 
	Parameter MHPMEVT10 bound to: 12'b001100101010 
	Parameter MHPMEVT11 bound to: 12'b001100101011 
	Parameter MHPMEVT12 bound to: 12'b001100101100 
	Parameter MHPMEVT13 bound to: 12'b001100101101 
	Parameter MHPMEVT14 bound to: 12'b001100101110 
	Parameter MHPMEVT15 bound to: 12'b001100101111 
	Parameter MHPMEVT16 bound to: 12'b001100110000 
	Parameter MHPMEVT17 bound to: 12'b001100110001 
	Parameter MHPMEVT18 bound to: 12'b001100110010 
	Parameter MHPMEVT19 bound to: 12'b001100110011 
	Parameter MHPMEVT20 bound to: 12'b001100110100 
	Parameter MHPMEVT21 bound to: 12'b001100110101 
	Parameter MHPMEVT22 bound to: 12'b001100110110 
	Parameter MHPMEVT23 bound to: 12'b001100110111 
	Parameter MHPMEVT24 bound to: 12'b001100111000 
	Parameter MHPMEVT25 bound to: 12'b001100111001 
	Parameter MHPMEVT26 bound to: 12'b001100111010 
	Parameter MHPMEVT27 bound to: 12'b001100111011 
	Parameter MHPMEVT28 bound to: 12'b001100111100 
	Parameter MHPMEVT29 bound to: 12'b001100111101 
	Parameter MHPMEVT30 bound to: 12'b001100111110 
	Parameter MHPMEVT31 bound to: 12'b001100111111 
	Parameter MCYCLE bound to: 12'b101100000000 
	Parameter MINSTRET bound to: 12'b101100000010 
	Parameter MHPMCNT3 bound to: 12'b101100000011 
	Parameter MHPMCNT4 bound to: 12'b101100000100 
	Parameter MHPMCNT5 bound to: 12'b101100000101 
	Parameter MHPMCNT6 bound to: 12'b101100000110 
	Parameter MHPMCNT7 bound to: 12'b101100000111 
	Parameter MHPMCNT8 bound to: 12'b101100001000 
	Parameter MHPMCNT9 bound to: 12'b101100001001 
	Parameter MHPMCNT10 bound to: 12'b101100001010 
	Parameter MHPMCNT11 bound to: 12'b101100001011 
	Parameter MHPMCNT12 bound to: 12'b101100001100 
	Parameter MHPMCNT13 bound to: 12'b101100001101 
	Parameter MHPMCNT14 bound to: 12'b101100001110 
	Parameter MHPMCNT15 bound to: 12'b101100001111 
	Parameter MHPMCNT16 bound to: 12'b101100010000 
	Parameter MHPMCNT17 bound to: 12'b101100010001 
	Parameter MHPMCNT18 bound to: 12'b101100010010 
	Parameter MHPMCNT19 bound to: 12'b101100010011 
	Parameter MHPMCNT20 bound to: 12'b101100010100 
	Parameter MHPMCNT21 bound to: 12'b101100010101 
	Parameter MHPMCNT22 bound to: 12'b101100010110 
	Parameter MHPMCNT23 bound to: 12'b101100010111 
	Parameter MHPMCNT24 bound to: 12'b101100011000 
	Parameter MHPMCNT25 bound to: 12'b101100011001 
	Parameter MHPMCNT26 bound to: 12'b101100011010 
	Parameter MHPMCNT27 bound to: 12'b101100011011 
	Parameter MHPMCNT28 bound to: 12'b101100011100 
	Parameter MHPMCNT29 bound to: 12'b101100011101 
	Parameter MHPMCNT30 bound to: 12'b101100011110 
	Parameter MHPMCNT31 bound to: 12'b101100011111 
	Parameter SCNTINTEN bound to: 12'b010111000100 
	Parameter SCNTOF bound to: 12'b010111000101 
	Parameter SCNTINHBT bound to: 12'b010111001000 
	Parameter SHPMCR bound to: 12'b010111001001 
	Parameter SHPMSP bound to: 12'b010111001010 
	Parameter SHPMEP bound to: 12'b010111001011 
	Parameter SCYCLE bound to: 12'b010111100000 
	Parameter SINSTRET bound to: 12'b010111100010 
	Parameter SHPMCNT3 bound to: 12'b010111100011 
	Parameter SHPMCNT4 bound to: 12'b010111100100 
	Parameter SHPMCNT5 bound to: 12'b010111100101 
	Parameter SHPMCNT6 bound to: 12'b010111100110 
	Parameter SHPMCNT7 bound to: 12'b010111100111 
	Parameter SHPMCNT8 bound to: 12'b010111101000 
	Parameter SHPMCNT9 bound to: 12'b010111101001 
	Parameter SHPMCNT10 bound to: 12'b010111101010 
	Parameter SHPMCNT11 bound to: 12'b010111101011 
	Parameter SHPMCNT12 bound to: 12'b010111101100 
	Parameter SHPMCNT13 bound to: 12'b010111101101 
	Parameter SHPMCNT14 bound to: 12'b010111101110 
	Parameter SHPMCNT15 bound to: 12'b010111101111 
	Parameter SHPMCNT16 bound to: 12'b010111110000 
	Parameter SHPMCNT17 bound to: 12'b010111110001 
	Parameter SHPMCNT18 bound to: 12'b010111110010 
	Parameter SHPMCNT19 bound to: 12'b010111110011 
	Parameter SHPMCNT20 bound to: 12'b010111110100 
	Parameter SHPMCNT21 bound to: 12'b010111110101 
	Parameter SHPMCNT22 bound to: 12'b010111110110 
	Parameter SHPMCNT23 bound to: 12'b010111110111 
	Parameter SHPMCNT24 bound to: 12'b010111111000 
	Parameter SHPMCNT25 bound to: 12'b010111111001 
	Parameter SHPMCNT26 bound to: 12'b010111111010 
	Parameter SHPMCNT27 bound to: 12'b010111111011 
	Parameter SHPMCNT28 bound to: 12'b010111111100 
	Parameter SHPMCNT29 bound to: 12'b010111111101 
	Parameter SHPMCNT30 bound to: 12'b010111111110 
	Parameter SHPMCNT31 bound to: 12'b010111111111 
	Parameter CYCLE bound to: 12'b110000000000 
	Parameter TIME bound to: 12'b110000000001 
	Parameter INSTRET bound to: 12'b110000000010 
	Parameter HPMCNT3 bound to: 12'b110000000011 
	Parameter HPMCNT4 bound to: 12'b110000000100 
	Parameter HPMCNT5 bound to: 12'b110000000101 
	Parameter HPMCNT6 bound to: 12'b110000000110 
	Parameter HPMCNT7 bound to: 12'b110000000111 
	Parameter HPMCNT8 bound to: 12'b110000001000 
	Parameter HPMCNT9 bound to: 12'b110000001001 
	Parameter HPMCNT10 bound to: 12'b110000001010 
	Parameter HPMCNT11 bound to: 12'b110000001011 
	Parameter HPMCNT12 bound to: 12'b110000001100 
	Parameter HPMCNT13 bound to: 12'b110000001101 
	Parameter HPMCNT14 bound to: 12'b110000001110 
	Parameter HPMCNT15 bound to: 12'b110000001111 
	Parameter HPMCNT16 bound to: 12'b110000010000 
	Parameter HPMCNT17 bound to: 12'b110000010001 
	Parameter HPMCNT18 bound to: 12'b110000010010 
	Parameter HPMCNT19 bound to: 12'b110000010011 
	Parameter HPMCNT20 bound to: 12'b110000010100 
	Parameter HPMCNT21 bound to: 12'b110000010101 
	Parameter HPMCNT22 bound to: 12'b110000010110 
	Parameter HPMCNT23 bound to: 12'b110000010111 
	Parameter HPMCNT24 bound to: 12'b110000011000 
	Parameter HPMCNT25 bound to: 12'b110000011001 
	Parameter HPMCNT26 bound to: 12'b110000011010 
	Parameter HPMCNT27 bound to: 12'b110000011011 
	Parameter HPMCNT28 bound to: 12'b110000011100 
	Parameter HPMCNT29 bound to: 12'b110000011101 
	Parameter HPMCNT30 bound to: 12'b110000011110 
	Parameter HPMCNT31 bound to: 12'b110000011111 
	Parameter HPMCNT_NUM bound to: 42 - type: integer 
	Parameter HPMEVT_WIDTH bound to: 6 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter DEPTH bound to: 16 - type: integer 
	Parameter PADDR bound to: 40 - type: integer 
	Parameter ADDRW bound to: 40 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WDATA bound to: 2'b01 
	Parameter REQ bound to: 2'b10 
	Parameter PEND bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/biu/rtl/aq_biu_apbif.v:211]
	Parameter TDT_NEXT_DM_BA bound to: 0 - type: integer 
	Parameter APB_AW bound to: 12 - type: integer 
	Parameter CORE_NUM bound to: 1 - type: integer 
	Parameter EXTHALTTRI_NUM bound to: 4 - type: integer 
	Parameter EXTRESUMETRI_NUM bound to: 4 - type: integer 
	Parameter PB_SIZE bound to: 4 - type: integer 
	Parameter IMP_EBREAK bound to: 1'b1 
	Parameter CORE_MAX_XLEN bound to: 64 - type: integer 
	Parameter NEXTDM_BASEADDR bound to: 0 - type: integer 
	Parameter SBAW bound to: 40 - type: integer 
	Parameter ALLCORE_NSCRATCH bound to: 4'b0010 
	Parameter ALLCORE_ISA bound to: 4'b0000 
	Parameter CORE_NUM_W bound to: 1 - type: integer 
	Parameter OFFSET_DATA0 bound to: 10'b0000000100 
	Parameter OFFSET_DATA1 bound to: 10'b0000000101 
	Parameter OFFSET_DATA2 bound to: 10'b0000000110 
	Parameter OFFSET_DATA3 bound to: 10'b0000000111 
	Parameter OFFSET_DATA4 bound to: 10'b0000001000 
	Parameter OFFSET_DATA5 bound to: 10'b0000001001 
	Parameter OFFSET_DATA6 bound to: 10'b0000001010 
	Parameter OFFSET_DATA7 bound to: 10'b0000001011 
	Parameter OFFSET_DATA8 bound to: 10'b0000001100 
	Parameter OFFSET_DATA9 bound to: 10'b0000001101 
	Parameter OFFSET_DATA10 bound to: 10'b0000001110 
	Parameter OFFSET_DATA11 bound to: 10'b0000001111 
	Parameter OFFSET_DMCONTROL bound to: 10'b0000010000 
	Parameter OFFSET_DMSTATUS bound to: 10'b0000010001 
	Parameter OFFSET_HARTINFO bound to: 10'b0000010010 
	Parameter OFFSET_HAWINDOW bound to: 10'b0000010101 
	Parameter OFFSET_ABSTRACTCS bound to: 10'b0000010110 
	Parameter OFFSET_COMMAND bound to: 10'b0000010111 
	Parameter OFFSET_ABSTRACTAUTO bound to: 10'b0000011000 
	Parameter OFFSET_NEXTDM bound to: 10'b0000011101 
	Parameter OFFSET_PB0 bound to: 10'b0000100000 
	Parameter OFFSET_PB1 bound to: 10'b0000100001 
	Parameter OFFSET_PB2 bound to: 10'b0000100010 
	Parameter OFFSET_PB3 bound to: 10'b0000100011 
	Parameter OFFSET_PB4 bound to: 10'b0000100100 
	Parameter OFFSET_PB5 bound to: 10'b0000100101 
	Parameter OFFSET_PB6 bound to: 10'b0000100110 
	Parameter OFFSET_PB7 bound to: 10'b0000100111 
	Parameter OFFSET_PB8 bound to: 10'b0000101000 
	Parameter OFFSET_PB9 bound to: 10'b0000101001 
	Parameter OFFSET_PB10 bound to: 10'b0000101010 
	Parameter OFFSET_PB11 bound to: 10'b0000101011 
	Parameter OFFSET_PB12 bound to: 10'b0000101100 
	Parameter OFFSET_PB13 bound to: 10'b0000101101 
	Parameter OFFSET_PB14 bound to: 10'b0000101110 
	Parameter OFFSET_PB15 bound to: 10'b0000101111 
	Parameter OFFSET_DMCS2 bound to: 10'b0000110010 
	Parameter OFFSET_SBCS bound to: 10'b0000111000 
	Parameter OFFSET_SBADDR0 bound to: 10'b0000111001 
	Parameter OFFSET_SBADDR1 bound to: 10'b0000111010 
	Parameter OFFSET_SBDATA0 bound to: 10'b0000111100 
	Parameter OFFSET_SBDATA1 bound to: 10'b0000111101 
	Parameter OFFSET_SBDATA2 bound to: 10'b0000111110 
	Parameter OFFSET_SBDATA3 bound to: 10'b0000111111 
	Parameter OFFSET_HARTSUM0 bound to: 10'b0001000000 
	Parameter OFFSET_ITR bound to: 10'b0000011111 
	Parameter OFFSET_CUSCS bound to: 10'b0001110000 
	Parameter OFFSET_CUSCMD bound to: 10'b0001110001 
	Parameter OFFSET_CUSBUF0 bound to: 10'b0001110010 
	Parameter OFFSET_CUSBUF1 bound to: 10'b0001110011 
	Parameter OFFSET_CUSBUF2 bound to: 10'b0001110100 
	Parameter OFFSET_CUSBUF3 bound to: 10'b0001110101 
	Parameter OFFSET_CUSBUF4 bound to: 10'b0001110110 
	Parameter OFFSET_CUSBUF5 bound to: 10'b0001110111 
	Parameter OFFSET_CUSBUF6 bound to: 10'b0001111000 
	Parameter OFFSET_CUSBUF7 bound to: 10'b0001111001 
	Parameter OFFSET_COMPID bound to: 10'b0001111111 
	Parameter TDT_DM_THEAD_JEP106_ID bound to: 12'b101101101111 
	Parameter TDT_DM_VERSION bound to: 4'b0010 
	Parameter TDT_DM_COMP_TYPE bound to: 12'b000000000000 
	Parameter TDT_DM_COMP_VERSION bound to: 8'b00000001 
	Parameter TDT_DM_RV_DSCR0_ADDR bound to: 12'b011110110010 
	Parameter TDT_DM_RV_DSCR1_ADDR bound to: 12'b011110110011 
	Parameter TDT_DM_RV_SYSTEM_OPCODE bound to: 7'b1110011 
	Parameter TDT_DM_RV_CSRRW_FUNC3 bound to: 3'b001 
	Parameter TDT_DM_RV_CSRRC_FUNC3 bound to: 3'b011 
	Parameter TDT_DM_RV_ZERO_GPR bound to: 5'b00000 
	Parameter TDT_DM_RV_EBREAK bound to: 1048691 - type: integer 
	Parameter TDT_DM_RV_CEBREAK bound to: 36866 - type: integer 
	Parameter REGACC_IDLE bound to: 4'b0000 
	Parameter REGACC_WDSC0 bound to: 4'b0001 
	Parameter REGACC_RDSC0 bound to: 4'b0010 
	Parameter REGACC_X6_2_DSC1 bound to: 4'b0011 
	Parameter REGACC_DSC1_2_X6 bound to: 4'b0100 
	Parameter REGACC_DSC0_2_G bound to: 4'b0101 
	Parameter REGACC_G_2_DSC0 bound to: 4'b0110 
	Parameter REGACC_C_2_X6 bound to: 4'b0111 
	Parameter REGACC_X6_2_C bound to: 4'b1000 
	Parameter REGACC_X6_2_DSC0 bound to: 4'b1001 
	Parameter REGACC_DSC0_2_X6 bound to: 4'b1010 
	Parameter SYNC_NUM bound to: 2 - type: integer 
	Parameter SYNC_NUM bound to: 2 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 40 - type: integer 
	Parameter ADD_ALIAN_BITS bound to: 16 - type: integer 
	Parameter ADD_ALIAN_W bound to: 4 - type: integer 
	Parameter MSIP0 bound to: 16'b0000000000000000 
	Parameter MSIP1 bound to: 16'b0000000000000100 
	Parameter MSIP2 bound to: 16'b0000000000001000 
	Parameter MSIP3 bound to: 16'b0000000000001100 
	Parameter MTIMECMP0 bound to: 16'b0100000000000000 
	Parameter MTIMECMPH0 bound to: 16'b0100000000000100 
	Parameter MTIMECMP1 bound to: 16'b0100000000001000 
	Parameter MTIMECMPH1 bound to: 16'b0100000000001100 
	Parameter MTIMECMP2 bound to: 16'b0100000000010000 
	Parameter MTIMECMPH2 bound to: 16'b0100000000010100 
	Parameter MTIMECMP3 bound to: 16'b0100000000011000 
	Parameter MTIMECMPH3 bound to: 16'b0100000000011100 
	Parameter SSIP0 bound to: 16'b1100000000000000 
	Parameter SSIP1 bound to: 16'b1100000000000100 
	Parameter SSIP2 bound to: 16'b1100000000001000 
	Parameter SSIP3 bound to: 16'b1100000000001100 
	Parameter STIMECMP0 bound to: 16'b1101000000000000 
	Parameter STIMECMPH0 bound to: 16'b1101000000000100 
	Parameter STIMECMP1 bound to: 16'b1101000000001000 
	Parameter STIMECMPH1 bound to: 16'b1101000000001100 
	Parameter STIMECMP2 bound to: 16'b1101000000010000 
	Parameter STIMECMPH2 bound to: 16'b1101000000010100 
	Parameter STIMECMP3 bound to: 16'b1101000000011000 
	Parameter STIMECMPH3 bound to: 16'b1101000000011100 
	Parameter INT_NUM bound to: 256 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter HART_NUM bound to: 5'b00001 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter MAX_HART_NUM bound to: 32 - type: integer 
	Parameter CORE_ID bound to: 2 - type: integer 
	Parameter SLV_NUM bound to: 5 - type: integer 
	Parameter INT_NUM bound to: 256 - type: integer 
	Parameter ECH_RD bound to: 32 - type: integer 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
	Parameter INT_NUM bound to: 256 - type: integer 
	Parameter ECH_RD bound to: 32 - type: integer 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter RD_NUM bound to: 8 - type: integer 
	Parameter CLOG_BIT bound to: 3 - type: integer 
	Parameter RD_BIT bound to: 3 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter ARBTRATE bound to: 2'b01 
	Parameter ARB_DELAY bound to: 2'b10 
	Parameter WRITE_CLAIM bound to: 2'b11 
	Parameter ADD_NUM bound to: 768 - type: integer 
	Parameter ADD_RD_WITH bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v:215]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
WARNING: [Synth 8-6104] Input port 'a' has an internal driver [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/plic_arb_ctrl.v:64]
	Parameter PRIO_BIT bound to: 6 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter INT_NUM bound to: 1024 - type: integer 
	Parameter SEL_NUM bound to: 4 - type: integer 
	Parameter ECH_RD bound to: 32 - type: integer 
	Parameter ROUND_WIDTH bound to: 5 - type: integer 
	Parameter ROUND bound to: 32 - type: integer 
	Parameter SEL_BIT bound to: 5 - type: integer 
	Parameter SEL_NUM bound to: 32 - type: integer 
	Parameter DATA bound to: 10 - type: integer 
	Parameter SEL_BIT bound to: 5 - type: integer 
	Parameter SEL_NUM bound to: 32 - type: integer 
	Parameter DATA bound to: 6 - type: integer 
	Parameter SEL_BIT bound to: 5 - type: integer 
	Parameter SEL_NUM bound to: 32 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter PRIO_BIT bound to: 6 - type: integer 
	Parameter SEL_NUM bound to: 9 - type: integer 
	Parameter SEL_BIT bound to: 4 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter PRIO_BIT bound to: 6 - type: integer 
	Parameter PRIO_NUM bound to: 64 - type: integer 
	Parameter INT_INFO bound to: 16 - type: integer 
	Parameter DATA bound to: 9 - type: integer 
	Parameter SEL bound to: 64 - type: integer 
	Parameter SEL_BIT bound to: 6 - type: integer 
	Parameter DATA bound to: 10 - type: integer 
	Parameter SEL bound to: 9 - type: integer 
	Parameter SEL_BIT bound to: 4 - type: integer 
	Parameter ADDR bound to: 27 - type: integer 
	Parameter SLAVE bound to: 5 - type: integer 
	Parameter FLOP bound to: 1 - type: integer 
	Parameter SLV_DIV_TMP bound to: 1 - type: integer 
	Parameter SLV_LEFT bound to: 1 - type: integer 
	Parameter SLV_DIV bound to: 2 - type: integer 
	Parameter INT_NUM bound to: 256 - type: integer 
	Parameter MAX_HART_NUM bound to: 32 - type: integer 
	Parameter HART_NUM bound to: 5'b00001 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter IE_ADDR bound to: 13 - type: integer 
	Parameter ICT_ADDR bound to: 18 - type: integer 
	Parameter HART_CT_DIV_TMP bound to: 0 - type: integer 
	Parameter CT_LEFT_NUM bound to: 1 - type: integer 
	Parameter HART_CT_DIV bound to: 1 - type: integer 
	Parameter DATA bound to: 1 - type: integer 
	Parameter DATA bound to: 32 - type: integer 
	Parameter DATA bound to: 5 - type: integer 
	Parameter ADDR bound to: 13 - type: integer 
	Parameter SLAVE bound to: 5'b00001 
	Parameter FLOP bound to: 1 - type: integer 
	Parameter SLV_DIV_TMP bound to: 0 - type: integer 
	Parameter SLV_LEFT bound to: 1 - type: integer 
	Parameter SLV_DIV bound to: 1 - type: integer 
	Parameter INT_NUM bound to: 256 - type: integer 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter ID_NUM bound to: 10 - type: integer 
	Parameter ADDR bound to: 12 - type: integer 
	Parameter PRIO_SPLIT1 bound to: 2 - type: integer 
	Parameter RE_INT_NUM bound to: 256 - type: integer 
	Parameter LEFT_INT bound to: 0 - type: integer 
	Parameter PRIO_SLV_NUM bound to: 2 - type: integer 
	Parameter PRIO_SPLIT1_FOR_CMP bound to: 2 - type: integer 
	Parameter FILL_LEFT_INT bound to: 1 - type: integer 
	Parameter PRIO_BIT bound to: 5 - type: integer 
	Parameter SIGNAL_WIDTH bound to: 256 - type: integer 
	Parameter FLOP_NUM bound to: 3 - type: integer 
	Parameter ADDR bound to: 12 - type: integer 
	Parameter SLAVE bound to: 2 - type: integer 
	Parameter FLOP bound to: 1 - type: integer 
	Parameter SLV_DIV_TMP bound to: 0 - type: integer 
	Parameter SLV_LEFT bound to: 2 - type: integer 
	Parameter SLV_DIV bound to: 1 - type: integer 
	Parameter DTM_ABITS bound to: 10 - type: integer 
	Parameter DTM_NDMIREG_WIDTH bound to: 32 - type: integer 
	Parameter DTM_IRREG_WIDTH bound to: 5 - type: integer 
	Parameter DTM_FSM2_RSTCNT bound to: 80 - type: integer 
	Parameter CHAIN_DW bound to: 44 - type: integer 
	Parameter DTM_ABITS bound to: 6'b001010 
	Parameter DTM_NDMIREG_WIDTH bound to: 8'b00100000 
	Parameter DTM_IRREG_WIDTH bound to: 8'b00000101 
	Parameter DTM_FSM2_RSTCNT bound to: 7'b1010000 
	Parameter DTM_DMIREG_WIDTH bound to: 8'b00101011 
	Parameter DTM_DMIREG_ACC_WIDTH bound to: 8'b00100001 
	Parameter DTM_DMIACCREG_WIDTH bound to: 8'b00000001 
	Parameter TAP5_RESET bound to: 4'b0000 
	Parameter TAP5_IDLE bound to: 4'b0001 
	Parameter TAP5_SELECT_DR_SCAN bound to: 4'b0011 
	Parameter TAP5_SELECT_IR_SCAN bound to: 4'b0010 
	Parameter TAP5_CAPTURE_IR bound to: 4'b0110 
	Parameter TAP5_SHIFT_IR bound to: 4'b0100 
	Parameter TAP5_EXIT1_IR bound to: 4'b0101 
	Parameter TAP5_UPDATE_IR bound to: 4'b0111 
	Parameter TAP5_CAPTURE_DR bound to: 4'b1011 
	Parameter TAP5_SHIFT_DR bound to: 4'b1010 
	Parameter TAP5_EXIT1_DR bound to: 4'b1000 
	Parameter TAP5_UPDATE_DR bound to: 4'b1001 
	Parameter TAP5_PAUSE_IR bound to: 4'b1101 
	Parameter TAP5_EXIT2_IR bound to: 4'b1111 
	Parameter TAP5_PAUSE_DR bound to: 4'b1100 
	Parameter TAP5_EXIT2_DR bound to: 4'b1110 
	Parameter TAP2_RESET bound to: 4'b0000 
	Parameter TAP2_START bound to: 4'b0001 
	Parameter TAP2_RW bound to: 4'b0010 
	Parameter TAP2_RS bound to: 4'b0011 
	Parameter TAP2_TRN1 bound to: 4'b0100 
	Parameter TAP2_DATA bound to: 4'b0101 
	Parameter TAP2_SYNC bound to: 4'b0110 
	Parameter TAP2_PARITY bound to: 4'b0111 
	Parameter TAP2_TRN2 bound to: 4'b1000 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/tdt/rtl/debug/tdt_dtm_ctrl.v:124]
	Parameter CHAIN_DW bound to: 44 - type: integer 
	Parameter DTM_IRREG_WIDTH bound to: 5 - type: integer 
	Parameter DTM_ABITS bound to: 10 - type: integer 
	Parameter DTM_NDMIREG_WIDTH bound to: 32 - type: integer 
	Parameter IDCODE bound to: 5'b00001 
	Parameter DMI_ACC bound to: 5'b00010 
	Parameter DTMCS bound to: 5'b10000 
	Parameter DMI bound to: 5'b10001 
	Parameter DTM_DMIREG_WIDTH bound to: 44 - type: integer 
	Parameter DTM_DMIACCREG_WIDTH bound to: 1 - type: integer 
	Parameter DTM_IRREG_WIDTH bound to: 5 - type: integer 
	Parameter DTM_ABITS bound to: 6'b001010 
	Parameter DTM_NDMIREG_WIDTH bound to: 32 - type: integer 
	Parameter CHAIN_DW bound to: 44 - type: integer 
	Parameter IDCODE bound to: 5'b00001 
	Parameter DMI_ACC bound to: 5'b00010 
	Parameter DTMCS bound to: 5'b10000 
	Parameter DMI bound to: 5'b10001 
	Parameter IDCODE_REG_DEFINE bound to: 32'b00010000000000000000101101101111 
	Parameter DTM_VERSION bound to: 4'b0001 
	Parameter IDLE_CYCLE bound to: 3'b111 
	Parameter PADDR_HIGH_WIDTH bound to: 0 - type: integer 
	Parameter PADDR_LOW_WIDTH bound to: 10 - type: integer 
	Parameter DTM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter PADDR_WIDTH bound to: 12 - type: integer 
	Parameter SLAVE_NUM bound to: 1 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter APB_SETUP bound to: 2'b01 
	Parameter APB_ACCESS bound to: 2'b10 
	Parameter SYNC_NUM bound to: 2 - type: integer 
	Parameter SYNC_NUM bound to: 2 - type: integer 
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'x_c906_wrapper'. This will prevent further optimization [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/common/cpu_sub_system_axi.v:195]
	Parameter SRAM_START bound to: 40'b0000000000000000000000000000000000000000 
	Parameter SRAM_END bound to: 40'b0000000000000000111111111111111111111111 
	Parameter ERR1_START bound to: 40'b0000000000000001000000000000000000000000 
	Parameter ERR1_END bound to: 40'b0000000000001111111111111111111111111111 
	Parameter APB_START bound to: 40'b0000000000010000000000000000000000000000 
	Parameter APB_END bound to: 40'b0000000000011111111111111111111111111111 
	Parameter ERR2_START bound to: 40'b0000000000100000000000000000000000000000 
	Parameter ERR2_END bound to: 40'b1111111111111111111111111111111111111111 
	Parameter ENTRY_NUM bound to: 8 - type: integer 
	Parameter NUM bound to: 3 - type: integer 
	Parameter SRAM_START bound to: 40'b0000000000000000000000000000000000000000 
	Parameter SRAM_END bound to: 40'b0000000000000000000000011111111111111111 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter WRITE_RESP bound to: 2'b10 
	Parameter READ bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/axi/axi_slave128.v:216]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/axi/axi_slave128.v:389]
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/axi/axi_slave128.v:426]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter WRAP_WIDTH bound to: 8 - type: integer 
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram0_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram0_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram1_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram1_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram2_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram2_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram3_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram3_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram4_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram4_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram5_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram5_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram6_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram6_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram7_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram7_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram8_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram8_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram9_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram9_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram10_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram10_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram11_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram11_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram12_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram12_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram13_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram13_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram14_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram14_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter INIT_FILE bound to: C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram15_init.txt - type: string 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'C:/OneDrive - zju.edu.cn/Olympus/RISCV/openc906/RAM_init_gen/ram15_init.txt' is read successfully [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/init_ram.v:49]
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter WRAP_WIDTH bound to: 8 - type: integer 
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 15 - type: integer 
	Parameter MEMDEPTH bound to: 32768 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter WRITE bound to: 2'b01 
	Parameter WRITE_RESP bound to: 2'b10 
	Parameter READ bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/axi/axi_err128.v:210]
INFO: [Common 17-14] Message 'Synth 8-226' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element mem_addr_reg was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/axi/axi_err128.v:303]
	Parameter FSM_IDLE bound to: 9'b000000001 
	Parameter RD_AXI bound to: 9'b000000010 
	Parameter WR_AHB bound to: 9'b000000100 
	Parameter WR_LAST_DATA bound to: 9'b000001000 
	Parameter RESP_AXI bound to: 9'b000010000 
	Parameter RD_AHB bound to: 9'b000100000 
	Parameter RD_LAST_DATA bound to: 9'b001000000 
	Parameter WR_AXI bound to: 9'b010000000 
	Parameter WT_DB_WR bound to: 9'b100000000 
	Parameter MEM_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter ADDRWIDTH bound to: 10 - type: integer 
	Parameter MEMDEPTH bound to: 1024 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element hread_ff_reg was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/mem/mem_ctrl.v:183]
	Parameter IDLE bound to: 3'b000 
	Parameter LATCH bound to: 3'b001 
	Parameter W_SELECT bound to: 3'b010 
	Parameter R_SELECT bound to: 3'b011 
	Parameter ENABLE bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/apb/apb_bridge.v:206]
WARNING: [Synth 8-567] referenced signal 'prdata_s8' should be on the sensitivity list [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/apb/apb_bridge.v:413]
	Parameter RBR bound to: 6'b000000 
	Parameter THR bound to: 6'b000000 
	Parameter DLL bound to: 6'b000000 
	Parameter DLH bound to: 6'b000001 
	Parameter IER bound to: 6'b000001 
	Parameter IIR bound to: 6'b000010 
	Parameter LCR bound to: 6'b000011 
	Parameter LSR bound to: 6'b000101 
	Parameter USR bound to: 6'b011111 
	Parameter IDLE bound to: 5'b00001 
	Parameter START bound to: 5'b00010 
	Parameter DATA bound to: 5'b00100 
	Parameter PARITY bound to: 5'b01000 
	Parameter STOP bound to: 5'b10000 
	Parameter IDLE bound to: 6'b000001 
	Parameter START bound to: 6'b000010 
	Parameter DATA bound to: 6'b000100 
	Parameter PARITY bound to: 6'b001000 
	Parameter STOP bound to: 6'b010000 
	Parameter CLECT_SIG bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/common/timer.v:211]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'x_apb'. This will prevent further optimization [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/common/soc.v:734]
WARNING: [Synth 8-3848] Net jclk in module/entity openc906_top does not have driver. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/openc906_top.v:43]
WARNING: [Synth 8-3331] design err_gen has unconnected port hburst_s3[2]
WARNING: [Synth 8-3331] design err_gen has unconnected port hburst_s3[1]
WARNING: [Synth 8-3331] design err_gen has unconnected port hburst_s3[0]
WARNING: [Synth 8-3331] design err_gen has unconnected port hmastlock
WARNING: [Synth 8-3331] design err_gen has unconnected port hprot_s3[3]
WARNING: [Synth 8-3331] design err_gen has unconnected port hprot_s3[2]
WARNING: [Synth 8-3331] design err_gen has unconnected port hprot_s3[1]
WARNING: [Synth 8-3331] design err_gen has unconnected port hprot_s3[0]
WARNING: [Synth 8-3331] design err_gen has unconnected port hsize_s3[2]
WARNING: [Synth 8-3331] design err_gen has unconnected port hsize_s3[1]
WARNING: [Synth 8-3331] design err_gen has unconnected port hsize_s3[0]
WARNING: [Synth 8-3331] design err_gen has unconnected port htrans_s3[1]
WARNING: [Synth 8-3331] design err_gen has unconnected port htrans_s3[0]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[127]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[126]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[125]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[124]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[123]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[122]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[121]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[120]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[119]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[118]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[117]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[116]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[115]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[114]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[113]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[112]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[111]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[110]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[109]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[108]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[107]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[106]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[105]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[104]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[103]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[102]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[101]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[100]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[99]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[98]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[97]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[96]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[95]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[94]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[93]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[92]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[91]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[90]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[89]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[88]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[87]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[86]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[85]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[84]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[83]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[82]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[81]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[80]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[79]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[78]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[77]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[76]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[75]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[74]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[73]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[72]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[71]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[70]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[69]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[68]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[67]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[66]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[65]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[64]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[63]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[62]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[61]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[60]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[59]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[58]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[57]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[56]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[55]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[54]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[53]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[52]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[51]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[50]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[49]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[48]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[47]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[46]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[45]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[44]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[43]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[42]
WARNING: [Synth 8-3331] design err_gen has unconnected port hwdata_s3[41]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1308.840 ; gain = 957.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin x_soc:i_pad_jtg_tclk to constant 0 [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/new/openc906_top.v:63]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1308.840 ; gain = 957.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1308.840 ; gain = 957.625
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tfbg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'sysclk'
Finished Parsing XDC File [c:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'sysclk'
Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:2]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:3]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:4]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:6]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:9]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:11]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:12]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:13]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:14]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:15]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:16]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:18]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:19]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:20]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:21]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:22]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:23]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:24]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:25]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:26]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:27]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:28]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:29]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:30]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:31]
WARNING: [Vivado 12-508] No pins matched 'sysclk/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:32]
WARNING: [Vivado 12-507] No nets matched 'uart0_sin_rx_IBUF'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:62]
WARNING: [Vivado 12-507] No nets matched 'uart0_sout_tx_OBUF'. [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc:63]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/openc906_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/constrs_1/new/c906.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/openc906_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/openc906_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2016.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 2016.820 ; gain = 1665.605
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tfbg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 2016.820 ; gain = 1665.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sysclk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 2016.820 ; gain = 1665.605
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pf_cur_st_reg' in module 'aq_ifu_icache'
INFO: [Synth 8-802] inferred FSM for state register 'iop_cur_st_reg' in module 'aq_ifu_icache'
INFO: [Synth 8-5544] ROM "pf_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pf_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pf_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pf_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pf_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iop_nxt_st0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iop_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iop_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "iop_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'bht_inv_cur_st_reg' in module 'aq_ifu_bht'
INFO: [Synth 8-802] inferred FSM for state register 'bht_ref_cur_st_reg' in module 'aq_ifu_bht'
INFO: [Synth 8-5544] ROM "bht_inv_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_inv_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_ref_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_inv_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_inv_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_ref_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_ref_nxt_st" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_upd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bht_upd_val" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'vec_cur_state_reg' in module 'aq_ifu_vec'
INFO: [Synth 8-5544] ROM "vec_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vec_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "decd_fp1_dstf_vld" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_fp1_illegal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_16_eu0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_16_eu1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_fp1_eu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_16_func1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_16_func0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_16_func0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "decd_fp1_func" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "decd_v_func0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decd_v_func0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "decd_v_func0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'amo_cur_state_reg' in module 'aq_idu_id_split'
INFO: [Synth 8-5544] ROM "amo_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsd_inst_data2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lsd_inst_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_inst_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_inst_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_inst_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "che_inst_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "che_inst_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_inst_data0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "amo_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'mul_cur_state_reg' in module 'aq_iu_mul'
INFO: [Synth 8-5544] ROM "mul_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mul_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'div_cur_state_reg' in module 'aq_iu_div'
INFO: [Synth 8-5544] ROM "div_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "div_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "div_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "div_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "div_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "div_dividend_overflow0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "div_ex1_dividend_overflow0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_special_sel_0_a" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_special_sel_0_b" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_special_sel_1_a" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex1_ftoi_max0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex1_ftoi_min0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_itof_double_bias11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_itof_bhalf_bias12" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_itof_half_bias12" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_eadder_bias1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_itof_double_bias1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_double_dn_ebias0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_itof_bhalf_bias2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex2_itof_half_bias2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "single0_ex2_result_denorm_round_add_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "double_ex2_result_denorm_round_add_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "half0_ex2_result_denorm_round_add_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'fdsu_cur_state_reg' in module 'aq_fdsu_scalar_ctrl'
INFO: [Synth 8-5544] ROM "fdsu_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fdsu_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fdsu_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fdsu_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sseg_cur_state_reg' in module 'aq_vlsu_lsu_if'
INFO: [Synth 8-5546] ROM "sel0_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel2_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel3_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sseg_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sseg_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sseg_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sseg_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sseg_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sseg_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sseg_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sseg_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ag_req_buffer_vld_rep1_reg' into 'ag_req_buffer_vld_reg' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v:760]
INFO: [Synth 8-4471] merging register 'ag_req_buffer_vld_rep2_reg' into 'ag_req_buffer_vld_reg' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v:838]
WARNING: [Synth 8-6014] Unused sequential element ag_req_buffer_vld_rep1_reg was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v:760]
WARNING: [Synth 8-6014] Unused sequential element ag_req_buffer_vld_rep2_reg was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_ag.v:838]
INFO: [Synth 8-5544] ROM "ag_pipe_access_size_ori" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ag_pipe_bytes_vld_low" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ag_pipe_bytes_vld_high" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dc_ele_size_reg[1:0]' into 'dc_size_reg[1:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_dc.v:1451]
WARNING: [Synth 8-6014] Unused sequential element dc_ele_size_reg was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_dc.v:1451]
INFO: [Synth 8-802] inferred FSM for state register 'dc_cur_state_reg' in module 'aq_lsu_dc'
INFO: [Synth 8-5544] ROM "dc_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dc_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'lfb_cur_state_reg' in module 'aq_lsu_lfb_entry'
INFO: [Synth 8-5544] ROM "lfb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lfb_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'stb_cur_state_reg' in module 'aq_lsu_stb_entry'
INFO: [Synth 8-5544] ROM "stb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stb_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'merge_cur_state_reg' in module 'aq_lsu_stb'
INFO: [Synth 8-802] inferred FSM for state register 'burst_cur_state_reg' in module 'aq_lsu_stb'
INFO: [Synth 8-5544] ROM "merge_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "merge_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "merge_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "merge_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "burst_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "burst_next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'rdl_cur_state_reg' in module 'aq_lsu_rdl'
INFO: [Synth 8-802] inferred FSM for state register 'vb_cur_state_reg' in module 'aq_lsu_vb'
INFO: [Synth 8-802] inferred FSM for state register 'amr_cur_state_reg' in module 'aq_lsu_amr'
INFO: [Synth 8-5587] ROM size for "byte_cnt_mask" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-802] inferred FSM for state register 'ptw_cur_state_reg' in module 'aq_lsu_mcic'
INFO: [Synth 8-802] inferred FSM for state register 'dt_cur_state_reg' in module 'aq_lsu_dtif'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'aq_cp0_lpmd'
INFO: [Synth 8-802] inferred FSM for state register 'rst_cache_inv_reg' in module 'aq_cp0_rst_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'icache_cur_state_reg' in module 'aq_cp0_rst_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'bht_cur_state_reg' in module 'aq_cp0_rst_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'dcache_cur_state_reg' in module 'aq_cp0_rst_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'mmu_cur_state_reg' in module 'aq_cp0_rst_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'fence_cur_state_reg' in module 'aq_cp0_fence_inst'
INFO: [Synth 8-802] inferred FSM for state register 'flush_cur_state_reg' in module 'aq_rtu_retire'
INFO: [Synth 8-5545] ROM "no_retire" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "no_retire" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "hit_num_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'ref_cur_st_reg' in module 'aq_mmu_utlb'
INFO: [Synth 8-802] inferred FSM for state register 'tlbiasid_cur_st_reg' in module 'aq_mmu_tlboper'
INFO: [Synth 8-802] inferred FSM for state register 'tlbiva_cur_st_reg' in module 'aq_mmu_tlboper'
INFO: [Synth 8-802] inferred FSM for state register 'arb_cur_st_reg' in module 'aq_mmu_arb'
INFO: [Synth 8-802] inferred FSM for state register 'read_cur_st_reg' in module 'aq_mmu_arb'
INFO: [Synth 8-5546] ROM "sysmap_mmu_flg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'aq_dtu_cdc'
INFO: [Synth 8-5546] ROM "acc_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'arb_state_reg' in module 'plic_arb_ctrl'
INFO: [Synth 8-5546] ROM "tap2_nxt_st" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'p_state_reg' in module 'tdt_apb_master'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi_slave128'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'axi_err128'
INFO: [Synth 8-5546] ROM "ahb_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ahb_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_cnt_sub" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_ptr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ahb_trans_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pre_hburst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_rd_en_first" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer_1_load_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer_1_control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer_2_load_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer_2_control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer_3_load_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer_3_control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer_4_load_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timer_4_control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_swporta_dr_wen" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gpio_inten_wen" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IOP_IDLE |                               00 |                               00
                IOP_WRTE |                               01 |                               10
                IOP_READ |                               10 |                               01
                IOP_FLOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'iop_cur_st_reg' using encoding 'sequential' in module 'aq_ifu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                         00000001 |                              000
                 PF_READ |                         00000010 |                              001
                  PF_CHK |                         00000100 |                              010
                  PF_REQ |                         00001000 |                              011
                 PF_WFC0 |                         00010000 |                              100
                 PF_WFC1 |                         00100000 |                              101
                 PF_WFC2 |                         01000000 |                              110
                 PF_WFC3 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pf_cur_st_reg' using encoding 'one-hot' in module 'aq_ifu_icache'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            BHT_REF_IDLE |                            00001 |                              000
           BHT_REF_READ1 |                            00010 |                              001
           BHT_REF_READ2 |                            00100 |                              010
            BHT_REF_WRTE |                            01000 |                              110
             BHT_REF_UPD |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bht_ref_cur_st_reg' using encoding 'one-hot' in module 'aq_ifu_bht'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            BHT_INV_IDLE |                              001 |                               00
            BHT_INV_WRTE |                              010 |                               10
            BHT_INV_READ |                              100 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bht_inv_cur_st_reg' using encoding 'one-hot' in module 'aq_ifu_bht'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               01
                 iSTATE0 |                               01 |                               11
                 iSTATE2 |                               10 |                               10
                 iSTATE1 |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vec_cur_state_reg' using encoding 'sequential' in module 'aq_ifu_vec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                AMO_IDLE |                            00001 |                              000
                  AMO_LR |                            00010 |                              100
                  AMO_SC |                            00100 |                              101
                 AMO_AMO |                            01000 |                              001
                  AMO_AQ |                            10000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'amo_cur_state_reg' using encoding 'one-hot' in module 'aq_idu_id_split'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                  SPLIT0 |                               01 |                               01
                  SPLIT1 |                               10 |                               10
                   CMPLT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mul_cur_state_reg' using encoding 'sequential' in module 'aq_iu_mul'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                    WFWB |                           000010 |                              101
                    WFI2 |                           000100 |                              001
                   ALIGN |                           100000 |                              010
                    ITER |                           010000 |                              011
                   CMPLT |                           001000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'div_cur_state_reg' using encoding 'one-hot' in module 'aq_iu_div'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                     ID0 |                              001 |                              110
                    WFI2 |                              010 |                              001
                     ID1 |                              100 |                              111
                    ITER |                              011 |                              010
                     RND |                              101 |                              011
                    PACK |                              110 |                              100
                    WFWB |                              111 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fdsu_cur_state_reg' using encoding 'sequential' in module 'aq_fdsu_scalar_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               SSEG_IDLE |                              000 |                             0000
       SSEG_FWD_DATA_PRE |                              001 |                             1100
                SSEG_FWD |                              010 |                             1101
              SSEG_MERGE |                              011 |                             1001
                 SSEG_WB |                              100 |                             1010
               SSEG_WAIT |                              101 |                             1110
               SSEG_EXPT |                              110 |                             1111
          SSEG_EXPT_IDLE |                              111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sseg_cur_state_reg' using encoding 'sequential' in module 'aq_vlsu_lsu_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                     DCS |                               01 |                               01
                     FRZ |                               11 |                               10
                   REPLY |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dc_cur_state_reg' using encoding 'sequential' in module 'aq_lsu_dc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                LFB_IDLE |                         00000010 |                              000
                LFB_WRDL |                         10000000 |                              001
                 LFB_RDL |                         01000000 |                              010
                LFB_RBUS |                         00100000 |                              011
               LFB_REF_1 |                         00010000 |                              100
               LFB_REF_2 |                         00001000 |                              101
               LFB_REF_3 |                         00000100 |                              110
               LFB_REF_4 |                         00000001 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'lfb_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_lfb_entry'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                STB_IDLE |                              000 |                             0000
                 STB_RDL |                              111 |                             0110
                STB_WRDL |                              110 |                             0111
                STB_WLFB |                              101 |                             0001
                 STB_FWD |                              100 |                             1000
                 STB_WCA |                              011 |                             0010
               STB_MERGE |                              010 |                             0011
                STB_WBUS |                              001 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stb_cur_state_reg' using encoding 'sequential' in module 'aq_lsu_stb_entry'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              BURST_WFR0 |                      00100000000 |                             0000
             BURST_DATA0 |                      00000000001 |                             0100
              BURST_WFR1 |                      00000000010 |                             0001
             BURST_DATA1 |                      01000000000 |                             0101
              BURST_WFR2 |                      00000100000 |                             0010
             BURST_DATA2 |                      00001000000 |                             0110
              BURST_WFR3 |                      00000000100 |                             0011
             BURST_DATA3 |                      00000001000 |                             0111
            BURST_EMPTY1 |                      10000000000 |                             1001
            BURST_EMPTY2 |                      00010000000 |                             1010
            BURST_EMPTY3 |                      00000010000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'burst_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_stb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              MERGE_IDLE |                            00001 |                              000
             MERGE_FIRST |                            10000 |                              001
             MERGE_SECND |                            01000 |                              010
             MERGE_ABORT |                            00100 |                              011
               MERGE_WFC |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'merge_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_stb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RDL_IDLE |                   00000000010000 |                             0000
            RDL_DIRTY_RD |                   01000000000000 |                             0001
          RDL_DIRTY_UPDT |                   00000000100000 |                             0010
              RDL_TAG_RD |                   00000000000001 |                             0011
            RDL_TAG_UPDT |                   00000000000010 |                             0100
               RDL_CHECK |                   00000000000100 |                             0101
                 RDL_WVB |                   00001000000000 |                             1100
           RDL_DATA_RD_0 |                   00010000000000 |                             1000
           RDL_DATA_RD_1 |                   10000000000000 |                             1001
           RDL_DATA_RD_2 |                   00100000000000 |                             1010
           RDL_DATA_RD_3 |                   00000001000000 |                             1011
              RDL_ACHECK |                   00000010000000 |                             0111
                 RDL_INV |                   00000100000000 |                             0110
                RDL_LAST |                   00000000001000 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rdl_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_rdl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 VB_IDLE |                        000000100 |                             0000
               VB_DATA_0 |                        010000000 |                             1000
               VB_DATA_1 |                        100000000 |                             1001
               VB_DATA_2 |                        001000000 |                             1010
               VB_DATA_3 |                        000010000 |                             1011
            VB_ALIAS_REQ |                        000000001 |                             0011
            VB_ALIAS_WFC |                        000000010 |                             0100
              VB_BUS_REQ |                        000100000 |                             0001
              VB_BUS_WFC |                        000001000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'vb_cur_state_reg' using encoding 'one-hot' in module 'aq_lsu_vb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                AMR_IDLE |                              000 |                              000
           AMR_MISS_WAIT |                              010 |                              001
                AMR_CALS |                              001 |                              101
                AMR_CHCK |                              011 |                              110
                AMR_FUNC |                              100 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'amr_cur_state_reg' using encoding 'sequential' in module 'aq_lsu_amr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                PTW_IDLE |                               00 |                               00
          PTW_REQ_DCACHE |                               01 |                               01
           PTW_WAIT_DATA |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ptw_cur_state_reg' using encoding 'sequential' in module 'aq_lsu_mcic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                ADDR_CHK |                              001 |                              001
               WAIT_PIPE |                              010 |                              100
               WAIT_DATA |                              011 |                              011
                DATA_CHK |                              100 |                              010
              WAIT_CMPLT |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dt_cur_state_reg' using encoding 'sequential' in module 'aq_lsu_dtif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                    WAIT |                              010 |                               01
                    LPMD |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_lpmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'dcache_cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_rst_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mmu_cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_rst_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'icache_cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_rst_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                              001 |                               00
                 RST_WFC |                              010 |                               01
                RST_DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bht_cur_state_reg' using encoding 'one-hot' in module 'aq_cp0_rst_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RST_IDLE |                                0 |                               00
                 RST_WFC |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rst_cache_inv_reg' using encoding 'sequential' in module 'aq_cp0_rst_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                FNC_IDLE |                              000 |                              000
                FNC_CDCA |                              100 |                              010
                FNC_CMMU |                              011 |                              011
                FNC_IICA |                              010 |                              100
                FNC_FENC |                              101 |                              001
               FNC_CMPLT |                              001 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fence_cur_state_reg' using encoding 'sequential' in module 'aq_cp0_fence_inst'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              FLUSH_IDLE |                              000 |                              000
                FLUSH_FE |                              001 |                              001
              FLUSH_WAIT |                              010 |                              100
                FLUSH_BE |                              011 |                              010
             FLUSH_FE_BE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'flush_cur_state_reg' using encoding 'sequential' in module 'aq_rtu_retire'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                     WFG |                               01 |                               01
                     WFC |                               10 |                               10
                     ABT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ref_cur_st_reg' using encoding 'sequential' in module 'aq_mmu_utlb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IVA_IDLE |                   00000000000001 |                             0000
               IVA_4K_RD |                   00000000000010 |                             0010
              IVA_4K_CMP |                   00000000000100 |                             0011
               IVA_4K_WR |                   00000000001000 |                             0100
               IVA_4K_WT |                   00000000010000 |                             0101
               IVA_2M_RD |                   00000000100000 |                             0110
              IVA_2M_CMP |                   00000001000000 |                             0111
               IVA_2M_WR |                   00000010000000 |                             1000
               IVA_2M_WT |                   00000100000000 |                             1001
               IVA_1G_RD |                   00001000000000 |                             1010
              IVA_1G_CMP |                   00010000000000 |                             1011
               IVA_1G_WR |                   00100000000000 |                             1100
               IVA_1G_WT |                   01000000000000 |                             1101
               IVA_CMPLT |                   10000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlbiva_cur_st_reg' using encoding 'one-hot' in module 'aq_mmu_tlboper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              IASID_IDLE |                           000001 |                              000
                IASID_RD |                           000010 |                              001
               IASID_WFC |                           000100 |                              010
                IASID_WT |                           001000 |                              011
               IASID_FIN |                           010000 |                              101
               IASID_NWT |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tlbiasid_cur_st_reg' using encoding 'one-hot' in module 'aq_mmu_tlboper'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ARB_IDLE |                               00 |                               00
               ARB_IUTLB |                               01 |                               01
               ARB_DUTLB |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_cur_st_reg' using encoding 'sequential' in module 'aq_mmu_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               READ_IDLE |                               00 |                               00
                 READ_4K |                               01 |                               01
                 READ_2M |                               10 |                               11
                 READ_1G |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'read_cur_st_reg' using encoding 'sequential' in module 'aq_mmu_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   PULSE |                               01 |                               01
              HAVE_RESET |                               10 |                               10
                 PENDING |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'aq_dtu_cdc'
WARNING: [Synth 8-327] inferring latch for variable 'clk_en_af_latch_reg' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/common/rtl/BUFGCE.v:30]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                ARBTRATE |                               01 |                               01
               ARB_DELAY |                               10 |                               10
             WRITE_CLAIM |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_state_reg' using encoding 'sequential' in module 'plic_arb_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
               APB_SETUP |                               01 |                               01
              APB_ACCESS |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'p_state_reg' using encoding 'sequential' in module 'tdt_apb_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    READ |                               01 |                               11
                   WRITE |                               10 |                               01
              WRITE_RESP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'axi_slave128'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                    READ |                               01 |                               11
                   WRITE |                               10 |                               01
              WRITE_RESP |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'axi_err128'
WARNING: [Synth 8-327] inferring latch for variable 'prdata_reg' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/clk/fpga_clk_gen.v:90]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:02 ; elapsed = 00:02:04 . Memory (MB): peak = 2016.820 ; gain = 1665.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |aq_vfmau_mult_double               |           1|     26317|
|2     |aq_vfmau_frac_mult                 |           1|     24405|
|3     |aq_vfmau_dp__GC0                   |           1|       104|
|4     |aq_vfmau_ctrl                      |           1|        27|
|5     |aq_vpu_top__GCB0                   |           1|     26910|
|6     |aq_vpu_top__GCB1                   |           1|     19941|
|7     |aq_vpu_top__GCB2                   |           1|     38581|
|8     |aq_lsu_top__GB0                    |           1|     30822|
|9     |aq_lsu_top__GB1                    |           1|     16382|
|10    |aq_idu_top                         |           1|     45141|
|11    |aq_cp0_top                         |           1|     22305|
|12    |aq_vidu_top                        |           1|     14777|
|13    |aq_core__GCB3                      |           1|     38559|
|14    |aq_ifu_top                         |           1|     14893|
|15    |aq_dtu_mcontrol_output_select__GB0 |           1|     32150|
|16    |aq_dtu_mcontrol_output_select__GB1 |           1|     10168|
|17    |aq_dtu_m_iie_all__GC0              |           1|      3989|
|18    |aq_dtu_trigger_module__GC0         |           1|       112|
|19    |aq_dtu_ctrl__GC0                   |           1|      5111|
|20    |aq_dtu_cdc                         |           1|       851|
|21    |aq_top__GC0                        |           1|     33403|
|22    |plic_hart_arb                      |           1|     58169|
|23    |plic_top__GB1                      |           1|     34045|
|24    |openC906__GC0                      |           1|     14886|
|25    |tr_axi_interconnect__GC0           |           1|      3834|
|26    |soc__GC0                           |           1|     21234|
|27    |clk_wiz_0__GD                      |           1|         2|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    111 Bit       Adders := 2     
	   2 Input    106 Bit       Adders := 1     
	   4 Input     69 Bit       Adders := 1     
	   4 Input     67 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 2     
	   3 Input     65 Bit       Adders := 2     
	   2 Input     65 Bit       Adders := 10    
	   2 Input     64 Bit       Adders := 10    
	   3 Input     60 Bit       Adders := 2     
	   2 Input     55 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
	   2 Input     54 Bit       Adders := 4     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     41 Bit       Adders := 2     
	   3 Input     41 Bit       Adders := 1     
	   2 Input     40 Bit       Adders := 6     
	   3 Input     40 Bit       Adders := 8     
	   2 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 16    
	   3 Input     29 Bit       Adders := 16    
	   2 Input     24 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   5 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 4     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   3 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 17    
	   3 Input      8 Bit       Adders := 14    
	   2 Input      7 Bit       Adders := 15    
	   3 Input      7 Bit       Adders := 12    
	   2 Input      6 Bit       Adders := 19    
	   3 Input      6 Bit       Adders := 15    
	   2 Input      5 Bit       Adders := 22    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 21    
	   6 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 21    
	   2 Input      2 Bit       Adders := 75    
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
	   2 Input    255 Bit         XORs := 1     
	   2 Input    111 Bit         XORs := 1     
	   4 Input    106 Bit         XORs := 1     
	   2 Input    106 Bit         XORs := 1     
	   4 Input     83 Bit         XORs := 2     
	   2 Input     83 Bit         XORs := 2     
	   3 Input     82 Bit         XORs := 2     
	   4 Input     82 Bit         XORs := 10    
	   2 Input     82 Bit         XORs := 10    
	   4 Input     68 Bit         XORs := 1     
	   2 Input     68 Bit         XORs := 1     
	   3 Input     67 Bit         XORs := 2     
	   3 Input     66 Bit         XORs := 5     
	   4 Input     66 Bit         XORs := 4     
	   2 Input     66 Bit         XORs := 4     
	   2 Input     64 Bit         XORs := 2     
	   2 Input     54 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 303   
	   3 Input      1 Bit         XORs := 3     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	              256 Bit    Registers := 3     
	              213 Bit    Registers := 1     
	              180 Bit    Registers := 1     
	              128 Bit    Registers := 16    
	              116 Bit    Registers := 1     
	              111 Bit    Registers := 3     
	               85 Bit    Registers := 1     
	               84 Bit    Registers := 2     
	               81 Bit    Registers := 2     
	               71 Bit    Registers := 8     
	               69 Bit    Registers := 3     
	               64 Bit    Registers := 138   
	               63 Bit    Registers := 4     
	               62 Bit    Registers := 2     
	               60 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               58 Bit    Registers := 3     
	               57 Bit    Registers := 1     
	               55 Bit    Registers := 1     
	               54 Bit    Registers := 2     
	               53 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               44 Bit    Registers := 3     
	               40 Bit    Registers := 70    
	               39 Bit    Registers := 1     
	               34 Bit    Registers := 14    
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 98    
	               29 Bit    Registers := 11    
	               28 Bit    Registers := 56    
	               27 Bit    Registers := 8     
	               24 Bit    Registers := 5     
	               22 Bit    Registers := 11    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 5     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 93    
	               15 Bit    Registers := 27    
	               14 Bit    Registers := 4     
	               13 Bit    Registers := 21    
	               12 Bit    Registers := 6     
	               11 Bit    Registers := 11    
	               10 Bit    Registers := 44    
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 206   
	                7 Bit    Registers := 40    
	                6 Bit    Registers := 64    
	                5 Bit    Registers := 319   
	                4 Bit    Registers := 117   
	                3 Bit    Registers := 139   
	                2 Bit    Registers := 263   
	                1 Bit    Registers := 2874  
+---RAMs : 
	             256K Bit         RAMs := 32    
	              16K Bit         RAMs := 16    
	               8K Bit         RAMs := 16    
	               7K Bit         RAMs := 2     
	               3K Bit         RAMs := 2     
	               2K Bit         RAMs := 2     
	             1024 Bit         RAMs := 273   
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 9     
	               64 Bit         RAMs := 232   
+---Muxes : 
	   2 Input    311 Bit        Muxes := 3     
	   2 Input    265 Bit        Muxes := 7     
	   5 Input    265 Bit        Muxes := 1     
	   3 Input    213 Bit        Muxes := 1     
	   3 Input    212 Bit        Muxes := 1     
	   3 Input    211 Bit        Muxes := 1     
	   2 Input    180 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 15    
	   4 Input    128 Bit        Muxes := 6     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    117 Bit        Muxes := 1     
	   2 Input    111 Bit        Muxes := 3     
	   4 Input    111 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 4     
	   2 Input     65 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 329   
	   3 Input     64 Bit        Muxes := 70    
	   4 Input     64 Bit        Muxes := 26    
	   7 Input     64 Bit        Muxes := 2     
	  78 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 2     
	   6 Input     64 Bit        Muxes := 1     
	  16 Input     64 Bit        Muxes := 1     
	  30 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 6     
	   2 Input     60 Bit        Muxes := 5     
	   4 Input     60 Bit        Muxes := 3     
	   2 Input     59 Bit        Muxes := 4     
	   2 Input     58 Bit        Muxes := 3     
	   3 Input     58 Bit        Muxes := 2     
	   2 Input     57 Bit        Muxes := 10    
	   2 Input     56 Bit        Muxes := 3     
	   2 Input     55 Bit        Muxes := 6     
	   3 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 13    
	  66 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 23    
	  54 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 22    
	   3 Input     52 Bit        Muxes := 3     
	   2 Input     44 Bit        Muxes := 8     
	   5 Input     44 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 59    
	   7 Input     40 Bit        Muxes := 1     
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 6     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 3     
	   4 Input     33 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 127   
	   7 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  39 Input     32 Bit        Muxes := 1     
	  24 Input     32 Bit        Muxes := 2     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   8 Input     31 Bit        Muxes := 1     
	   6 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 22    
	   9 Input     28 Bit        Muxes := 1     
	  30 Input     28 Bit        Muxes := 8     
	   2 Input     27 Bit        Muxes := 5     
	   2 Input     26 Bit        Muxes := 2     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 12    
	  25 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 13    
	   4 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 11    
	   3 Input     20 Bit        Muxes := 1     
	 274 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	 104 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	  33 Input     19 Bit        Muxes := 1     
	  79 Input     19 Bit        Muxes := 1     
	  77 Input     19 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 128   
	   7 Input     16 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 33    
	  26 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 45    
	  14 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 17    
	   3 Input     13 Bit        Muxes := 2     
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 20    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 47    
	   4 Input     11 Bit        Muxes := 2     
	  12 Input     11 Bit        Muxes := 1     
	   6 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 78    
	   3 Input     10 Bit        Muxes := 4     
	 274 Input     10 Bit        Muxes := 1     
	   9 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 28    
	 104 Input      9 Bit        Muxes := 1     
	  33 Input      9 Bit        Muxes := 1     
	  79 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	  77 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 323   
	   8 Input      8 Bit        Muxes := 15    
	  10 Input      8 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 16    
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 30    
	 112 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 5     
	  65 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 107   
	  26 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 3     
	   7 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	  66 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 101   
	   3 Input      5 Bit        Muxes := 10    
	   6 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 17    
	  26 Input      5 Bit        Muxes := 3     
	  30 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	  16 Input      5 Bit        Muxes := 1     
	  52 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 196   
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 24    
	   4 Input      4 Bit        Muxes := 26    
	   8 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 14    
	  20 Input      4 Bit        Muxes := 1     
	  36 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 6     
	  14 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  16 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 11    
	   3 Input      3 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 247   
	  10 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 6     
	  15 Input      3 Bit        Muxes := 1     
	  23 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 11    
	  27 Input      3 Bit        Muxes := 4     
	  16 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 9     
	  18 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 55    
	   2 Input      2 Bit        Muxes := 350   
	   8 Input      2 Bit        Muxes := 48    
	  11 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 14    
	   6 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2700  
	   5 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 47    
	  33 Input      1 Bit        Muxes := 9     
	  13 Input      1 Bit        Muxes := 2     
	  81 Input      1 Bit        Muxes := 7     
	  26 Input      1 Bit        Muxes := 2     
	  77 Input      1 Bit        Muxes := 10    
	 104 Input      1 Bit        Muxes := 9     
	 274 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 5     
	   9 Input      1 Bit        Muxes := 18    
	  30 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 45    
	  11 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module aq_ifu_pcgen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module fpga_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module fpga_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
+---RAMs : 
	               7K Bit         RAMs := 1     
Module aq_f_spsram_256x59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fpga_ram__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module aq_f_spsram_2048x32__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fpga_ram__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module aq_f_spsram_2048x32__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fpga_ram__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module aq_f_spsram_2048x32__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module fpga_ram__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module fpga_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              16K Bit         RAMs := 1     
Module aq_f_spsram_2048x32 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module aq_ifu_icache_data_array 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module aq_ifu_icache 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 7     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 19    
Module aq_ifu_btb_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__9 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__10 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__11 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__13 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__14 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry__15 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb_entry 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_btb 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ipack_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ipack_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ipack_entry 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ipack 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module aq_ifu_ibuf_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ibuf_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ibuf_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ibuf_entry__4 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ibuf_entry__5 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ibuf_entry 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ibuf_pop_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ibuf_pop_entry 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_ifu_ibuf 
Detailed RTL Component Info : 
+---Adders : 
	   6 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 9     
Module fpga_ram__parameterized2__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module aq_f_spsram_1024x16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module aq_ifu_bht 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     14 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aq_ifu_ras_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module aq_ifu_ras_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module aq_ifu_ras_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module aq_ifu_ras_entry 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module aq_ifu_ras 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module aq_ifu_pred 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 10    
	   2 Input     38 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module aq_ifu_vec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
Module aq_idu_id_decd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	 274 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	 104 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 3     
	  33 Input     19 Bit        Muxes := 1     
	  79 Input     19 Bit        Muxes := 1     
	  77 Input     19 Bit        Muxes := 1     
	  26 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	 274 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	 104 Input      9 Bit        Muxes := 1     
	  33 Input      9 Bit        Muxes := 1     
	  79 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	  77 Input      9 Bit        Muxes := 1     
	  13 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  26 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  33 Input      1 Bit        Muxes := 9     
	  13 Input      1 Bit        Muxes := 2     
	  81 Input      1 Bit        Muxes := 7     
	  26 Input      1 Bit        Muxes := 2     
	  77 Input      1 Bit        Muxes := 10    
	 104 Input      1 Bit        Muxes := 9     
	 274 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module aq_idu_id_split 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    265 Bit        Muxes := 6     
	   5 Input    265 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module aq_idu_id_gpr_gated_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_gpr_gated_reg 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 2     
Module aq_idu_id_wbt_entry__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_wbt_entry 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_idu_id_dp 
Detailed RTL Component Info : 
+---Registers : 
	              116 Bit    Registers := 1     
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input    311 Bit        Muxes := 3     
	   2 Input    265 Bit        Muxes := 1     
	   3 Input    213 Bit        Muxes := 1     
	   3 Input    212 Bit        Muxes := 1     
	   3 Input    211 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 8     
Module aq_idu_id_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module aq_vidu_vid_split_fp 
Detailed RTL Component Info : 
+---Registers : 
	              180 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    180 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aq_vidu_vid_dp_fp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module aq_vidu_vid_gpr_reg_fp__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__8 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__9 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__10 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__11 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__12 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__13 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__14 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__15 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__16 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__17 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__18 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__19 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__20 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__21 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__22 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__23 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__24 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__25 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__26 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__27 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__28 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__29 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__30 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp__31 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_gpr_reg_fp 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_vidu_vid_wbt_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vidu_vid_wbt_entry 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module aq_vfmau_ctrl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module booth_code_54_bit__27 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__26 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__25 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__24 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__23 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__22 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__21 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__20 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__19 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__18 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__17 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__16 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__15 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__14 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module aq_vfmau_multiplier_53x27_partial__1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     83 Bit         XORs := 1     
	   2 Input     83 Bit         XORs := 1     
	   3 Input     82 Bit         XORs := 1     
	   4 Input     82 Bit         XORs := 5     
	   2 Input     82 Bit         XORs := 5     
Module booth_code_54_bit__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__4 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__5 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__6 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__7 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__9 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__10 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__11 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__12 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit__13 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_54_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module aq_vfmau_multiplier_53x27_partial 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     83 Bit         XORs := 1     
	   2 Input     83 Bit         XORs := 1     
	   3 Input     82 Bit         XORs := 1     
	   4 Input     82 Bit         XORs := 5     
	   2 Input     82 Bit         XORs := 5     
Module aq_vfmau_frac_mult 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    106 Bit       Adders := 1     
+---XORs : 
	   4 Input    106 Bit         XORs := 1     
	   2 Input    106 Bit         XORs := 1     
+---Registers : 
	               84 Bit    Registers := 2     
	               81 Bit    Registers := 2     
Module aq_vfmau_special_judge_double 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_vfmau_lza_double 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    111 Bit         XORs := 1     
+---Muxes : 
	 112 Input      7 Bit        Muxes := 1     
Module aq_vfmau_mult_double 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    111 Bit       Adders := 2     
	   2 Input     54 Bit       Adders := 1     
	   5 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 3     
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	              111 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               52 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 7     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input    111 Bit        Muxes := 3     
	   4 Input    111 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 2     
	   3 Input     52 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aq_vfmau_dp 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module aq_fdsu_special 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     53 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module aq_fdsu_prepare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 12    
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module aq_fdsu_srt 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 2     
	   4 Input     60 Bit        Muxes := 2     
	   2 Input     58 Bit        Muxes := 3     
	   3 Input     58 Bit        Muxes := 2     
	  54 Input     53 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	  25 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
Module aq_fdsu_round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 2     
	   3 Input     55 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   9 Input     10 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   6 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
Module aq_fdsu_pack 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 2     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
Module aq_fdsu_double_dp 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Muxes : 
	   5 Input     13 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_vdsp_8_bit_ff1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_64_bit_ff1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 8     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
Module aq_left_shift_64__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module aq_fdsu_denorm_shift 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
Module aq_fdsu_scalar_dp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     60 Bit       Adders := 2     
	   2 Input     55 Bit       Adders := 1     
	   3 Input     55 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               58 Bit    Registers := 3     
	               55 Bit    Registers := 1     
	               53 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 2     
	   2 Input     55 Bit        Muxes := 4     
	   2 Input     53 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 1     
Module aq_fdsu_scalar_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      3 Bit        Muxes := 1     
Module aq_fspu_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               64 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
Module aq_fadd_double_dp 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module aq_fadd_double_special 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   7 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   7 Input     16 Bit        Muxes := 2     
	   6 Input      9 Bit        Muxes := 1     
	   5 Input      9 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module aq_fadd_lop_s1_sb 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     54 Bit         XORs := 1     
+---Muxes : 
	  26 Input      5 Bit        Muxes := 3     
	  30 Input      5 Bit        Muxes := 1     
	  30 Input      1 Bit        Muxes := 1     
Module aq_fadd_double_round 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     54 Bit        Muxes := 6     
Module aq_fadd_double_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     54 Bit       Adders := 3     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               85 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input    117 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 2     
	   2 Input     53 Bit        Muxes := 6     
	   2 Input     52 Bit        Muxes := 5     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module aq_fadd_double_cmp_max 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module aq_fadd_scalar_dp 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               54 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 24    
Module aq_vpu_srcv_type__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
Module aq_vpu_srcv_type__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
Module aq_vpu_srcv_type 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 18    
Module aq_vpu_viq_dp 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               20 Bit    Registers := 4     
	               10 Bit    Registers := 4     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module aq_vpu_fwd_wb_rbus 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module aq_vlsu_ld_align_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 10    
	   9 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aq_vlsu_st_align_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aq_vlsu_data_trans 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
Module aq_vlsu_lsu_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	  20 Input      4 Bit        Muxes := 1     
	  36 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  23 Input      3 Bit        Muxes := 1     
	  20 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module aq_vlsu_vtb_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
Module aq_vlsu_vtb_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
Module aq_vlsu_vtb_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
Module aq_vlsu_vtb_entry 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 9     
Module aq_vlsu_vtb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     10 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	  10 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   4 Input      1 Bit        Muxes := 2     
Module aq_fcnvt_ftoi_d 
Detailed RTL Component Info : 
+---Muxes : 
	  66 Input     54 Bit        Muxes := 1     
Module aq_fcnvt_dtos_d 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
Module aq_fcnvt_xtoh_sh 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
Module aq_fcnvt_double 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     52 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               57 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 26    
	   2 Input     57 Bit        Muxes := 6     
	   2 Input     56 Bit        Muxes := 3     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 6     
	   2 Input     52 Bit        Muxes := 7     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 5     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   5 Input     11 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module aq_vdsp_8_bit_ff1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_8_bit_ff1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_vdsp_64_bit_ff1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 7     
	   2 Input      7 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 6     
	   2 Input      6 Bit       Adders := 4     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 8     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   4 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
Module aq_left_shift_64 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
Module aq_fcnvt_scalar_dp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 2     
Module aq_lsu_ag 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 12    
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 1     
Module aq_lsu_dc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 3     
	               40 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 37    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 14    
	   7 Input     64 Bit        Muxes := 1     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   9 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   9 Input      1 Bit        Muxes := 1     
Module aq_lsu_stb_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 11    
	  27 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module aq_lsu_stb_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 11    
	  27 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module aq_lsu_stb_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 11    
	  27 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module aq_lsu_stb_entry 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 11    
	  27 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module aq_lsu_stb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 3     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aq_lsu_rdl 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 3     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 7     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module fpga_ram__parameterized3__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_f_spsram_64x58__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fpga_ram__parameterized3__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_f_spsram_64x58__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fpga_ram__parameterized3__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_f_spsram_64x58__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fpga_ram__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_f_spsram_64x58 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fpga_ram__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_f_spsram_128x8 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module fpga_ram__parameterized2__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module aq_f_spsram_1024x64__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fpga_ram__parameterized2__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module aq_f_spsram_1024x64__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fpga_ram__parameterized2__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module aq_f_spsram_1024x64__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module fpga_ram__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module fpga_ram__parameterized2__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module aq_f_spsram_1024x64 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module aq_lsu_amr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
Module aq_lsu_arb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   6 Input     30 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module aq_lsu_mcic 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
Module aq_lsu_lm 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_lsu_amo_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
Module aq_lsu_dtif 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	  20 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module aq_prio 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
Module aq_lsu_pfb__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_lsu_pfb__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_lsu_pfb__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_lsu_pfb__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_lsu_pfb 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_lsu_pfb_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_lsu_vb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	              128 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 10    
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module aq_lsu_icc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 22    
	   4 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 4     
Module aq_lsu_lfb_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_lsu_lfb_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_lsu_lfb_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_lsu_lfb_entry__4 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_lsu_lfb_entry__5 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_lsu_lfb_entry__6 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_lsu_lfb_entry__7 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_lsu_lfb_entry 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_lsu_lfb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 12    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module aq_cp0_iui 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
Module aq_cp0_info_csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input     31 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module aq_cp0_trap_csr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 2     
	               62 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 25    
Module aq_cp0_prtc_csr 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module aq_cp0_hpcp_csr 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
Module aq_cp0_float_csr 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module aq_cp0_ext_csr 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	               21 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
Module aq_cp0_regs 
Detailed RTL Component Info : 
+---Muxes : 
	  78 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module aq_cp0_lpmd 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aq_cp0_rst_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module aq_cp0_fence_inst 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	  18 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aq_cp0_special 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_iu_alu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 8     
	   2 Input      8 Bit        Muxes := 8     
	  65 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module booth_code_33_bit__1 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__2 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__3 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__4 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__5 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__6 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__7 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__9 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__10 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__11 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__12 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__13 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__14 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__15 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit__16 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module booth_code_33_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module multiplier_33x33_partial 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     68 Bit         XORs := 1     
	   2 Input     68 Bit         XORs := 1     
	   3 Input     67 Bit         XORs := 2     
	   3 Input     66 Bit         XORs := 5     
	   4 Input     66 Bit         XORs := 4     
	   2 Input     66 Bit         XORs := 4     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 1     
Module aq_iu_mul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     69 Bit       Adders := 1     
+---Registers : 
	               69 Bit    Registers := 3     
	               64 Bit    Registers := 1     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 4     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   4 Input     33 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_iu_div_shift2_kernel 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     67 Bit       Adders := 1     
	   3 Input     67 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module aq_iu_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 6     
	   5 Input     64 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 22    
	   6 Input     64 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	  66 Input      6 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module aq_iu_bju 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     41 Bit       Adders := 2     
	   3 Input     41 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 3     
	               39 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
	   2 Input     63 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module aq_iu_addr_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_rtu_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_rtu_dp 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 3     
	               22 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module aq_rtu_rbus 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 3     
	   3 Input     64 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_rtu_retire 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
Module aq_rtu_wb 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
Module aq_rtu_int 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      5 Bit        Muxes := 1     
Module aq_dtu_mcontrol__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module aq_dtu_mcontrol__2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module aq_dtu_mcontrol__3 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module aq_dtu_mcontrol__4 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module aq_dtu_mcontrol__5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module aq_dtu_mcontrol__6 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module aq_dtu_mcontrol__7 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module aq_dtu_mcontrol 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module aq_dtu_mcontrol_output_select 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 16    
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 56    
	   2 Input      1 Bit        Muxes := 12    
Module aq_dtu_iie_trigger__1 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module aq_dtu_iie_trigger 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   4 Input     18 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module aq_dtu_m_iie_all 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
Module aq_dtu_pcfifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 16    
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
Module aq_dtu_dbginfo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              213 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     60 Bit        Muxes := 1     
Module aq_dtu_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	  16 Input     64 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module aq_dtu_cdc_lvl__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module aq_dtu_cdc_lvl__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module aq_dtu_cdc_lvl__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module aq_dtu_cdc_pulse__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_dtu_cdc_pulse__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_dtu_cdc_pulse__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_dtu_cdc_pulse__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_dtu_cdc_lvl__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module aq_dtu_cdc_pulse__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_dtu_cdc_pulse__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_dtu_cdc_pulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_dtu_cdc_lvl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module aq_dtu_cdc 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aq_mmu_utlb_entry__19 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__18 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__17 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__16 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__15 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__14 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__13 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__12 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__11 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__10 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_plru__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module aq_mmu_utlb__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_mmu_utlb_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__5 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__6 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__7 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__8 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry__9 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_utlb_entry 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mmu_plru 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 18    
Module aq_mmu_utlb 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_mmu_regs 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
Module aq_mmu_tlboper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  14 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 16    
	   2 Input      9 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aq_mmu_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 10    
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module fpga_ram__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module fpga_ram__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
+---RAMs : 
	               3K Bit         RAMs := 1     
Module fpga_ram__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module aq_f_spsram_64x98 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module fpga_ram__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module fpga_ram__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module aq_f_spsram_64x88 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module aq_mmu_jtlb 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aq_mmu_ptw 
Detailed RTL Component Info : 
+---Registers : 
	               59 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     59 Bit        Muxes := 3     
	   7 Input     40 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 9     
	   3 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module aq_mmu_sysmap 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
Module aq_pmp_regs 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 8     
Module aq_pmp_comp_hit__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 2     
+---Muxes : 
	  30 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module aq_pmp_comp_hit__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 2     
+---Muxes : 
	  30 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module aq_pmp_comp_hit__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 2     
+---Muxes : 
	  30 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module aq_pmp_comp_hit__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 2     
+---Muxes : 
	  30 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module aq_pmp_comp_hit__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 2     
+---Muxes : 
	  30 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module aq_pmp_comp_hit__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 2     
+---Muxes : 
	  30 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module aq_pmp_comp_hit__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 2     
+---Muxes : 
	  30 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module aq_pmp_comp_hit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     29 Bit       Adders := 2     
+---Muxes : 
	  30 Input     28 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntinten_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntinten_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aq_hpcp_cntof_reg__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_cntof_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_hpcp_event__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module aq_hpcp_event__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module aq_hpcp_event__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module aq_hpcp_event__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module aq_hpcp_event__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module aq_hpcp_event__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module aq_hpcp_event__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module aq_hpcp_event 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module aq_hpcp_cnt__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_hpcp_cnt__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_hpcp_cnt__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_hpcp_cnt__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_hpcp_cnt__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_hpcp_cnt__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_hpcp_cnt__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_hpcp_cnt__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_hpcp_cnt__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_hpcp_cnt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
Module aq_hpcp_top 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     40 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               63 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	  30 Input     64 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 2     
	  52 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 1     
Module plic_arb_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input    255 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module plic_granu2_arb__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
Module plic_granu2_arb__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
Module plic_granu2_arb__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
Module plic_granu2_arb__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
Module plic_granu2_arb__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
Module plic_granu2_arb__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
Module plic_granu2_arb__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
Module plic_granu2_arb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
Module plic_32to1_arb 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               10 Bit    Registers := 9     
	                6 Bit    Registers := 9     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module plic_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module csky_apb_1tox_matrix__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module instance_reg_flog__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module instance_reg_flog__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module instance_reg_flog__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module instance_reg_flog__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module instance_reg_flog__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module plic_hreg_busif 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    256 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module sync_level2level 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 3     
Module csky_apb_1tox_matrix__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module plic_int_kid__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__84 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__85 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__86 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__87 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__88 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__89 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__90 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__91 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__92 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__93 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__94 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__95 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__96 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__97 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__98 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__99 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__100 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__101 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__102 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__103 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__104 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__105 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__106 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__107 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__108 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__109 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__110 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__111 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__112 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__113 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__114 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__115 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__116 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__117 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__118 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__119 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__120 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__121 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__122 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__123 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__124 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__125 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__126 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__127 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__128 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__129 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__130 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__131 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__132 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__133 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__134 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__135 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__136 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__137 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__138 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__139 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__140 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__141 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__142 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__143 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__144 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__145 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__146 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__147 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__148 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__149 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__150 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__151 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__152 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__153 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__154 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__155 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__156 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__157 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__158 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__159 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__160 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__161 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__162 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__163 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__164 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__165 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__166 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__167 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__168 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__169 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__170 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__171 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__172 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__173 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__174 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__175 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__176 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__177 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__178 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__179 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__180 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__181 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__182 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__183 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__184 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__185 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__186 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__187 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__188 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__189 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__190 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__191 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__192 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__193 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__194 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__195 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__196 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__197 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__198 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__199 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__200 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__201 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__202 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__203 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__204 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__205 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__206 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__207 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__208 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__209 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__210 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__211 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__212 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__213 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__214 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__215 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__216 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__217 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__218 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__219 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__220 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__221 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__222 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__223 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__224 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__225 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__226 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__227 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__228 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__229 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__230 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__231 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__232 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__233 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__234 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__235 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__236 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__237 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__238 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__239 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__240 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__241 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__242 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__243 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__244 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__245 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__246 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__247 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__248 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__249 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__250 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__251 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__252 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__253 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid__254 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module plic_int_kid 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module instance_reg_flog__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module instance_reg_flog__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module instance_reg_flog__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module instance_reg_flog__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module plic_kid_busif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
Module csky_apb_1tox_matrix 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	               27 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module plic_top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module aq_biu_req_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   2 Input     40 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module aq_biu_read_channel 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aq_biu_wt_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_wt_entry 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_biu_write_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module aq_biu_apbif 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module aq_mp_rst_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module aq_mp_clk_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aq_sysio_kid 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module aq_sysio_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module tdt_dm_sync_dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module tdt_dm_sync_dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module tdt_dm_pulse_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tdt_dm_sync_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module tdt_dm_sync_dff 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module tdt_dm_pulse_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tdt_sba_axi 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 4     
	               40 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input    128 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module tdt_dm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 14    
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 45    
	   6 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	  39 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 11    
	   2 Input      3 Bit        Muxes := 38    
	  16 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 83    
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module clint_func 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
Module wid_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module wid_entry 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module tdt_dmi_rst_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tdt_dtm_io 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tdt_dtm_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module tdt_dtm_chain 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               44 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
Module tdt_dtm_idr 
Detailed RTL Component Info : 
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     44 Bit        Muxes := 1     
	   5 Input     44 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 10    
Module tdt_dmi_sync_dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module tdt_dmi_sync_dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module tdt_dmi_pulse_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tdt_dmi_sync_dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module tdt_dmi_sync_dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module tdt_dmi_pulse_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tdt_dmi_sync_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module tdt_dmi_sync_dff 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module tdt_dmi_pulse_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module tdt_apb_master 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 1     
Module tr_axi_interconnect 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module axi_interconnect128 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 4     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
Module fifo_counter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fifo_counter__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fifo_counter__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fifo_counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fifo_counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fifo_counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fifo_counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module fifo_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module axi_fifo_entry__1 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module axi_fifo_entry__2 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module axi_fifo_entry__3 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module axi_fifo_entry__4 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module axi_fifo_entry__5 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module axi_fifo_entry__6 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module axi_fifo_entry__7 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module axi_fifo_entry 
Detailed RTL Component Info : 
+---Registers : 
	               71 Bit    Registers := 1     
Module axi_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module init_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_ram__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module init_f_spsram_32768x128 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module fpga_ram__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module fpga_ram__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
Module f_spsram_32768x128 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
Module axi_slave128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     40 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               40 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 2     
Module axi_err128__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module axi2ahb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 6     
Module axi_err128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
Module ahb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module fpga_ram__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module fpga_ram__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit         RAMs := 1     
Module mem_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ahb2apb 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 1     
+---Muxes : 
	   4 Input    128 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
Module apb_bridge 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module uart_apb_reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module uart_baud_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module uart_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
Module uart_trans 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module uart_receive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module counter__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module counter__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module counter__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module counter__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module timer__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 8     
Module bus_delay 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module gpio_apbif 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
Module gpio_ctrl 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 56    
Module counter__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module counter__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module counter__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module timer 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	  24 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 8     
Module fpga_clk_gen 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module err_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_nxt_st" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_0/tdata2_lowbits_reg[0]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_0/tdata2_lowbits_reg[10]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_0/tdata2_lowbits_reg[10]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_0/tdata2_lowbits_reg[14]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_0/tdata2_lowbits_reg[14]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_0/tdata2_lowbits_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/\x_aq_dtu_iie_trigger_0/tdata2_lowbits_reg[16] )
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_1/tdata2_lowbits_reg[0]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_1/tdata2_lowbits_reg[16]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_1/tdata2_lowbits_reg[10]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_1/tdata2_lowbits_reg[16]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_1/tdata2_lowbits_reg[14]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/x_aq_dtu_iie_trigger_1/tdata2_lowbits_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_m_iie_alli_10/\x_aq_dtu_iie_trigger_1/tdata2_lowbits_reg[16] )
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_ctrli_12/haltcause_reg[0]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_ctrli_12/dcsr_cause_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_ctrli_12/haltcause_reg[1]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_ctrli_12/dcsr_cause_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_ctrli_12/haltcause_reg[2]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_dtu_ctrli_12/dcsr_cause_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/op_stat_reg[1]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_idr/op_stat_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[5]' (FDC) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[6]' (FDP) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/\x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[4] )
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[3]' (FDC) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[2]' (FDC) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[1]' (FDC) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_rst_cnt_reg[0]' (FDC) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_cur_st_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_cur_st_reg[0]' (FDC) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_cur_st_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_cur_st_reg[3]' (FDC) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_cur_st_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_cur_st_reg[1]' (FDC) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_cur_st_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/\x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/tap2_cur_st_reg[2] )
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/paddr_reg[0]' (FDCE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/paddr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/\x_c906_dtm_top/x_tdt_dmi/x_tdt_apb_master/paddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/\x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/fsm2_parity_reg )
INFO: [Synth 8-3886] merging instance 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/fsm2_read_vld_reg' (FDE) to 'x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/fsm2_rs_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/\x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/fsm2_rs_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_soc/x_cpu_sub_system_axi/x_c906_wrapper/i_0/\x_c906_dtm_top/x_tdt_dmi/x_tdt_dtm_top/x_tdt_dtm_ctrl/fsm2_rs_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex2_expnt_2_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex3_adder_0_reg[109] )
WARNING: [Synth 8-3332] Sequential element (ex2_special_sign_reg[3]) is unused and will be removed from module aq_vfmau_special_judge_double.
WARNING: [Synth 8-3332] Sequential element (ex2_mac_expnt_diff_reg[11]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex2_mac_expnt_diff_reg[10]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex2_mac_expnt_diff_reg[9]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex2_mac_expnt_diff_reg[8]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex2_mac_expnt_diff_reg[7]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex3_adder_0_reg[109]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex3_mult_expnt_reg[12]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex3_mult_expnt_reg[11]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex2_left_max_reg[11]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex2_left_max_reg[10]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex2_left_max_reg[9]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex2_left_max_reg[8]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex2_left_max_reg[7]) is unused and will be removed from module aq_vfmau_mult_double.
WARNING: [Synth 8-3332] Sequential element (ex2_expnt_2_reg[12]) is unused and will be removed from module aq_vfmau_mult_double.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ex2_partial_result_1_reg[83] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ex2_partial_result_0_reg[83] )
INFO: [Synth 8-5546] ROM "single0_ex2_result_denorm_round_add_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "double_ex2_result_denorm_round_add_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "half0_ex2_result_denorm_round_add_num" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_fdsu_top/x_aq_fdsu_scalar_dp /\qt_rt_const_shift_std_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_falu_top/x_aq_fadd_double_top/x_aq_fadd_double_add /\ex2_adder_b_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vpu_viq0_dp/ex1_vreg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_falu_top/x_aq_fadd_scalar_dp/ex4_expt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_falu_top/x_aq_fadd_double_top/x_aq_fadd_double_dp/ex3_expt_mask_reg )
INFO: [Synth 8-582] remapping instance \x_aq_falu_top/x_aq_fadd_double_top/x_aq_fadd_double_add /x_aq_fadd_double_round/i_0/i_432 detected constants or equivalencies not detected during regular propagation - skipping remap
INFO: [Synth 8-5546] ROM "sel0_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel2_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel3_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[23] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[22] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[21] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[20] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[19] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[18] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[17] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[16] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[15] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[14] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[13] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[12] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[11] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[10] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[9] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[2] driven by constant 1
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[1] driven by constant 0
WARNING: [Synth 8-3917] design aq_vpu_top__GCB2 has port vpu_dtu_dbg_info[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[6]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[0]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[4]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[2]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[1]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[5]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[3]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[7]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_byte_mask_ff_reg[7]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/vm_high_ff_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_vtb /vm_high_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_lsu_if /x_aq_vlsu_st_align_buffer/\ab_rot_reg[4] )
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[0]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[1]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[2]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[4]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[5]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[6]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_split_cnt_reg[7]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[0]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_round_bit_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_vtb /x_aq_vlsu_vtb_entry_1/\entry_round_bit_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[0]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[1]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[2]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[4]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[5]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[6]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_split_cnt_reg[7]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[0]' (FDE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_round_bit_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_vtb /x_aq_vlsu_vtb_entry_0/\entry_round_bit_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_vlsu_top/x_aq_vlsu_vtb /x_aq_vlsu_vtb_entry_3/entry_vld_reg)
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[32]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[33]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[34]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[35]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[36]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[37]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[38]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[39]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[40]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[41]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[42]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[43]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[44]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[45]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[46]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[47]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[48]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[49]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[50]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[51]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[52]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[53]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[54]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[55]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[56]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[57]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[58]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[59]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[60]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[61]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[62]' (FDE) to 'x_aq_fcnvt_top/x_aq_fcnvt_scalar_dp/ex3_result_reg[63]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[2]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[4]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[6]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[0]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[0]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[6]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[2]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[6]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[4]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[6]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[2]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[6]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[4]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[6]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[0]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[4]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[3]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[5]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[1]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[1]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[3]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[7]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[5]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_0/entry_mask_reg[7]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[3]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_1/entry_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[7]' (FDPE) to 'x_aq_vlsu_top/x_aq_vlsu_vtb/x_aq_vlsu_vtb_entry_2/entry_mask_reg[5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (bytes_vld_for_abnormal_reg[7]) is unused and will be removed from module aq_vlsu_ld_align_buffer.
WARNING: [Synth 8-3332] Sequential element (bytes_vld_for_abnormal_reg[6]) is unused and will be removed from module aq_vlsu_ld_align_buffer.
WARNING: [Synth 8-3332] Sequential element (bytes_vld_for_abnormal_reg[5]) is unused and will be removed from module aq_vlsu_ld_align_buffer.
WARNING: [Synth 8-3332] Sequential element (bytes_vld_for_abnormal_reg[4]) is unused and will be removed from module aq_vlsu_ld_align_buffer.
WARNING: [Synth 8-3332] Sequential element (bytes_vld_for_abnormal_reg[3]) is unused and will be removed from module aq_vlsu_ld_align_buffer.
WARNING: [Synth 8-3332] Sequential element (bytes_vld_for_abnormal_reg[2]) is unused and will be removed from module aq_vlsu_ld_align_buffer.
WARNING: [Synth 8-3332] Sequential element (bytes_vld_for_abnormal_reg[1]) is unused and will be removed from module aq_vlsu_ld_align_buffer.
WARNING: [Synth 8-3332] Sequential element (bytes_vld_for_abnormal_reg[0]) is unused and will be removed from module aq_vlsu_ld_align_buffer.
WARNING: [Synth 8-3332] Sequential element (ab_rot_reg[4]) is unused and will be removed from module aq_vlsu_st_align_buffer.
WARNING: [Synth 8-3332] Sequential element (entry_vreg_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_vreg_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[7]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[6]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[5]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[4]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[3]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[2]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_fof_reg) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[7]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[6]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[5]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[4]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[3]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[2]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_round_bit_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__1.
WARNING: [Synth 8-3332] Sequential element (entry_vreg_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_vreg_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[7]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[6]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[5]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[4]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[3]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[2]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_fof_reg) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[7]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[6]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[5]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[4]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[3]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[2]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_round_bit_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__2.
WARNING: [Synth 8-3332] Sequential element (entry_vreg_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_vreg_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[7]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[6]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[5]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[4]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[3]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[2]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_bytes_vld_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_fof_reg) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_seq_last_reg) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_split_cnt_reg[7]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_split_cnt_reg[6]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_split_cnt_reg[5]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_split_cnt_reg[4]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_split_cnt_reg[3]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_split_cnt_reg[2]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_split_cnt_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_split_cnt_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_round_bit_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_round_bit_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_sseg_type_reg) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[7]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[6]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[5]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[4]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[3]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[2]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[1]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_vl_mask_reg[0]) is unused and will be removed from module aq_vlsu_vtb_entry__3.
WARNING: [Synth 8-3332] Sequential element (entry_st_reg) is unused and will be removed from module aq_vlsu_vtb_entry.
WARNING: [Synth 8-3332] Sequential element (entry_vld_reg) is unused and will be removed from module aq_vlsu_vtb_entry.
WARNING: [Synth 8-3332] Sequential element (entry_vreg_reg[6]) is unused and will be removed from module aq_vlsu_vtb_entry.
WARNING: [Synth 8-3332] Sequential element (entry_vreg_reg[5]) is unused and will be removed from module aq_vlsu_vtb_entry.
WARNING: [Synth 8-3332] Sequential element (entry_vreg_reg[4]) is unused and will be removed from module aq_vlsu_vtb_entry.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "byte_cnt_mask" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_lsu_dc/\dc_hint_size_reg[4] )
INFO: [Synth 8-3886] merging instance 'x_aq_lsu_dc/dc_dca_type_reg[1]' (FDE) to 'x_aq_lsu_dc/dc_size_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_aq_lsu_dc/dc_dca_type_reg[0]' (FDE) to 'x_aq_lsu_dc/dc_sign_ext_reg'
INFO: [Synth 8-3886] merging instance 'x_aq_lsu_dc/dc_vl_update_reg' (FDE) to 'x_aq_lsu_dc/dc_wdata_shift_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_lsu_stb/\merge_awprot_reg[2] )
INFO: [Synth 8-3886] merging instance 'x_aq_lsu_dc/dc_wdata_shift_reg[0]' (FDE) to 'x_aq_lsu_dc/dc_wdata_shift_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_lsu_dc/\dc_vl_val_reg[6] )
WARNING: [Synth 8-6014] Unused sequential element x_aq_lsu_gpfb/pfb_ld_pc_reg was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/lsu/rtl/aq_lsu_pfb.v:348]
INFO: [Synth 8-5546] ROM "decd_16_func0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_16_func0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_16_func1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decd_fp1_eu" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "decd_fp1_func" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_aq_idu_id_dp/\ex1_vec_inst_data_reg[134] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_idu_id_dp/\ex1_int_inst_data_reg[209] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_idu_id_dp/\ex1_int_inst_data_reg[203] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_idu_id_dp/\ex1_int_inst_data_reg[197] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_idu_id_dp/\ex1_int_inst_data_reg[218] )
WARNING: [Synth 8-3917] design aq_cp0_top has port cp0_idu_vsetvl_dis_stall driven by constant 0
WARNING: [Synth 8-3917] design aq_cp0_top has port cp0_ifu_icache_inv_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design aq_cp0_top has port cp0_rtu_ex1_expt_vec[4] driven by constant 0
WARNING: [Synth 8-3917] design aq_cp0_top has port cp0_rtu_ex1_vs_dirty driven by constant 0
WARNING: [Synth 8-3917] design aq_cp0_top has port cp0_rtu_ex1_vs_dirty_dp driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_cp0_regs/\x_aq_cp0_prtc_csr/satp_mode_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_cp0_regs/\x_aq_cp0_hpcp_csr/mcntwen_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_cp0_regs/\x_aq_cp0_trap_csr/edeleg_reg[14] )
WARNING: [Synth 8-3917] design aq_vidu_top has port vidu_cp0_vid_fof_vld driven by constant 0
WARNING: [Synth 8-3917] design aq_vidu_top has port vidu_dtu_debug_info[7] driven by constant 0
WARNING: [Synth 8-3917] design aq_vidu_top has port vidu_dtu_debug_info[6] driven by constant 0
WARNING: [Synth 8-3917] design aq_vidu_top has port vidu_dtu_debug_info[5] driven by constant 0
WARNING: [Synth 8-3917] design aq_vidu_top has port vidu_dtu_debug_info[4] driven by constant 0
WARNING: [Synth 8-3917] design aq_vidu_top has port vidu_dtu_debug_info[3] driven by constant 0
WARNING: [Synth 8-3917] design aq_vidu_top has port vidu_dtu_debug_info[2] driven by constant 0
WARNING: [Synth 8-3917] design aq_vidu_top has port vidu_idu_vec_full driven by constant 0
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_misc_tstnbz_rst0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_rtu_top/\x_aq_rtu_dp/dp_ex2_cur_pc_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry0/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry1/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry2/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry3/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry4/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry5/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry6/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry7/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry8/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry9/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry10/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry11/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry12/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry13/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry14/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_btb/\x_aq_ifu_btb_entry15/btb_tag_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_ibuf/\x_aq_ifu_ibuf_pop_entry1/entry_pred_taken_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_ifu_pred/\pred_h0_pc_reg[0] )
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[63] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[62] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[61] driven by constant 1
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[60] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[58] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[57] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[56] driven by constant 1
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[55] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[54] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[53] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[52] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[51] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[50] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[49] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[48] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[47] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[46] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[45] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[44] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[43] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[42] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[41] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[40] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[39] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[38] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[37] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[36] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[35] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[34] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[33] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[32] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[31] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[30] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[29] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[28] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[27] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[26] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[25] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[24] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[23] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[15] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[14] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[13] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata1[5] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[49] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[48] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[47] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[46] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[45] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[44] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[43] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[42] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[41] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[40] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[39] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[38] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[37] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tdata3[36] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[63] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[62] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[61] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[60] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[59] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[58] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[57] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[56] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[55] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[54] driven by constant 0
WARNING: [Synth 8-3917] design aq_dtu_mcontrol_output_select__GB0 has port m0_tinfo[53] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_aq_dtu_mcontrol_7/tdata1_chain_reg )
INFO: [Synth 8-5546] ROM "hit_num_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hit_num_index" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sysmap_mmu_flg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram0/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram1/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram0/mem_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM x_aq_mmu_jtlb_data_array/x_aq_spsram_64x88/x_aq_f_spsram_64x88/ram1/mem_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_mmu_top/x_aq_mmu_ptw/\ptw_pmp_hit_num_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_mmu_top/x_aq_mmu_ptw/\ptw_req_addr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[0].int_id_fst_stg_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[1].int_id_fst_stg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[2].int_id_fst_stg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[3].int_id_fst_stg_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[4].int_id_fst_stg_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[5].int_id_fst_stg_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[6].int_id_fst_stg_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_32to1_arb/\FIRST_SEL_FLOP[7].int_id_fst_stg_reg[79] )
INFO: [Synth 8-4471] merging register 'MST_FLOP[1].mst_pprot_flop_reg[3:2]' into 'MST_FLOP[0].mst_pprot_flop_reg[1:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:239]
INFO: [Synth 8-4471] merging register 'MST_FLOP[1].mst_paddr_flop_reg[23:12]' into 'MST_FLOP[0].mst_paddr_flop_reg[11:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:241]
INFO: [Synth 8-4471] merging register 'MST_FLOP[1].mst_pwrite_flop_reg[1:1]' into 'MST_FLOP[0].mst_pwrite_flop_reg[0:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:240]
INFO: [Synth 8-4471] merging register 'MST_FLOP[1].mst_pwdata_flop_reg[63:32]' into 'MST_FLOP[0].mst_pwdata_flop_reg[31:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:242]
INFO: [Synth 8-4471] merging register 'MST_FLOP[1].mst_psec_flop_reg[1:1]' into 'MST_FLOP[0].mst_psec_flop_reg[0:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:255]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[1].mst_pprot_flop_reg[3:2]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pprot_flop_reg[1:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:239]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[2].mst_pprot_flop_reg[5:4]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pprot_flop_reg[1:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:239]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[3].mst_pprot_flop_reg[7:6]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pprot_flop_reg[1:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:239]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[4].mst_pprot_flop_reg[9:8]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pprot_flop_reg[1:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:239]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[1].mst_paddr_flop_reg[53:27]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[26:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:241]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[2].mst_paddr_flop_reg[80:54]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[26:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:241]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[3].mst_paddr_flop_reg[107:81]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[26:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:241]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[4].mst_paddr_flop_reg[134:108]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_paddr_flop_reg[26:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:241]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[1].mst_pwrite_flop_reg[1:1]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwrite_flop_reg[0:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:240]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[2].mst_pwrite_flop_reg[2:2]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwrite_flop_reg[0:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:240]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[3].mst_pwrite_flop_reg[3:3]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwrite_flop_reg[0:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:240]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[4].mst_pwrite_flop_reg[4:4]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwrite_flop_reg[0:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:240]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[1].mst_pwdata_flop_reg[63:32]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[31:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:242]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[2].mst_pwdata_flop_reg[95:64]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[31:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:242]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[3].mst_pwdata_flop_reg[127:96]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[31:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:242]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[4].mst_pwdata_flop_reg[159:128]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_pwdata_flop_reg[31:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:242]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[1].mst_psec_flop_reg[1:1]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_psec_flop_reg[0:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:255]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[2].mst_psec_flop_reg[2:2]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_psec_flop_reg[0:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:255]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[3].mst_psec_flop_reg[3:3]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_psec_flop_reg[0:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:255]
INFO: [Synth 8-4471] merging register 'x_csky_apb_1tox_matrix/MST_FLOP[4].mst_psec_flop_reg[4:4]' into 'x_csky_apb_1tox_matrix/MST_FLOP[0].mst_psec_flop_reg[0:0]' [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/C906_RTL_FACTORY/gen_rtl/plic/rtl/csky_apb_1tox_matrix.v:255]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_kid_busif/lst_apb_slverr_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_kid_busif/x_prio_1tox_matrix/\slv_prdata_flop_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_plic_hreg_busif/x_hart_ict_rdata_ff/\data_flop_reg[31] )
INFO: [Synth 8-5546] ROM "x_clint_top/x_clint_func/acc_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_tdt_top/x_tdt_dm_top/x_tdt_dm /\cuscmderr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_biu_top/\x_aq_biu_write_channel/biu_pad_awid_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_aq_biu_top/\x_aq_biu_read_channel/biu_pad_arid_reg[7] )
INFO: [Synth 8-5546] ROM "x_timer/timer_1_load_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_timer/timer_1_control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_timer/timer_2_load_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_timer/timer_2_control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_timer/timer_3_load_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_timer/timer_3_control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_timer/timer_4_load_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "x_timer/timer_4_control_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ahb_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_cnt_sub" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ahb_trans_seq" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_rd_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_rd_en_first" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ahb_wr_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clr_ptr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element x_gpio_ctrl/gpio_intrclk_en_reg was removed.  [C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.srcs/sources_1/imports/openc906/smart_run/logical/gpio/gpio_ctrl.v:159]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_fifo/\x_axi_fifo_entry0/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_fifo/\x_axi_fifo_entry7/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_fifo/\x_axi_fifo_entry6/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_fifo/\x_axi_fifo_entry5/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_fifo/\x_axi_fifo_entry4/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_fifo/\x_axi_fifo_entry3/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_fifo/\x_axi_fifo_entry2/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_fifo/\x_axi_fifo_entry1/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_mem_ctrl/\hresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi2ahb/\rresp_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi2ahb/\pad_biu_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi2ahb/\biu_pad_hprot_reg[2] )
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_gpio/\x_gpio_apbif/int_gpio_swporta_ctl_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/x_uart/\x_uart_apb_reg/uart_iir_iid_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_apb/\x_fpga_clk_gen/prdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_interconnect/\awaddr_sel_store0_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_axi_interconnect/\awaddr_sel_store2_reg[31] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:08:48 ; elapsed = 00:08:54 . Memory (MB): peak = 2016.820 ; gain = 1665.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------+---------------+----------------+
|Module Name | RTL Object            | Depth x Width | Implemented As | 
+------------+-----------------------+---------------+----------------+
|aq_iu_alu   | alu_shifter_extu_mask | 64x64         | LUT            | 
+------------+-----------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga_ram__parameterized0:  | mem_reg        | 256 x 29(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized0:  | mem_reg        | 256 x 29(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized5:  | mem_reg        | 64 x 48(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fpga_ram__parameterized5:  | mem_reg        | 64 x 48(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fpga_ram__parameterized7:  | mem_reg        | 64 x 44(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fpga_ram__parameterized7:  | mem_reg        | 64 x 44(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|init_ram:                  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized0:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized1:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized2:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized3:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized4:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized5:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized6:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized7:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized9:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized10: | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized11: | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized12: | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized13: | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized14: | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi2ahb                  | entry_data_reg | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------+--------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                | RTL Object                                                                                                   | Inference | Size (Depth x Width) | Primitives      | 
+---------------------------+--------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|x_aq_ifu_icache            | x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram0/mem_reg                               | Implied   | 256 x 1              | RAM256X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[0].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[1].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[2].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[3].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[4].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[5].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[6].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[7].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram2/mem_reg                                   | Implied   | 64 x 2               | RAM64X1S x 2    | 
+---------------------------+--------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_0/x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_0/x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_8/x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_8/x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_9/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_10/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_11/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_12/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_3/x_aq_f_spsram_2048x32/ram3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_13/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_23/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_24/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_26/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_2/x_aq_f_spsram_2048x32/ram3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_27/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_28/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_32/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_33/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_1/x_aq_f_spsram_2048x32/ram3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_34/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_35/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_36/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_icache/i_37/x_aq_ifu_icache_data_array/x_aq_spsram_2048x32_0/x_aq_f_spsram_2048x32/ram3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_0/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[0].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_1/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[1].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_2/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[2].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_3/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[3].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_4/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[4].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_5/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[5].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_6/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[6].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_7/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[7].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_8/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[8].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_9/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[9].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_10/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[10].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_11/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[11].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_12/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[12].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_13/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[13].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_14/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[14].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_cpu_top/x_aq_top_0/x_aq_core/x_aq_ifu_top/x_aq_ifu_pred/i_15/x_aq_ifu_bht/x_aq_ifu_bht_array/x_aq_spsram_1024x16/x_aq_f_spsram_1024x16/RAM_DIN_VEC[15].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_0/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[0].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_1/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[1].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_2/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[2].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_3/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[3].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_4/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[4].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_5/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[5].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_6/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[6].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_7/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[7].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_8/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[8].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_9/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[9].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_10/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[10].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_11/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[11].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_12/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[12].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_13/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[13].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_14/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[14].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_15/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[15].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_16/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[16].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_17/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[17].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_18/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[18].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_19/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[19].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_20/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[20].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_21/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[21].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_22/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[22].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_23/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[23].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_24/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[24].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_25/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[25].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_26/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[26].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_27/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[27].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_28/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[28].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_29/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[29].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_30/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[30].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_31/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[31].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_32/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[32].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_33/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[33].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_34/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[34].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_35/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[35].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_36/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[36].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_37/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[37].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_38/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[38].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_39/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[39].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_40/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[40].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_41/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[41].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_42/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[42].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_43/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[43].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_44/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[44].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_45/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[45].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_46/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[46].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_47/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[47].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_48/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[48].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_49/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[49].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_50/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[50].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_51/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[51].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_52/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[52].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_53/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[53].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_54/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[54].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_55/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[55].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_56/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[56].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_57/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[57].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_58/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[58].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_59/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[59].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_60/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[60].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_61/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[61].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_62/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[62].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance x_soc/x_cpu_sub_system_axi/x_c906_wrapper/x_aq_lsu_topi_5/x_aq_dcache_top/i_63/x_aq_dcache_data_array_bank0/x_aq_spsram_1024x64/x_aq_f_spsram_1024x64/RAM_DIN_VEC[63].ram_instance/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |aq_vfmau_mult_double               |           1|      8865|
|2     |aq_vfmau_frac_mult                 |           1|     19763|
|3     |aq_vfmau_dp__GC0                   |           1|       164|
|4     |aq_vfmau_ctrl                      |           1|        25|
|5     |aq_vpu_top__GCB0                   |           1|     13088|
|6     |aq_vpu_top__GCB1                   |           1|     10577|
|7     |aq_vpu_top__GCB2                   |           1|     20294|
|8     |aq_lsu_top__GB0                    |           1|     22355|
|9     |aq_lsu_top__GB1                    |           1|     14691|
|10    |aq_idu_top                         |           1|     26617|
|11    |aq_cp0_top                         |           1|      8152|
|12    |aq_vidu_top                        |           1|     16748|
|13    |aq_core__GCB3                      |           1|     27838|
|14    |aq_ifu_top                         |           1|     11905|
|15    |aq_dtu_mcontrol_output_select__GB0 |           1|     23177|
|16    |aq_dtu_mcontrol_output_select__GB1 |           1|      5141|
|17    |aq_dtu_m_iie_all__GC0              |           1|      3175|
|18    |aq_dtu_trigger_module__GC0         |           1|        54|
|19    |aq_dtu_ctrl__GC0                   |           1|      3937|
|20    |aq_dtu_cdc                         |           1|       610|
|21    |aq_top__GC0                        |           1|     19711|
|22    |plic_hart_arb                      |           1|     10260|
|23    |plic_top__GB1                      |           1|     18855|
|24    |openC906__GC0                      |           1|      9508|
|25    |tr_axi_interconnect__GC0           |           1|      2031|
|26    |soc__GC0                           |           1|     12820|
|27    |clk_wiz_0__GD                      |           1|         2|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'sysclk/clk_in1' to pin 'clkin_ibuf/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'sysclk/clk_out1' to pin 'sysclk/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'sysclk/clk_in1' to 'clkin_ibuf/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:03 ; elapsed = 00:09:11 . Memory (MB): peak = 2016.820 ; gain = 1665.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:07 ; elapsed = 00:11:15 . Memory (MB): peak = 2079.473 ; gain = 1728.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                | RTL Object     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|fpga_ram__parameterized0:  | mem_reg        | 256 x 29(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized0:  | mem_reg        | 256 x 29(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized1:  | mem_reg        | 2 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized5:  | mem_reg        | 64 x 48(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fpga_ram__parameterized5:  | mem_reg        | 64 x 48(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fpga_ram__parameterized7:  | mem_reg        | 64 x 44(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fpga_ram__parameterized7:  | mem_reg        | 64 x 44(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 2      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized2:  | mem_reg        | 1 K x 1(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|init_ram:                  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized0:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized1:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized2:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized3:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized4:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized5:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized6:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized7:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized9:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized10: | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized11: | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized12: | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized13: | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|init_ram__parameterized14: | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|fpga_ram__parameterized8:  | mem_reg        | 32 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 8      | 
|x_axi2ahb                  | entry_data_reg | 8 x 128(READ_FIRST)    | W |   | 8 x 128(WRITE_FIRST)   |   | R | Port A and B     | 0      | 2      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fpga_ram__parameterized9:  | mem_reg        | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------+----------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+---------------------------+--------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|Module Name                | RTL Object                                                                                                   | Inference | Size (Depth x Width) | Primitives      | 
+---------------------------+--------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+
|x_aq_ifu_icache            | x_aq_ifu_icache_tag_array/x_aq_spsram_256x59/x_aq_f_spsram_256x59/ram0/mem_reg                               | Implied   | 256 x 1              | RAM256X1S x 1   | 
|x_aq_mmu_top/x_aq_mmu_jtlb | x_aq_mmu_jtlb_tag_array/x_aq_spsram_64x98/x_aq_f_spsram_64x98/ram2/mem_reg                                   | Implied   | 64 x 2               | RAM64X1S x 2    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank0/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank0/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[0].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[1].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[2].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[3].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[4].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[5].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[6].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[7].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[8].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[9].ram_instance/mem_reg  | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[10].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[11].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[12].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[13].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[14].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[15].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[16].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[17].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[18].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[19].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[20].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[21].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[22].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[23].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[24].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[25].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[26].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[27].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[28].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[29].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[30].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[31].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[32].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[33].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[34].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[35].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[36].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[37].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[38].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[39].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[40].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[41].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[42].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[43].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[44].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[45].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[46].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[47].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[48].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[49].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[50].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[51].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[52].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[53].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[54].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[55].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[56].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_tag_array_bank1/x_aq_spsram_64x58_bank1/x_aq_f_spsram_64x58/RAM_DIN_VEC[57].ram_instance/mem_reg | Implied   | 64 x 1               | RAM64X1S x 1    | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[0].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[1].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[2].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[3].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[4].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[5].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[6].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
|x_aq_dcache_top            | x_aq_dcache_dirty_array/x_aq_spsram_128x8/x_aq_f_spsram_128x8/RAM_DIN_VEC[7].ram_instance/mem_reg            | Implied   | 128 x 1              | RAM128X1S x 1   | 
+---------------------------+--------------------------------------------------------------------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |aq_vfmau_mult_double               |           1|      8706|
|2     |aq_vfmau_frac_mult                 |           1|     19763|
|3     |aq_vfmau_dp__GC0                   |           1|       164|
|4     |aq_vfmau_ctrl                      |           1|        25|
|5     |aq_vpu_top__GCB0                   |           1|     13088|
|6     |aq_vpu_top__GCB1                   |           1|     10259|
|7     |aq_vpu_top__GCB2                   |           1|     20008|
|8     |aq_idu_top                         |           1|     26557|
|9     |aq_cp0_top                         |           1|      7911|
|10    |aq_vidu_top                        |           1|     16733|
|11    |aq_core__GCB3                      |           1|     27607|
|12    |aq_ifu_top                         |           1|     11717|
|13    |aq_dtu_mcontrol_output_select__GB0 |           1|     22969|
|14    |aq_dtu_mcontrol_output_select__GB1 |           1|      5138|
|15    |aq_dtu_m_iie_all__GC0              |           1|      2142|
|16    |aq_dtu_trigger_module__GC0         |           1|        50|
|17    |aq_dtu_ctrl__GC0                   |           1|      3760|
|18    |aq_dtu_cdc                         |           1|       572|
|19    |aq_top__GC0                        |           1|     19619|
|20    |plic_hart_arb                      |           1|      8979|
|21    |plic_top__GB1                      |           1|     16404|
|22    |tr_axi_interconnect__GC0           |           1|      1635|
|23    |soc__GC0                           |           1|     12820|
|24    |clk_wiz_0__GD                      |           1|         2|
|25    |tr_axi_interconnect_GT0            |           1|     42082|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:03 ; elapsed = 00:12:22 . Memory (MB): peak = 2079.473 ; gain = 1728.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |aq_vfmau_mult_double               |           1|      3758|
|2     |aq_vfmau_frac_mult                 |           1|      4754|
|3     |aq_vfmau_dp__GC0                   |           1|        97|
|4     |aq_vfmau_ctrl                      |           1|         7|
|5     |aq_vpu_top__GCB0                   |           1|      4567|
|6     |aq_vpu_top__GCB1                   |           1|      4222|
|7     |aq_vpu_top__GCB2                   |           1|      7444|
|8     |aq_idu_top                         |           1|     10361|
|9     |aq_cp0_top                         |           1|      3212|
|10    |aq_vidu_top                        |           1|      8623|
|11    |aq_core__GCB3                      |           1|      9811|
|12    |aq_ifu_top                         |           1|      4830|
|13    |aq_dtu_mcontrol_output_select__GB0 |           1|      7350|
|14    |aq_dtu_mcontrol_output_select__GB1 |           1|      2348|
|15    |aq_dtu_m_iie_all__GC0              |           1|       905|
|16    |aq_dtu_trigger_module__GC0         |           1|        30|
|17    |aq_dtu_ctrl__GC0                   |           1|      2115|
|18    |aq_dtu_cdc                         |           1|       398|
|19    |aq_top__GC0                        |           1|      8717|
|20    |plic_hart_arb                      |           1|      2616|
|21    |plic_top__GB1                      |           1|      7154|
|22    |tr_axi_interconnect__GC0           |           1|       912|
|23    |soc__GC0                           |           1|      6637|
|24    |clk_wiz_0__GD                      |           1|         2|
|25    |tr_axi_interconnect_GT0            |           1|     19004|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [0] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [1] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [2] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [3] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [4] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [5] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [6] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [7] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [8] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [9] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [10] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [11] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [12] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [13] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_H/addr [14] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [0] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [1] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [2] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [3] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [4] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [5] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [6] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [7] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [8] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [9] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [10] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [11] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [12] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [13] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
INFO: [Synth 8-6064] Net \x_axi_slave128/x_f_spsram_32768x128_L/addr [14] is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin x_soc:i_pad_jtg_tclk to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:12:24 ; elapsed = 00:12:44 . Memory (MB): peak = 2079.473 ; gain = 1728.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:12:25 ; elapsed = 00:12:45 . Memory (MB): peak = 2079.473 ; gain = 1728.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:12:50 ; elapsed = 00:13:10 . Memory (MB): peak = 2079.473 ; gain = 1728.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:12:53 ; elapsed = 00:13:13 . Memory (MB): peak = 2079.473 ; gain = 1728.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:12:57 ; elapsed = 00:13:17 . Memory (MB): peak = 2079.473 ; gain = 1728.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:12:57 ; elapsed = 00:13:18 . Memory (MB): peak = 2079.473 ; gain = 1728.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |clk_wiz_0    |     1|
|2     |BUFG         |     2|
|3     |CARRY4       |  2312|
|4     |LUT1         |   886|
|5     |LUT2         |  4890|
|6     |LUT3         |  7894|
|7     |LUT4         | 10377|
|8     |LUT5         | 14599|
|9     |LUT6         | 43128|
|10    |MUXF7        |  3298|
|11    |MUXF8        |  1133|
|12    |RAM128X1S    |     8|
|13    |RAM256X1S    |     1|
|14    |RAM64X1S     |   234|
|15    |RAMB18E1     |    10|
|16    |RAMB18E1_1   |    16|
|17    |RAMB18E1_2   |   288|
|18    |RAMB36E1     |     1|
|19    |RAMB36E1_1   |     1|
|20    |RAMB36E1_10  |     1|
|21    |RAMB36E1_100 |     1|
|22    |RAMB36E1_101 |     1|
|23    |RAMB36E1_102 |     1|
|24    |RAMB36E1_103 |     1|
|25    |RAMB36E1_104 |     1|
|26    |RAMB36E1_105 |     1|
|27    |RAMB36E1_106 |     1|
|28    |RAMB36E1_107 |     1|
|29    |RAMB36E1_108 |     1|
|30    |RAMB36E1_109 |     1|
|31    |RAMB36E1_11  |     1|
|32    |RAMB36E1_110 |     1|
|33    |RAMB36E1_111 |     1|
|34    |RAMB36E1_112 |     1|
|35    |RAMB36E1_113 |     1|
|36    |RAMB36E1_114 |     1|
|37    |RAMB36E1_115 |     1|
|38    |RAMB36E1_116 |     1|
|39    |RAMB36E1_117 |     1|
|40    |RAMB36E1_118 |     1|
|41    |RAMB36E1_119 |     1|
|42    |RAMB36E1_12  |     1|
|43    |RAMB36E1_120 |     1|
|44    |RAMB36E1_121 |     1|
|45    |RAMB36E1_122 |     1|
|46    |RAMB36E1_123 |     1|
|47    |RAMB36E1_124 |     1|
|48    |RAMB36E1_125 |     1|
|49    |RAMB36E1_126 |     1|
|50    |RAMB36E1_127 |     1|
|51    |RAMB36E1_128 |   128|
|52    |RAMB36E1_129 |     2|
|53    |RAMB36E1_13  |     1|
|54    |RAMB36E1_14  |     1|
|55    |RAMB36E1_15  |     1|
|56    |RAMB36E1_16  |     1|
|57    |RAMB36E1_17  |     1|
|58    |RAMB36E1_18  |     1|
|59    |RAMB36E1_19  |     1|
|60    |RAMB36E1_2   |     1|
|61    |RAMB36E1_20  |     1|
|62    |RAMB36E1_21  |     1|
|63    |RAMB36E1_22  |     1|
|64    |RAMB36E1_23  |     1|
|65    |RAMB36E1_24  |     1|
|66    |RAMB36E1_25  |     1|
|67    |RAMB36E1_26  |     1|
|68    |RAMB36E1_27  |     1|
|69    |RAMB36E1_28  |     1|
|70    |RAMB36E1_29  |     1|
|71    |RAMB36E1_3   |     1|
|72    |RAMB36E1_30  |     1|
|73    |RAMB36E1_31  |     1|
|74    |RAMB36E1_32  |     1|
|75    |RAMB36E1_33  |     1|
|76    |RAMB36E1_34  |     1|
|77    |RAMB36E1_35  |     1|
|78    |RAMB36E1_36  |     1|
|79    |RAMB36E1_37  |     1|
|80    |RAMB36E1_38  |     1|
|81    |RAMB36E1_39  |     1|
|82    |RAMB36E1_4   |     1|
|83    |RAMB36E1_40  |     1|
|84    |RAMB36E1_41  |     1|
|85    |RAMB36E1_42  |     1|
|86    |RAMB36E1_43  |     1|
|87    |RAMB36E1_44  |     1|
|88    |RAMB36E1_45  |     1|
|89    |RAMB36E1_46  |     1|
|90    |RAMB36E1_47  |     1|
|91    |RAMB36E1_48  |     1|
|92    |RAMB36E1_49  |     1|
|93    |RAMB36E1_5   |     1|
|94    |RAMB36E1_50  |     1|
|95    |RAMB36E1_51  |     1|
|96    |RAMB36E1_52  |     1|
|97    |RAMB36E1_53  |     1|
|98    |RAMB36E1_54  |     1|
|99    |RAMB36E1_55  |     1|
|100   |RAMB36E1_56  |     1|
|101   |RAMB36E1_57  |     1|
|102   |RAMB36E1_58  |     1|
|103   |RAMB36E1_59  |     1|
|104   |RAMB36E1_6   |     1|
|105   |RAMB36E1_60  |     1|
|106   |RAMB36E1_61  |     1|
|107   |RAMB36E1_62  |     1|
|108   |RAMB36E1_63  |     1|
|109   |RAMB36E1_64  |     1|
|110   |RAMB36E1_65  |     1|
|111   |RAMB36E1_66  |     1|
|112   |RAMB36E1_67  |     1|
|113   |RAMB36E1_68  |     1|
|114   |RAMB36E1_69  |     1|
|115   |RAMB36E1_7   |     1|
|116   |RAMB36E1_70  |     1|
|117   |RAMB36E1_71  |     1|
|118   |RAMB36E1_72  |     1|
|119   |RAMB36E1_73  |     1|
|120   |RAMB36E1_74  |     1|
|121   |RAMB36E1_75  |     1|
|122   |RAMB36E1_76  |     1|
|123   |RAMB36E1_77  |     1|
|124   |RAMB36E1_78  |     1|
|125   |RAMB36E1_79  |     1|
|126   |RAMB36E1_8   |     1|
|127   |RAMB36E1_80  |     1|
|128   |RAMB36E1_81  |     1|
|129   |RAMB36E1_82  |     1|
|130   |RAMB36E1_83  |     1|
|131   |RAMB36E1_84  |     1|
|132   |RAMB36E1_85  |     1|
|133   |RAMB36E1_86  |     1|
|134   |RAMB36E1_87  |     1|
|135   |RAMB36E1_88  |     1|
|136   |RAMB36E1_89  |     1|
|137   |RAMB36E1_9   |     1|
|138   |RAMB36E1_90  |     1|
|139   |RAMB36E1_91  |     1|
|140   |RAMB36E1_92  |     1|
|141   |RAMB36E1_93  |     1|
|142   |RAMB36E1_94  |     1|
|143   |RAMB36E1_95  |     1|
|144   |RAMB36E1_96  |     1|
|145   |RAMB36E1_97  |     1|
|146   |RAMB36E1_98  |     1|
|147   |RAMB36E1_99  |     1|
|148   |FDCE         | 16118|
|149   |FDPE         |   659|
|150   |FDRE         | 13872|
|151   |FDSE         |   153|
|152   |LD           |     4|
|153   |IBUF         |     1|
|154   |IBUFG        |     1|
|155   |OBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+----------------------------------------------------------+---------------------------------------+-------+
|      |Instance                                                  |Module                                 |Cells  |
+------+----------------------------------------------------------+---------------------------------------+-------+
|1     |top                                                       |                                       | 120145|
|2     |  x_soc                                                   |soc                                    | 120140|
|3     |    x_cpu_sub_system_axi                                  |cpu_sub_system_axi                     | 113128|
|4     |      x_c906_wrapper                                      |tr_axi_interconnect                    | 113128|
|5     |        x_c906_dtm_top                                    |tdt_dmi_top                            |   1055|
|6     |          x_tdt_dmi                                       |tdt_dmi                                |   1052|
|7     |            x_tdt_apb_master                              |tdt_apb_master                         |    760|
|8     |              x_tdt_dmi_pulse_cmd_vld                     |tdt_dmi_pulse_sync                     |     10|
|9     |                x_tdt_dmi_sync_dff                        |tdt_dmi_sync_dff_1226                  |      4|
|10    |                x_tdt_dmi_sync_dff_back                   |tdt_dmi_sync_dff_1227                  |      3|
|11    |              x_tdt_dmi_pulse_dmihardreset                |tdt_dmi_pulse_sync_1221                |     61|
|12    |                x_tdt_dmi_sync_dff                        |tdt_dmi_sync_dff_1224                  |     55|
|13    |                x_tdt_dmi_sync_dff_back                   |tdt_dmi_sync_dff_1225                  |      3|
|14    |              x_tdt_dmi_pulse_sync_1                      |tdt_dmi_pulse_sync_1222                |      8|
|15    |                x_tdt_dmi_sync_dff                        |tdt_dmi_sync_dff                       |      2|
|16    |                x_tdt_dmi_sync_dff_back                   |tdt_dmi_sync_dff_1223                  |      3|
|17    |            x_tdt_dtm_top                                 |tdt_dtm_top                            |    292|
|18    |              x_tdt_dtm_chain                             |tdt_dtm_chain                          |     60|
|19    |              x_tdt_dtm_ctrl                              |tdt_dtm_ctrl                           |     54|
|20    |              x_tdt_dtm_idr                               |tdt_dtm_idr                            |    178|
|21    |          x_tdt_dmi_rst_top                               |tdt_dmi_rst_top                        |      3|
|22    |        x_cpu_top                                         |openC906                               | 111831|
|23    |          x_aq_biu_top                                    |aq_biu_top                             |   1499|
|24    |            x_aq_biu_apbif                                |aq_biu_apbif                           |    235|
|25    |            x_aq_biu_read_channel                         |aq_biu_read_channel                    |    507|
|26    |            x_aq_biu_req_arbiter                          |aq_biu_req_arbiter                     |     77|
|27    |            x_aq_biu_write_channel                        |aq_biu_write_channel                   |    680|
|28    |              x_aq_biu_wt_entry_0                         |aq_biu_wt_entry                        |     20|
|29    |              x_aq_biu_wt_entry_1                         |aq_biu_wt_entry_1206                   |     19|
|30    |              x_aq_biu_wt_entry_10                        |aq_biu_wt_entry_1207                   |     16|
|31    |              x_aq_biu_wt_entry_11                        |aq_biu_wt_entry_1208                   |     20|
|32    |              x_aq_biu_wt_entry_12                        |aq_biu_wt_entry_1209                   |     19|
|33    |              x_aq_biu_wt_entry_13                        |aq_biu_wt_entry_1210                   |     22|
|34    |              x_aq_biu_wt_entry_14                        |aq_biu_wt_entry_1211                   |     20|
|35    |              x_aq_biu_wt_entry_15                        |aq_biu_wt_entry_1212                   |     26|
|36    |              x_aq_biu_wt_entry_2                         |aq_biu_wt_entry_1213                   |     17|
|37    |              x_aq_biu_wt_entry_3                         |aq_biu_wt_entry_1214                   |     19|
|38    |              x_aq_biu_wt_entry_4                         |aq_biu_wt_entry_1215                   |     18|
|39    |              x_aq_biu_wt_entry_5                         |aq_biu_wt_entry_1216                   |     25|
|40    |              x_aq_biu_wt_entry_6                         |aq_biu_wt_entry_1217                   |     19|
|41    |              x_aq_biu_wt_entry_7                         |aq_biu_wt_entry_1218                   |     21|
|42    |              x_aq_biu_wt_entry_8                         |aq_biu_wt_entry_1219                   |     20|
|43    |              x_aq_biu_wt_entry_9                         |aq_biu_wt_entry_1220                   |     20|
|44    |          x_aq_mp_clk_top                                 |aq_mp_clk_top                          |     13|
|45    |            apb_clk_buf                                   |BUFGCE_OV                              |      3|
|46    |          x_aq_mp_rst_top                                 |aq_mp_rst_top                          |      5|
|47    |          x_aq_plic_top                                   |plic_top                               |   9656|
|48    |            \HART_ARB[0].x_plic_hart_arb                  |plic_hart_arb                          |   1581|
|49    |              x_plic_32to1_arb                            |plic_32to1_arb                         |   1482|
|50    |              x_plic_arb_ctrl                             |plic_arb_ctrl                          |     54|
|51    |            x_csky_apb_1tox_matrix                        |csky_apb_1tox_matrix                   |   1138|
|52    |            x_plic_ctrl                                   |plic_ctrl                              |      2|
|53    |            x_plic_hreg_busif                             |plic_hreg_busif                        |   2624|
|54    |              \HART_ICT_REG[0].x_hart_mth_ff              |instance_reg_flog__parameterized1_1183 |      6|
|55    |              \HART_ICT_REG[0].x_hart_sth_ff              |instance_reg_flog__parameterized1_1184 |      6|
|56    |              \HART_IE[0].HART_IE_32[0].x_hart_mie_ff     |instance_reg_flog__parameterized0      |     83|
|57    |              \HART_IE[0].HART_IE_32[0].x_hart_sie_ff     |instance_reg_flog__parameterized0_1185 |     89|
|58    |              \HART_IE[0].HART_IE_32[1].x_hart_mie_ff     |instance_reg_flog__parameterized0_1186 |     93|
|59    |              \HART_IE[0].HART_IE_32[1].x_hart_sie_ff     |instance_reg_flog__parameterized0_1187 |     76|
|60    |              \HART_IE[0].HART_IE_32[2].x_hart_mie_ff     |instance_reg_flog__parameterized0_1188 |     93|
|61    |              \HART_IE[0].HART_IE_32[2].x_hart_sie_ff     |instance_reg_flog__parameterized0_1189 |    200|
|62    |              \HART_IE[0].HART_IE_32[3].x_hart_mie_ff     |instance_reg_flog__parameterized0_1190 |    170|
|63    |              \HART_IE[0].HART_IE_32[3].x_hart_sie_ff     |instance_reg_flog__parameterized0_1191 |    114|
|64    |              \HART_IE[0].HART_IE_32[4].x_hart_mie_ff     |instance_reg_flog__parameterized0_1192 |     96|
|65    |              \HART_IE[0].HART_IE_32[4].x_hart_sie_ff     |instance_reg_flog__parameterized0_1193 |     69|
|66    |              \HART_IE[0].HART_IE_32[5].x_hart_mie_ff     |instance_reg_flog__parameterized0_1194 |     90|
|67    |              \HART_IE[0].HART_IE_32[5].x_hart_sie_ff     |instance_reg_flog__parameterized0_1195 |     75|
|68    |              \HART_IE[0].HART_IE_32[6].x_hart_mie_ff     |instance_reg_flog__parameterized0_1196 |     81|
|69    |              \HART_IE[0].HART_IE_32[6].x_hart_sie_ff     |instance_reg_flog__parameterized0_1197 |     75|
|70    |              \HART_IE[0].HART_IE_32[7].x_hart_mie_ff     |instance_reg_flog__parameterized0_1198 |     99|
|71    |              \HART_IE[0].HART_IE_32[7].x_hart_sie_ff     |instance_reg_flog__parameterized0_1199 |     91|
|72    |              \HART_IE_RW[0].x_hart_ie_rdata_ff           |instance_reg_flog__parameterized0_1200 |     32|
|73    |              \HART_IE_RW[0].x_hart_ie_ready_ff           |instance_reg_flog_1201                 |      2|
|74    |              \HART_IE_RW[0].x_hart_ie_slverr_ff          |instance_reg_flog_1202                 |      2|
|75    |              x_hart_ict_rdata_ff                         |instance_reg_flog__parameterized0_1203 |      8|
|76    |              x_hart_ict_ready_ff                         |instance_reg_flog_1204                 |      1|
|77    |              x_hart_ict_slverr_ff                        |instance_reg_flog_1205                 |      1|
|78    |              x_prio_1tox_matrix                          |csky_apb_1tox_matrix__parameterized0   |    816|
|79    |            x_plic_kid_busif                              |plic_kid_busif                         |   4311|
|80    |              \APB_SEL_EN[0].x_prio_split_rdata_ff        |instance_reg_flog__parameterized1      |      5|
|81    |              \APB_SEL_EN[0].x_prio_split_ready_ff        |instance_reg_flog                      |      2|
|82    |              \APB_SEL_EN[1].x_prio_split_rdata_ff        |instance_reg_flog__parameterized1_927  |      5|
|83    |              \APB_SEL_EN[1].x_prio_split_ready_ff        |instance_reg_flog_928                  |      2|
|84    |              \INT_KID[100].x_plic_int_kid                |plic_int_kid                           |     21|
|85    |              \INT_KID[101].x_plic_int_kid                |plic_int_kid_929                       |     32|
|86    |              \INT_KID[102].x_plic_int_kid                |plic_int_kid_930                       |     21|
|87    |              \INT_KID[103].x_plic_int_kid                |plic_int_kid_931                       |     25|
|88    |              \INT_KID[104].x_plic_int_kid                |plic_int_kid_932                       |     21|
|89    |              \INT_KID[105].x_plic_int_kid                |plic_int_kid_933                       |     32|
|90    |              \INT_KID[106].x_plic_int_kid                |plic_int_kid_934                       |     21|
|91    |              \INT_KID[107].x_plic_int_kid                |plic_int_kid_935                       |     30|
|92    |              \INT_KID[108].x_plic_int_kid                |plic_int_kid_936                       |     21|
|93    |              \INT_KID[109].x_plic_int_kid                |plic_int_kid_937                       |     32|
|94    |              \INT_KID[10].x_plic_int_kid                 |plic_int_kid_938                       |     10|
|95    |              \INT_KID[110].x_plic_int_kid                |plic_int_kid_939                       |     21|
|96    |              \INT_KID[111].x_plic_int_kid                |plic_int_kid_940                       |     25|
|97    |              \INT_KID[112].x_plic_int_kid                |plic_int_kid_941                       |     21|
|98    |              \INT_KID[113].x_plic_int_kid                |plic_int_kid_942                       |     32|
|99    |              \INT_KID[114].x_plic_int_kid                |plic_int_kid_943                       |     21|
|100   |              \INT_KID[115].x_plic_int_kid                |plic_int_kid_944                       |     30|
|101   |              \INT_KID[116].x_plic_int_kid                |plic_int_kid_945                       |     21|
|102   |              \INT_KID[117].x_plic_int_kid                |plic_int_kid_946                       |     32|
|103   |              \INT_KID[118].x_plic_int_kid                |plic_int_kid_947                       |     21|
|104   |              \INT_KID[119].x_plic_int_kid                |plic_int_kid_948                       |     30|
|105   |              \INT_KID[11].x_plic_int_kid                 |plic_int_kid_949                       |     15|
|106   |              \INT_KID[120].x_plic_int_kid                |plic_int_kid_950                       |     21|
|107   |              \INT_KID[121].x_plic_int_kid                |plic_int_kid_951                       |     32|
|108   |              \INT_KID[122].x_plic_int_kid                |plic_int_kid_952                       |     21|
|109   |              \INT_KID[123].x_plic_int_kid                |plic_int_kid_953                       |     30|
|110   |              \INT_KID[124].x_plic_int_kid                |plic_int_kid_954                       |     21|
|111   |              \INT_KID[125].x_plic_int_kid                |plic_int_kid_955                       |     32|
|112   |              \INT_KID[126].x_plic_int_kid                |plic_int_kid_956                       |     21|
|113   |              \INT_KID[127].x_plic_int_kid                |plic_int_kid_957                       |     25|
|114   |              \INT_KID[128].x_plic_int_kid                |plic_int_kid_958                       |      9|
|115   |              \INT_KID[129].x_plic_int_kid                |plic_int_kid_959                       |      9|
|116   |              \INT_KID[12].x_plic_int_kid                 |plic_int_kid_960                       |     10|
|117   |              \INT_KID[130].x_plic_int_kid                |plic_int_kid_961                       |      9|
|118   |              \INT_KID[131].x_plic_int_kid                |plic_int_kid_962                       |      9|
|119   |              \INT_KID[132].x_plic_int_kid                |plic_int_kid_963                       |      9|
|120   |              \INT_KID[133].x_plic_int_kid                |plic_int_kid_964                       |      9|
|121   |              \INT_KID[134].x_plic_int_kid                |plic_int_kid_965                       |     19|
|122   |              \INT_KID[135].x_plic_int_kid                |plic_int_kid_966                       |      9|
|123   |              \INT_KID[136].x_plic_int_kid                |plic_int_kid_967                       |      9|
|124   |              \INT_KID[137].x_plic_int_kid                |plic_int_kid_968                       |      9|
|125   |              \INT_KID[138].x_plic_int_kid                |plic_int_kid_969                       |     14|
|126   |              \INT_KID[139].x_plic_int_kid                |plic_int_kid_970                       |      9|
|127   |              \INT_KID[13].x_plic_int_kid                 |plic_int_kid_971                       |     15|
|128   |              \INT_KID[140].x_plic_int_kid                |plic_int_kid_972                       |     14|
|129   |              \INT_KID[141].x_plic_int_kid                |plic_int_kid_973                       |      9|
|130   |              \INT_KID[142].x_plic_int_kid                |plic_int_kid_974                       |     19|
|131   |              \INT_KID[143].x_plic_int_kid                |plic_int_kid_975                       |      9|
|132   |              \INT_KID[144].x_plic_int_kid                |plic_int_kid_976                       |      9|
|133   |              \INT_KID[145].x_plic_int_kid                |plic_int_kid_977                       |      9|
|134   |              \INT_KID[146].x_plic_int_kid                |plic_int_kid_978                       |     14|
|135   |              \INT_KID[147].x_plic_int_kid                |plic_int_kid_979                       |     14|
|136   |              \INT_KID[148].x_plic_int_kid                |plic_int_kid_980                       |      9|
|137   |              \INT_KID[149].x_plic_int_kid                |plic_int_kid_981                       |      9|
|138   |              \INT_KID[14].x_plic_int_kid                 |plic_int_kid_982                       |     10|
|139   |              \INT_KID[150].x_plic_int_kid                |plic_int_kid_983                       |     14|
|140   |              \INT_KID[151].x_plic_int_kid                |plic_int_kid_984                       |     19|
|141   |              \INT_KID[152].x_plic_int_kid                |plic_int_kid_985                       |      9|
|142   |              \INT_KID[153].x_plic_int_kid                |plic_int_kid_986                       |      9|
|143   |              \INT_KID[154].x_plic_int_kid                |plic_int_kid_987                       |     14|
|144   |              \INT_KID[155].x_plic_int_kid                |plic_int_kid_988                       |     14|
|145   |              \INT_KID[156].x_plic_int_kid                |plic_int_kid_989                       |      9|
|146   |              \INT_KID[157].x_plic_int_kid                |plic_int_kid_990                       |      9|
|147   |              \INT_KID[158].x_plic_int_kid                |plic_int_kid_991                       |     14|
|148   |              \INT_KID[159].x_plic_int_kid                |plic_int_kid_992                       |      9|
|149   |              \INT_KID[15].x_plic_int_kid                 |plic_int_kid_993                       |     10|
|150   |              \INT_KID[160].x_plic_int_kid                |plic_int_kid_994                       |     10|
|151   |              \INT_KID[161].x_plic_int_kid                |plic_int_kid_995                       |     10|
|152   |              \INT_KID[162].x_plic_int_kid                |plic_int_kid_996                       |     10|
|153   |              \INT_KID[163].x_plic_int_kid                |plic_int_kid_997                       |     10|
|154   |              \INT_KID[164].x_plic_int_kid                |plic_int_kid_998                       |     10|
|155   |              \INT_KID[165].x_plic_int_kid                |plic_int_kid_999                       |     10|
|156   |              \INT_KID[166].x_plic_int_kid                |plic_int_kid_1000                      |     15|
|157   |              \INT_KID[167].x_plic_int_kid                |plic_int_kid_1001                      |     10|
|158   |              \INT_KID[168].x_plic_int_kid                |plic_int_kid_1002                      |     10|
|159   |              \INT_KID[169].x_plic_int_kid                |plic_int_kid_1003                      |     10|
|160   |              \INT_KID[16].x_plic_int_kid                 |plic_int_kid_1004                      |     11|
|161   |              \INT_KID[170].x_plic_int_kid                |plic_int_kid_1005                      |     15|
|162   |              \INT_KID[171].x_plic_int_kid                |plic_int_kid_1006                      |     10|
|163   |              \INT_KID[172].x_plic_int_kid                |plic_int_kid_1007                      |     15|
|164   |              \INT_KID[173].x_plic_int_kid                |plic_int_kid_1008                      |     10|
|165   |              \INT_KID[174].x_plic_int_kid                |plic_int_kid_1009                      |     10|
|166   |              \INT_KID[175].x_plic_int_kid                |plic_int_kid_1010                      |     10|
|167   |              \INT_KID[176].x_plic_int_kid                |plic_int_kid_1011                      |     10|
|168   |              \INT_KID[177].x_plic_int_kid                |plic_int_kid_1012                      |     10|
|169   |              \INT_KID[178].x_plic_int_kid                |plic_int_kid_1013                      |     15|
|170   |              \INT_KID[179].x_plic_int_kid                |plic_int_kid_1014                      |     10|
|171   |              \INT_KID[17].x_plic_int_kid                 |plic_int_kid_1015                      |     16|
|172   |              \INT_KID[180].x_plic_int_kid                |plic_int_kid_1016                      |     10|
|173   |              \INT_KID[181].x_plic_int_kid                |plic_int_kid_1017                      |     10|
|174   |              \INT_KID[182].x_plic_int_kid                |plic_int_kid_1018                      |     10|
|175   |              \INT_KID[183].x_plic_int_kid                |plic_int_kid_1019                      |     15|
|176   |              \INT_KID[184].x_plic_int_kid                |plic_int_kid_1020                      |     10|
|177   |              \INT_KID[185].x_plic_int_kid                |plic_int_kid_1021                      |     10|
|178   |              \INT_KID[186].x_plic_int_kid                |plic_int_kid_1022                      |     10|
|179   |              \INT_KID[187].x_plic_int_kid                |plic_int_kid_1023                      |     10|
|180   |              \INT_KID[188].x_plic_int_kid                |plic_int_kid_1024                      |     15|
|181   |              \INT_KID[189].x_plic_int_kid                |plic_int_kid_1025                      |     10|
|182   |              \INT_KID[18].x_plic_int_kid                 |plic_int_kid_1026                      |     11|
|183   |              \INT_KID[190].x_plic_int_kid                |plic_int_kid_1027                      |     15|
|184   |              \INT_KID[191].x_plic_int_kid                |plic_int_kid_1028                      |     10|
|185   |              \INT_KID[192].x_plic_int_kid                |plic_int_kid_1029                      |      9|
|186   |              \INT_KID[193].x_plic_int_kid                |plic_int_kid_1030                      |      9|
|187   |              \INT_KID[194].x_plic_int_kid                |plic_int_kid_1031                      |      9|
|188   |              \INT_KID[195].x_plic_int_kid                |plic_int_kid_1032                      |      9|
|189   |              \INT_KID[196].x_plic_int_kid                |plic_int_kid_1033                      |     14|
|190   |              \INT_KID[197].x_plic_int_kid                |plic_int_kid_1034                      |      9|
|191   |              \INT_KID[198].x_plic_int_kid                |plic_int_kid_1035                      |     14|
|192   |              \INT_KID[199].x_plic_int_kid                |plic_int_kid_1036                      |      9|
|193   |              \INT_KID[19].x_plic_int_kid                 |plic_int_kid_1037                      |     16|
|194   |              \INT_KID[1].x_plic_int_kid                  |plic_int_kid_1038                      |     20|
|195   |              \INT_KID[200].x_plic_int_kid                |plic_int_kid_1039                      |     14|
|196   |              \INT_KID[201].x_plic_int_kid                |plic_int_kid_1040                      |      9|
|197   |              \INT_KID[202].x_plic_int_kid                |plic_int_kid_1041                      |     14|
|198   |              \INT_KID[203].x_plic_int_kid                |plic_int_kid_1042                      |      9|
|199   |              \INT_KID[204].x_plic_int_kid                |plic_int_kid_1043                      |      9|
|200   |              \INT_KID[205].x_plic_int_kid                |plic_int_kid_1044                      |      9|
|201   |              \INT_KID[206].x_plic_int_kid                |plic_int_kid_1045                      |      9|
|202   |              \INT_KID[207].x_plic_int_kid                |plic_int_kid_1046                      |      9|
|203   |              \INT_KID[208].x_plic_int_kid                |plic_int_kid_1047                      |      9|
|204   |              \INT_KID[209].x_plic_int_kid                |plic_int_kid_1048                      |      9|
|205   |              \INT_KID[20].x_plic_int_kid                 |plic_int_kid_1049                      |     16|
|206   |              \INT_KID[210].x_plic_int_kid                |plic_int_kid_1050                      |     14|
|207   |              \INT_KID[211].x_plic_int_kid                |plic_int_kid_1051                      |      9|
|208   |              \INT_KID[212].x_plic_int_kid                |plic_int_kid_1052                      |      9|
|209   |              \INT_KID[213].x_plic_int_kid                |plic_int_kid_1053                      |      9|
|210   |              \INT_KID[214].x_plic_int_kid                |plic_int_kid_1054                      |      9|
|211   |              \INT_KID[215].x_plic_int_kid                |plic_int_kid_1055                      |     14|
|212   |              \INT_KID[216].x_plic_int_kid                |plic_int_kid_1056                      |      9|
|213   |              \INT_KID[217].x_plic_int_kid                |plic_int_kid_1057                      |      9|
|214   |              \INT_KID[218].x_plic_int_kid                |plic_int_kid_1058                      |      9|
|215   |              \INT_KID[219].x_plic_int_kid                |plic_int_kid_1059                      |      9|
|216   |              \INT_KID[21].x_plic_int_kid                 |plic_int_kid_1060                      |     11|
|217   |              \INT_KID[220].x_plic_int_kid                |plic_int_kid_1061                      |     14|
|218   |              \INT_KID[221].x_plic_int_kid                |plic_int_kid_1062                      |      9|
|219   |              \INT_KID[222].x_plic_int_kid                |plic_int_kid_1063                      |     14|
|220   |              \INT_KID[223].x_plic_int_kid                |plic_int_kid_1064                      |      9|
|221   |              \INT_KID[224].x_plic_int_kid                |plic_int_kid_1065                      |     15|
|222   |              \INT_KID[225].x_plic_int_kid                |plic_int_kid_1066                      |     15|
|223   |              \INT_KID[226].x_plic_int_kid                |plic_int_kid_1067                      |     20|
|224   |              \INT_KID[227].x_plic_int_kid                |plic_int_kid_1068                      |     15|
|225   |              \INT_KID[228].x_plic_int_kid                |plic_int_kid_1069                      |     15|
|226   |              \INT_KID[229].x_plic_int_kid                |plic_int_kid_1070                      |     15|
|227   |              \INT_KID[22].x_plic_int_kid                 |plic_int_kid_1071                      |     11|
|228   |              \INT_KID[230].x_plic_int_kid                |plic_int_kid_1072                      |     15|
|229   |              \INT_KID[231].x_plic_int_kid                |plic_int_kid_1073                      |     15|
|230   |              \INT_KID[232].x_plic_int_kid                |plic_int_kid_1074                      |     20|
|231   |              \INT_KID[233].x_plic_int_kid                |plic_int_kid_1075                      |     15|
|232   |              \INT_KID[234].x_plic_int_kid                |plic_int_kid_1076                      |     20|
|233   |              \INT_KID[235].x_plic_int_kid                |plic_int_kid_1077                      |     15|
|234   |              \INT_KID[236].x_plic_int_kid                |plic_int_kid_1078                      |     20|
|235   |              \INT_KID[237].x_plic_int_kid                |plic_int_kid_1079                      |     15|
|236   |              \INT_KID[238].x_plic_int_kid                |plic_int_kid_1080                      |     20|
|237   |              \INT_KID[239].x_plic_int_kid                |plic_int_kid_1081                      |     15|
|238   |              \INT_KID[23].x_plic_int_kid                 |plic_int_kid_1082                      |     16|
|239   |              \INT_KID[240].x_plic_int_kid                |plic_int_kid_1083                      |     15|
|240   |              \INT_KID[241].x_plic_int_kid                |plic_int_kid_1084                      |     15|
|241   |              \INT_KID[242].x_plic_int_kid                |plic_int_kid_1085                      |     20|
|242   |              \INT_KID[243].x_plic_int_kid                |plic_int_kid_1086                      |     15|
|243   |              \INT_KID[244].x_plic_int_kid                |plic_int_kid_1087                      |     15|
|244   |              \INT_KID[245].x_plic_int_kid                |plic_int_kid_1088                      |     15|
|245   |              \INT_KID[246].x_plic_int_kid                |plic_int_kid_1089                      |     20|
|246   |              \INT_KID[247].x_plic_int_kid                |plic_int_kid_1090                      |     15|
|247   |              \INT_KID[248].x_plic_int_kid                |plic_int_kid_1091                      |     15|
|248   |              \INT_KID[249].x_plic_int_kid                |plic_int_kid_1092                      |     15|
|249   |              \INT_KID[24].x_plic_int_kid                 |plic_int_kid_1093                      |     21|
|250   |              \INT_KID[250].x_plic_int_kid                |plic_int_kid_1094                      |     20|
|251   |              \INT_KID[251].x_plic_int_kid                |plic_int_kid_1095                      |     15|
|252   |              \INT_KID[252].x_plic_int_kid                |plic_int_kid_1096                      |     15|
|253   |              \INT_KID[253].x_plic_int_kid                |plic_int_kid_1097                      |     15|
|254   |              \INT_KID[254].x_plic_int_kid                |plic_int_kid_1098                      |     20|
|255   |              \INT_KID[255].x_plic_int_kid                |plic_int_kid_1099                      |     20|
|256   |              \INT_KID[25].x_plic_int_kid                 |plic_int_kid_1100                      |     11|
|257   |              \INT_KID[26].x_plic_int_kid                 |plic_int_kid_1101                      |     11|
|258   |              \INT_KID[27].x_plic_int_kid                 |plic_int_kid_1102                      |     16|
|259   |              \INT_KID[28].x_plic_int_kid                 |plic_int_kid_1103                      |     16|
|260   |              \INT_KID[29].x_plic_int_kid                 |plic_int_kid_1104                      |     11|
|261   |              \INT_KID[2].x_plic_int_kid                  |plic_int_kid_1105                      |     10|
|262   |              \INT_KID[30].x_plic_int_kid                 |plic_int_kid_1106                      |     11|
|263   |              \INT_KID[31].x_plic_int_kid                 |plic_int_kid_1107                      |     16|
|264   |              \INT_KID[32].x_plic_int_kid                 |plic_int_kid_1108                      |     15|
|265   |              \INT_KID[33].x_plic_int_kid                 |plic_int_kid_1109                      |     10|
|266   |              \INT_KID[34].x_plic_int_kid                 |plic_int_kid_1110                      |     10|
|267   |              \INT_KID[35].x_plic_int_kid                 |plic_int_kid_1111                      |     15|
|268   |              \INT_KID[36].x_plic_int_kid                 |plic_int_kid_1112                      |     10|
|269   |              \INT_KID[37].x_plic_int_kid                 |plic_int_kid_1113                      |     10|
|270   |              \INT_KID[38].x_plic_int_kid                 |plic_int_kid_1114                      |     10|
|271   |              \INT_KID[39].x_plic_int_kid                 |plic_int_kid_1115                      |     15|
|272   |              \INT_KID[3].x_plic_int_kid                  |plic_int_kid_1116                      |     10|
|273   |              \INT_KID[40].x_plic_int_kid                 |plic_int_kid_1117                      |     15|
|274   |              \INT_KID[41].x_plic_int_kid                 |plic_int_kid_1118                      |     10|
|275   |              \INT_KID[42].x_plic_int_kid                 |plic_int_kid_1119                      |     10|
|276   |              \INT_KID[43].x_plic_int_kid                 |plic_int_kid_1120                      |     15|
|277   |              \INT_KID[44].x_plic_int_kid                 |plic_int_kid_1121                      |     10|
|278   |              \INT_KID[45].x_plic_int_kid                 |plic_int_kid_1122                      |     15|
|279   |              \INT_KID[46].x_plic_int_kid                 |plic_int_kid_1123                      |     10|
|280   |              \INT_KID[47].x_plic_int_kid                 |plic_int_kid_1124                      |     10|
|281   |              \INT_KID[48].x_plic_int_kid                 |plic_int_kid_1125                      |     10|
|282   |              \INT_KID[49].x_plic_int_kid                 |plic_int_kid_1126                      |     15|
|283   |              \INT_KID[4].x_plic_int_kid                  |plic_int_kid_1127                      |     10|
|284   |              \INT_KID[50].x_plic_int_kid                 |plic_int_kid_1128                      |     10|
|285   |              \INT_KID[51].x_plic_int_kid                 |plic_int_kid_1129                      |     15|
|286   |              \INT_KID[52].x_plic_int_kid                 |plic_int_kid_1130                      |     15|
|287   |              \INT_KID[53].x_plic_int_kid                 |plic_int_kid_1131                      |     10|
|288   |              \INT_KID[54].x_plic_int_kid                 |plic_int_kid_1132                      |     10|
|289   |              \INT_KID[55].x_plic_int_kid                 |plic_int_kid_1133                      |     15|
|290   |              \INT_KID[56].x_plic_int_kid                 |plic_int_kid_1134                      |     14|
|291   |              \INT_KID[57].x_plic_int_kid                 |plic_int_kid_1135                      |      9|
|292   |              \INT_KID[58].x_plic_int_kid                 |plic_int_kid_1136                      |      9|
|293   |              \INT_KID[59].x_plic_int_kid                 |plic_int_kid_1137                      |     14|
|294   |              \INT_KID[5].x_plic_int_kid                  |plic_int_kid_1138                      |     10|
|295   |              \INT_KID[60].x_plic_int_kid                 |plic_int_kid_1139                      |      9|
|296   |              \INT_KID[61].x_plic_int_kid                 |plic_int_kid_1140                      |     14|
|297   |              \INT_KID[62].x_plic_int_kid                 |plic_int_kid_1141                      |      9|
|298   |              \INT_KID[63].x_plic_int_kid                 |plic_int_kid_1142                      |      9|
|299   |              \INT_KID[64].x_plic_int_kid                 |plic_int_kid_1143                      |     10|
|300   |              \INT_KID[65].x_plic_int_kid                 |plic_int_kid_1144                      |     16|
|301   |              \INT_KID[66].x_plic_int_kid                 |plic_int_kid_1145                      |     11|
|302   |              \INT_KID[67].x_plic_int_kid                 |plic_int_kid_1146                      |     16|
|303   |              \INT_KID[68].x_plic_int_kid                 |plic_int_kid_1147                      |     11|
|304   |              \INT_KID[69].x_plic_int_kid                 |plic_int_kid_1148                      |     11|
|305   |              \INT_KID[6].x_plic_int_kid                  |plic_int_kid_1149                      |     10|
|306   |              \INT_KID[70].x_plic_int_kid                 |plic_int_kid_1150                      |     11|
|307   |              \INT_KID[71].x_plic_int_kid                 |plic_int_kid_1151                      |     16|
|308   |              \INT_KID[72].x_plic_int_kid                 |plic_int_kid_1152                      |     16|
|309   |              \INT_KID[73].x_plic_int_kid                 |plic_int_kid_1153                      |     11|
|310   |              \INT_KID[74].x_plic_int_kid                 |plic_int_kid_1154                      |     11|
|311   |              \INT_KID[75].x_plic_int_kid                 |plic_int_kid_1155                      |     11|
|312   |              \INT_KID[76].x_plic_int_kid                 |plic_int_kid_1156                      |     11|
|313   |              \INT_KID[77].x_plic_int_kid                 |plic_int_kid_1157                      |     16|
|314   |              \INT_KID[78].x_plic_int_kid                 |plic_int_kid_1158                      |     11|
|315   |              \INT_KID[79].x_plic_int_kid                 |plic_int_kid_1159                      |     11|
|316   |              \INT_KID[7].x_plic_int_kid                  |plic_int_kid_1160                      |     20|
|317   |              \INT_KID[80].x_plic_int_kid                 |plic_int_kid_1161                      |     16|
|318   |              \INT_KID[81].x_plic_int_kid                 |plic_int_kid_1162                      |     11|
|319   |              \INT_KID[82].x_plic_int_kid                 |plic_int_kid_1163                      |     11|
|320   |              \INT_KID[83].x_plic_int_kid                 |plic_int_kid_1164                      |     16|
|321   |              \INT_KID[84].x_plic_int_kid                 |plic_int_kid_1165                      |     16|
|322   |              \INT_KID[85].x_plic_int_kid                 |plic_int_kid_1166                      |     11|
|323   |              \INT_KID[86].x_plic_int_kid                 |plic_int_kid_1167                      |     11|
|324   |              \INT_KID[87].x_plic_int_kid                 |plic_int_kid_1168                      |     16|
|325   |              \INT_KID[88].x_plic_int_kid                 |plic_int_kid_1169                      |     11|
|326   |              \INT_KID[89].x_plic_int_kid                 |plic_int_kid_1170                      |     11|
|327   |              \INT_KID[8].x_plic_int_kid                  |plic_int_kid_1171                      |     10|
|328   |              \INT_KID[90].x_plic_int_kid                 |plic_int_kid_1172                      |     11|
|329   |              \INT_KID[91].x_plic_int_kid                 |plic_int_kid_1173                      |     11|
|330   |              \INT_KID[92].x_plic_int_kid                 |plic_int_kid_1174                      |     11|
|331   |              \INT_KID[93].x_plic_int_kid                 |plic_int_kid_1175                      |     16|
|332   |              \INT_KID[94].x_plic_int_kid                 |plic_int_kid_1176                      |     11|
|333   |              \INT_KID[95].x_plic_int_kid                 |plic_int_kid_1177                      |     16|
|334   |              \INT_KID[96].x_plic_int_kid                 |plic_int_kid_1178                      |     21|
|335   |              \INT_KID[97].x_plic_int_kid                 |plic_int_kid_1179                      |     32|
|336   |              \INT_KID[98].x_plic_int_kid                 |plic_int_kid_1180                      |     21|
|337   |              \INT_KID[99].x_plic_int_kid                 |plic_int_kid_1181                      |     25|
|338   |              \INT_KID[9].x_plic_int_kid                  |plic_int_kid_1182                      |     10|
|339   |              x_plic_int_sync                             |sync_level2level                       |    121|
|340   |              x_prio_1tox_matrix                          |csky_apb_1tox_matrix__parameterized1   |    555|
|341   |          x_aq_sysio_top                                  |aq_sysio_top                           |     71|
|342   |            x_aq_sysio_core0                              |aq_sysio_kid                           |      6|
|343   |          x_aq_top_0                                      |aq_top                                 |  99061|
|344   |            x_aq_core                                     |aq_core                                |  79956|
|345   |              x_aq_cp0_top                                |aq_cp0_top                             |   1610|
|346   |                x_aq_cp0_iui                              |aq_cp0_iui                             |      1|
|347   |                x_aq_cp0_regs                             |aq_cp0_regs                            |   1486|
|348   |                  x_aq_cp0_ext_csr                        |aq_cp0_ext_csr                         |    491|
|349   |                  x_aq_cp0_float_csr                      |aq_cp0_float_csr                       |     14|
|350   |                  x_aq_cp0_hpcp_csr                       |aq_cp0_hpcp_csr                        |    102|
|351   |                  x_aq_cp0_info_csr                       |aq_cp0_info_csr                        |     12|
|352   |                  x_aq_cp0_prtc_csr                       |aq_cp0_prtc_csr                        |     83|
|353   |                  x_aq_cp0_trap_csr                       |aq_cp0_trap_csr                        |    784|
|354   |                x_aq_cp0_special                          |aq_cp0_special                         |     78|
|355   |                  x_aq_cp0_fence_inst                     |aq_cp0_fence_inst                      |     28|
|356   |                  x_aq_cp0_lpmd                           |aq_cp0_lpmd                            |     11|
|357   |                  x_aq_cp0_rst_ctrl                       |aq_cp0_rst_ctrl                        |     38|
|358   |              x_aq_idu_top                                |aq_idu_top                             |  10878|
|359   |                x_aq_idu_id_ctrl                          |aq_idu_id_ctrl                         |    563|
|360   |                x_aq_idu_id_dp                            |aq_idu_id_dp                           |   6728|
|361   |                x_aq_idu_id_gpr                           |aq_idu_id_gpr                          |   1984|
|362   |                  x_aq_idu_id_gpr_gated_reg_1             |aq_idu_id_gpr_gated_reg                |     64|
|363   |                  x_aq_idu_id_gpr_gated_reg_10            |aq_idu_id_gpr_gated_reg_897            |     64|
|364   |                  x_aq_idu_id_gpr_gated_reg_11            |aq_idu_id_gpr_gated_reg_898            |     64|
|365   |                  x_aq_idu_id_gpr_gated_reg_12            |aq_idu_id_gpr_gated_reg_899            |     64|
|366   |                  x_aq_idu_id_gpr_gated_reg_13            |aq_idu_id_gpr_gated_reg_900            |     64|
|367   |                  x_aq_idu_id_gpr_gated_reg_14            |aq_idu_id_gpr_gated_reg_901            |     64|
|368   |                  x_aq_idu_id_gpr_gated_reg_15            |aq_idu_id_gpr_gated_reg_902            |     64|
|369   |                  x_aq_idu_id_gpr_gated_reg_16            |aq_idu_id_gpr_gated_reg_903            |     64|
|370   |                  x_aq_idu_id_gpr_gated_reg_17            |aq_idu_id_gpr_gated_reg_904            |     64|
|371   |                  x_aq_idu_id_gpr_gated_reg_18            |aq_idu_id_gpr_gated_reg_905            |     64|
|372   |                  x_aq_idu_id_gpr_gated_reg_19            |aq_idu_id_gpr_gated_reg_906            |     64|
|373   |                  x_aq_idu_id_gpr_gated_reg_2             |aq_idu_id_gpr_gated_reg_907            |     64|
|374   |                  x_aq_idu_id_gpr_gated_reg_20            |aq_idu_id_gpr_gated_reg_908            |     64|
|375   |                  x_aq_idu_id_gpr_gated_reg_21            |aq_idu_id_gpr_gated_reg_909            |     64|
|376   |                  x_aq_idu_id_gpr_gated_reg_22            |aq_idu_id_gpr_gated_reg_910            |     64|
|377   |                  x_aq_idu_id_gpr_gated_reg_23            |aq_idu_id_gpr_gated_reg_911            |     64|
|378   |                  x_aq_idu_id_gpr_gated_reg_24            |aq_idu_id_gpr_gated_reg_912            |     64|
|379   |                  x_aq_idu_id_gpr_gated_reg_25            |aq_idu_id_gpr_gated_reg_913            |     64|
|380   |                  x_aq_idu_id_gpr_gated_reg_26            |aq_idu_id_gpr_gated_reg_914            |     64|
|381   |                  x_aq_idu_id_gpr_gated_reg_27            |aq_idu_id_gpr_gated_reg_915            |     64|
|382   |                  x_aq_idu_id_gpr_gated_reg_28            |aq_idu_id_gpr_gated_reg_916            |     64|
|383   |                  x_aq_idu_id_gpr_gated_reg_29            |aq_idu_id_gpr_gated_reg_917            |     64|
|384   |                  x_aq_idu_id_gpr_gated_reg_3             |aq_idu_id_gpr_gated_reg_918            |     64|
|385   |                  x_aq_idu_id_gpr_gated_reg_30            |aq_idu_id_gpr_gated_reg_919            |     64|
|386   |                  x_aq_idu_id_gpr_gated_reg_31            |aq_idu_id_gpr_gated_reg_920            |     64|
|387   |                  x_aq_idu_id_gpr_gated_reg_4             |aq_idu_id_gpr_gated_reg_921            |     64|
|388   |                  x_aq_idu_id_gpr_gated_reg_5             |aq_idu_id_gpr_gated_reg_922            |     64|
|389   |                  x_aq_idu_id_gpr_gated_reg_6             |aq_idu_id_gpr_gated_reg_923            |     64|
|390   |                  x_aq_idu_id_gpr_gated_reg_7             |aq_idu_id_gpr_gated_reg_924            |     64|
|391   |                  x_aq_idu_id_gpr_gated_reg_8             |aq_idu_id_gpr_gated_reg_925            |     64|
|392   |                  x_aq_idu_id_gpr_gated_reg_9             |aq_idu_id_gpr_gated_reg_926            |     64|
|393   |                x_aq_idu_id_split                         |aq_idu_id_split                        |      8|
|394   |                x_aq_idu_id_wbt                           |aq_idu_id_wbt                          |    427|
|395   |                  x_aq_idu_id_wbt_entry_reg_1             |aq_idu_id_wbt_entry                    |     10|
|396   |                  x_aq_idu_id_wbt_entry_reg_10            |aq_idu_id_wbt_entry_867                |     10|
|397   |                  x_aq_idu_id_wbt_entry_reg_11            |aq_idu_id_wbt_entry_868                |     16|
|398   |                  x_aq_idu_id_wbt_entry_reg_12            |aq_idu_id_wbt_entry_869                |     10|
|399   |                  x_aq_idu_id_wbt_entry_reg_13            |aq_idu_id_wbt_entry_870                |     15|
|400   |                  x_aq_idu_id_wbt_entry_reg_14            |aq_idu_id_wbt_entry_871                |     10|
|401   |                  x_aq_idu_id_wbt_entry_reg_15            |aq_idu_id_wbt_entry_872                |     23|
|402   |                  x_aq_idu_id_wbt_entry_reg_16            |aq_idu_id_wbt_entry_873                |     10|
|403   |                  x_aq_idu_id_wbt_entry_reg_17            |aq_idu_id_wbt_entry_874                |     14|
|404   |                  x_aq_idu_id_wbt_entry_reg_18            |aq_idu_id_wbt_entry_875                |     10|
|405   |                  x_aq_idu_id_wbt_entry_reg_19            |aq_idu_id_wbt_entry_876                |     16|
|406   |                  x_aq_idu_id_wbt_entry_reg_2             |aq_idu_id_wbt_entry_877                |     10|
|407   |                  x_aq_idu_id_wbt_entry_reg_20            |aq_idu_id_wbt_entry_878                |     10|
|408   |                  x_aq_idu_id_wbt_entry_reg_21            |aq_idu_id_wbt_entry_879                |     16|
|409   |                  x_aq_idu_id_wbt_entry_reg_22            |aq_idu_id_wbt_entry_880                |     10|
|410   |                  x_aq_idu_id_wbt_entry_reg_23            |aq_idu_id_wbt_entry_881                |     24|
|411   |                  x_aq_idu_id_wbt_entry_reg_24            |aq_idu_id_wbt_entry_882                |     10|
|412   |                  x_aq_idu_id_wbt_entry_reg_25            |aq_idu_id_wbt_entry_883                |     14|
|413   |                  x_aq_idu_id_wbt_entry_reg_26            |aq_idu_id_wbt_entry_884                |     11|
|414   |                  x_aq_idu_id_wbt_entry_reg_27            |aq_idu_id_wbt_entry_885                |     16|
|415   |                  x_aq_idu_id_wbt_entry_reg_28            |aq_idu_id_wbt_entry_886                |     10|
|416   |                  x_aq_idu_id_wbt_entry_reg_29            |aq_idu_id_wbt_entry_887                |     15|
|417   |                  x_aq_idu_id_wbt_entry_reg_3             |aq_idu_id_wbt_entry_888                |     16|
|418   |                  x_aq_idu_id_wbt_entry_reg_30            |aq_idu_id_wbt_entry_889                |     10|
|419   |                  x_aq_idu_id_wbt_entry_reg_31            |aq_idu_id_wbt_entry_890                |     22|
|420   |                  x_aq_idu_id_wbt_entry_reg_4             |aq_idu_id_wbt_entry_891                |     10|
|421   |                  x_aq_idu_id_wbt_entry_reg_5             |aq_idu_id_wbt_entry_892                |     16|
|422   |                  x_aq_idu_id_wbt_entry_reg_6             |aq_idu_id_wbt_entry_893                |     10|
|423   |                  x_aq_idu_id_wbt_entry_reg_7             |aq_idu_id_wbt_entry_894                |     28|
|424   |                  x_aq_idu_id_wbt_entry_reg_8             |aq_idu_id_wbt_entry_895                |     10|
|425   |                  x_aq_idu_id_wbt_entry_reg_9             |aq_idu_id_wbt_entry_896                |     15|
|426   |              x_aq_ifu_top                                |aq_ifu_top                             |   6361|
|427   |                x_aq_ifu_btb                              |aq_ifu_btb                             |    951|
|428   |                  x_aq_ifu_btb_entry0                     |aq_ifu_btb_entry                       |     54|
|429   |                  x_aq_ifu_btb_entry1                     |aq_ifu_btb_entry_852                   |     41|
|430   |                  x_aq_ifu_btb_entry10                    |aq_ifu_btb_entry_853                   |     42|
|431   |                  x_aq_ifu_btb_entry11                    |aq_ifu_btb_entry_854                   |     40|
|432   |                  x_aq_ifu_btb_entry12                    |aq_ifu_btb_entry_855                   |     42|
|433   |                  x_aq_ifu_btb_entry13                    |aq_ifu_btb_entry_856                   |     42|
|434   |                  x_aq_ifu_btb_entry14                    |aq_ifu_btb_entry_857                   |     40|
|435   |                  x_aq_ifu_btb_entry15                    |aq_ifu_btb_entry_858                   |     61|
|436   |                  x_aq_ifu_btb_entry2                     |aq_ifu_btb_entry_859                   |     40|
|437   |                  x_aq_ifu_btb_entry3                     |aq_ifu_btb_entry_860                   |    108|
|438   |                  x_aq_ifu_btb_entry4                     |aq_ifu_btb_entry_861                   |     42|
|439   |                  x_aq_ifu_btb_entry5                     |aq_ifu_btb_entry_862                   |     41|
|440   |                  x_aq_ifu_btb_entry6                     |aq_ifu_btb_entry_863                   |     46|
|441   |                  x_aq_ifu_btb_entry7                     |aq_ifu_btb_entry_864                   |     40|
|442   |                  x_aq_ifu_btb_entry8                     |aq_ifu_btb_entry_865                   |     43|
|443   |                  x_aq_ifu_btb_entry9                     |aq_ifu_btb_entry_866                   |     41|
|444   |                x_aq_ifu_ibuf                             |aq_ifu_ibuf                            |   1940|
|445   |                  x_aq_ifu_ibuf_entry0                    |aq_ifu_ibuf_entry                      |    180|
|446   |                  x_aq_ifu_ibuf_entry1                    |aq_ifu_ibuf_entry_846                  |     43|
|447   |                  x_aq_ifu_ibuf_entry2                    |aq_ifu_ibuf_entry_847                  |    173|
|448   |                  x_aq_ifu_ibuf_entry3                    |aq_ifu_ibuf_entry_848                  |    104|
|449   |                  x_aq_ifu_ibuf_entry4                    |aq_ifu_ibuf_entry_849                  |     45|
|450   |                  x_aq_ifu_ibuf_entry5                    |aq_ifu_ibuf_entry_850                  |     43|
|451   |                  x_aq_ifu_ibuf_pop_entry0                |aq_ifu_ibuf_pop_entry                  |   1317|
|452   |                  x_aq_ifu_ibuf_pop_entry1                |aq_ifu_ibuf_pop_entry_851              |     23|
|453   |                x_aq_ifu_icache                           |aq_ifu_icache                          |    912|
|454   |                  x_aq_ifu_icache_data_array              |aq_ifu_icache_data_array               |    369|
|455   |                    x_aq_spsram_2048x32_0                 |aq_spsram_2048x32                      |    186|
|456   |                      x_aq_f_spsram_2048x32               |aq_f_spsram_2048x32_841                |    186|
|457   |                        ram0                              |fpga_ram__parameterized1_842           |      1|
|458   |                        ram1                              |fpga_ram__parameterized1_843           |      1|
|459   |                        ram2                              |fpga_ram__parameterized1_844           |      1|
|460   |                        ram3                              |fpga_ram__parameterized1_845           |    165|
|461   |                    x_aq_spsram_2048x32_1                 |aq_spsram_2048x32_825                  |     61|
|462   |                      x_aq_f_spsram_2048x32               |aq_f_spsram_2048x32_836                |     61|
|463   |                        ram0                              |fpga_ram__parameterized1_837           |      9|
|464   |                        ram1                              |fpga_ram__parameterized1_838           |      9|
|465   |                        ram2                              |fpga_ram__parameterized1_839           |      9|
|466   |                        ram3                              |fpga_ram__parameterized1_840           |     21|
|467   |                    x_aq_spsram_2048x32_2                 |aq_spsram_2048x32_826                  |     30|
|468   |                      x_aq_f_spsram_2048x32               |aq_f_spsram_2048x32_831                |     30|
|469   |                        ram0                              |fpga_ram__parameterized1_832           |      1|
|470   |                        ram1                              |fpga_ram__parameterized1_833           |      1|
|471   |                        ram2                              |fpga_ram__parameterized1_834           |      1|
|472   |                        ram3                              |fpga_ram__parameterized1_835           |     15|
|473   |                    x_aq_spsram_2048x32_3                 |aq_spsram_2048x32_827                  |     92|
|474   |                      x_aq_f_spsram_2048x32               |aq_f_spsram_2048x32                    |     92|
|475   |                        ram0                              |fpga_ram__parameterized1               |     17|
|476   |                        ram1                              |fpga_ram__parameterized1_828           |     17|
|477   |                        ram2                              |fpga_ram__parameterized1_829           |     17|
|478   |                        ram3                              |fpga_ram__parameterized1_830           |     29|
|479   |                  x_aq_ifu_icache_tag_array               |aq_ifu_icache_tag_array                |    135|
|480   |                    x_aq_spsram_256x59                    |aq_spsram_256x59                       |    135|
|481   |                      x_aq_f_spsram_256x59                |aq_f_spsram_256x59                     |    135|
|482   |                        ram0                              |fpga_ram                               |      6|
|483   |                        ram1                              |fpga_ram__parameterized0               |     44|
|484   |                        ram2                              |fpga_ram__parameterized0_824           |     77|
|485   |                x_aq_ifu_ipack                            |aq_ifu_ipack                           |   1203|
|486   |                  x_aq_ifu_ipack_entry0                   |aq_ifu_ipack_entry                     |    318|
|487   |                  x_aq_ifu_ipack_entry1                   |aq_ifu_ipack_entry_822                 |    518|
|488   |                  x_aq_ifu_ipack_entry2                   |aq_ifu_ipack_entry_823                 |    367|
|489   |                x_aq_ifu_pcgen                            |aq_ifu_pcgen                           |    210|
|490   |                x_aq_ifu_pred                             |aq_ifu_pred                            |    661|
|491   |                  x_aq_ifu_bht                            |aq_ifu_bht                             |    242|
|492   |                    x_aq_ifu_bht_array                    |aq_ifu_bht_array                       |     89|
|493   |                      x_aq_spsram_1024x16                 |aq_spsram_1024x16                      |     89|
|494   |                        x_aq_f_spsram_1024x16             |aq_f_spsram_1024x16                    |     89|
|495   |                          \RAM_DIN_VEC[0].ram_instance    |fpga_ram__parameterized2_806           |      2|
|496   |                          \RAM_DIN_VEC[10].ram_instance   |fpga_ram__parameterized2_807           |      3|
|497   |                          \RAM_DIN_VEC[11].ram_instance   |fpga_ram__parameterized2_808           |      2|
|498   |                          \RAM_DIN_VEC[12].ram_instance   |fpga_ram__parameterized2_809           |      2|
|499   |                          \RAM_DIN_VEC[13].ram_instance   |fpga_ram__parameterized2_810           |      3|
|500   |                          \RAM_DIN_VEC[14].ram_instance   |fpga_ram__parameterized2_811           |      3|
|501   |                          \RAM_DIN_VEC[15].ram_instance   |fpga_ram__parameterized2_812           |     35|
|502   |                          \RAM_DIN_VEC[1].ram_instance    |fpga_ram__parameterized2_813           |      2|
|503   |                          \RAM_DIN_VEC[2].ram_instance    |fpga_ram__parameterized2_814           |      2|
|504   |                          \RAM_DIN_VEC[3].ram_instance    |fpga_ram__parameterized2_815           |      2|
|505   |                          \RAM_DIN_VEC[4].ram_instance    |fpga_ram__parameterized2_816           |      2|
|506   |                          \RAM_DIN_VEC[5].ram_instance    |fpga_ram__parameterized2_817           |      2|
|507   |                          \RAM_DIN_VEC[6].ram_instance    |fpga_ram__parameterized2_818           |      2|
|508   |                          \RAM_DIN_VEC[7].ram_instance    |fpga_ram__parameterized2_819           |      2|
|509   |                          \RAM_DIN_VEC[8].ram_instance    |fpga_ram__parameterized2_820           |      2|
|510   |                          \RAM_DIN_VEC[9].ram_instance    |fpga_ram__parameterized2_821           |      3|
|511   |                  x_aq_ifu_ras                            |aq_ifu_ras                             |    185|
|512   |                    x_aq_ifu_ras_entry0                   |aq_ifu_ras_entry                       |     97|
|513   |                    x_aq_ifu_ras_entry1                   |aq_ifu_ras_entry_803                   |     24|
|514   |                    x_aq_ifu_ras_entry2                   |aq_ifu_ras_entry_804                   |     24|
|515   |                    x_aq_ifu_ras_entry3                   |aq_ifu_ras_entry_805                   |     24|
|516   |                x_aq_ifu_vec                              |aq_ifu_vec                             |    180|
|517   |              x_aq_iu_top                                 |aq_iu_top                              |   6036|
|518   |                x_aq_iu_addr_gen                          |aq_iu_addr_gen                         |     33|
|519   |                x_aq_iu_alu                               |aq_iu_alu                              |     37|
|520   |                x_aq_iu_bju                               |aq_iu_bju                              |   1277|
|521   |                x_aq_iu_div                               |aq_iu_div                              |   2377|
|522   |                  x_aq_iu_div_kernel                      |aq_iu_div_shift2_kernel                |    807|
|523   |                x_aq_iu_mul                               |aq_iu_mul                              |   2309|
|524   |              x_aq_lsu_top                                |aq_lsu_top                             |  16320|
|525   |                x_aq_dcache_top                           |aq_dcache_top                          |   1208|
|526   |                  x_aq_dcache_data_array_bank0            |aq_dcache_data_array                   |    138|
|527   |                    x_aq_spsram_1024x64                   |aq_spsram_1024x64_737                  |    138|
|528   |                      x_aq_f_spsram_1024x64               |aq_f_spsram_1024x64_738                |    138|
|529   |                        \RAM_DIN_VEC[0].ram_instance      |fpga_ram__parameterized2_739           |      2|
|530   |                        \RAM_DIN_VEC[10].ram_instance     |fpga_ram__parameterized2_740           |      2|
|531   |                        \RAM_DIN_VEC[11].ram_instance     |fpga_ram__parameterized2_741           |      2|
|532   |                        \RAM_DIN_VEC[12].ram_instance     |fpga_ram__parameterized2_742           |      2|
|533   |                        \RAM_DIN_VEC[13].ram_instance     |fpga_ram__parameterized2_743           |      2|
|534   |                        \RAM_DIN_VEC[14].ram_instance     |fpga_ram__parameterized2_744           |      2|
|535   |                        \RAM_DIN_VEC[15].ram_instance     |fpga_ram__parameterized2_745           |      2|
|536   |                        \RAM_DIN_VEC[16].ram_instance     |fpga_ram__parameterized2_746           |      2|
|537   |                        \RAM_DIN_VEC[17].ram_instance     |fpga_ram__parameterized2_747           |      2|
|538   |                        \RAM_DIN_VEC[18].ram_instance     |fpga_ram__parameterized2_748           |      2|
|539   |                        \RAM_DIN_VEC[19].ram_instance     |fpga_ram__parameterized2_749           |      2|
|540   |                        \RAM_DIN_VEC[1].ram_instance      |fpga_ram__parameterized2_750           |      2|
|541   |                        \RAM_DIN_VEC[20].ram_instance     |fpga_ram__parameterized2_751           |      2|
|542   |                        \RAM_DIN_VEC[21].ram_instance     |fpga_ram__parameterized2_752           |      2|
|543   |                        \RAM_DIN_VEC[22].ram_instance     |fpga_ram__parameterized2_753           |      2|
|544   |                        \RAM_DIN_VEC[23].ram_instance     |fpga_ram__parameterized2_754           |      2|
|545   |                        \RAM_DIN_VEC[24].ram_instance     |fpga_ram__parameterized2_755           |      2|
|546   |                        \RAM_DIN_VEC[25].ram_instance     |fpga_ram__parameterized2_756           |      2|
|547   |                        \RAM_DIN_VEC[26].ram_instance     |fpga_ram__parameterized2_757           |      2|
|548   |                        \RAM_DIN_VEC[27].ram_instance     |fpga_ram__parameterized2_758           |      2|
|549   |                        \RAM_DIN_VEC[28].ram_instance     |fpga_ram__parameterized2_759           |      2|
|550   |                        \RAM_DIN_VEC[29].ram_instance     |fpga_ram__parameterized2_760           |      2|
|551   |                        \RAM_DIN_VEC[2].ram_instance      |fpga_ram__parameterized2_761           |      2|
|552   |                        \RAM_DIN_VEC[30].ram_instance     |fpga_ram__parameterized2_762           |      2|
|553   |                        \RAM_DIN_VEC[31].ram_instance     |fpga_ram__parameterized2_763           |      2|
|554   |                        \RAM_DIN_VEC[32].ram_instance     |fpga_ram__parameterized2_764           |      2|
|555   |                        \RAM_DIN_VEC[33].ram_instance     |fpga_ram__parameterized2_765           |      2|
|556   |                        \RAM_DIN_VEC[34].ram_instance     |fpga_ram__parameterized2_766           |      2|
|557   |                        \RAM_DIN_VEC[35].ram_instance     |fpga_ram__parameterized2_767           |      2|
|558   |                        \RAM_DIN_VEC[36].ram_instance     |fpga_ram__parameterized2_768           |      2|
|559   |                        \RAM_DIN_VEC[37].ram_instance     |fpga_ram__parameterized2_769           |      2|
|560   |                        \RAM_DIN_VEC[38].ram_instance     |fpga_ram__parameterized2_770           |      2|
|561   |                        \RAM_DIN_VEC[39].ram_instance     |fpga_ram__parameterized2_771           |      2|
|562   |                        \RAM_DIN_VEC[3].ram_instance      |fpga_ram__parameterized2_772           |      2|
|563   |                        \RAM_DIN_VEC[40].ram_instance     |fpga_ram__parameterized2_773           |      2|
|564   |                        \RAM_DIN_VEC[41].ram_instance     |fpga_ram__parameterized2_774           |      2|
|565   |                        \RAM_DIN_VEC[42].ram_instance     |fpga_ram__parameterized2_775           |      2|
|566   |                        \RAM_DIN_VEC[43].ram_instance     |fpga_ram__parameterized2_776           |      2|
|567   |                        \RAM_DIN_VEC[44].ram_instance     |fpga_ram__parameterized2_777           |      2|
|568   |                        \RAM_DIN_VEC[45].ram_instance     |fpga_ram__parameterized2_778           |      2|
|569   |                        \RAM_DIN_VEC[46].ram_instance     |fpga_ram__parameterized2_779           |      2|
|570   |                        \RAM_DIN_VEC[47].ram_instance     |fpga_ram__parameterized2_780           |      2|
|571   |                        \RAM_DIN_VEC[48].ram_instance     |fpga_ram__parameterized2_781           |      2|
|572   |                        \RAM_DIN_VEC[49].ram_instance     |fpga_ram__parameterized2_782           |      2|
|573   |                        \RAM_DIN_VEC[4].ram_instance      |fpga_ram__parameterized2_783           |      2|
|574   |                        \RAM_DIN_VEC[50].ram_instance     |fpga_ram__parameterized2_784           |      2|
|575   |                        \RAM_DIN_VEC[51].ram_instance     |fpga_ram__parameterized2_785           |      2|
|576   |                        \RAM_DIN_VEC[52].ram_instance     |fpga_ram__parameterized2_786           |      2|
|577   |                        \RAM_DIN_VEC[53].ram_instance     |fpga_ram__parameterized2_787           |      2|
|578   |                        \RAM_DIN_VEC[54].ram_instance     |fpga_ram__parameterized2_788           |      2|
|579   |                        \RAM_DIN_VEC[55].ram_instance     |fpga_ram__parameterized2_789           |      2|
|580   |                        \RAM_DIN_VEC[56].ram_instance     |fpga_ram__parameterized2_790           |      2|
|581   |                        \RAM_DIN_VEC[57].ram_instance     |fpga_ram__parameterized2_791           |      2|
|582   |                        \RAM_DIN_VEC[58].ram_instance     |fpga_ram__parameterized2_792           |      2|
|583   |                        \RAM_DIN_VEC[59].ram_instance     |fpga_ram__parameterized2_793           |      2|
|584   |                        \RAM_DIN_VEC[5].ram_instance      |fpga_ram__parameterized2_794           |      2|
|585   |                        \RAM_DIN_VEC[60].ram_instance     |fpga_ram__parameterized2_795           |      2|
|586   |                        \RAM_DIN_VEC[61].ram_instance     |fpga_ram__parameterized2_796           |      2|
|587   |                        \RAM_DIN_VEC[62].ram_instance     |fpga_ram__parameterized2_797           |      2|
|588   |                        \RAM_DIN_VEC[63].ram_instance     |fpga_ram__parameterized2_798           |      2|
|589   |                        \RAM_DIN_VEC[6].ram_instance      |fpga_ram__parameterized2_799           |      2|
|590   |                        \RAM_DIN_VEC[7].ram_instance      |fpga_ram__parameterized2_800           |      2|
|591   |                        \RAM_DIN_VEC[8].ram_instance      |fpga_ram__parameterized2_801           |      2|
|592   |                        \RAM_DIN_VEC[9].ram_instance      |fpga_ram__parameterized2_802           |      2|
|593   |                  x_aq_dcache_data_array_bank1            |aq_dcache_data_array_294               |    138|
|594   |                    x_aq_spsram_1024x64                   |aq_spsram_1024x64_671                  |    138|
|595   |                      x_aq_f_spsram_1024x64               |aq_f_spsram_1024x64_672                |    138|
|596   |                        \RAM_DIN_VEC[0].ram_instance      |fpga_ram__parameterized2_673           |      2|
|597   |                        \RAM_DIN_VEC[10].ram_instance     |fpga_ram__parameterized2_674           |      2|
|598   |                        \RAM_DIN_VEC[11].ram_instance     |fpga_ram__parameterized2_675           |      2|
|599   |                        \RAM_DIN_VEC[12].ram_instance     |fpga_ram__parameterized2_676           |      2|
|600   |                        \RAM_DIN_VEC[13].ram_instance     |fpga_ram__parameterized2_677           |      2|
|601   |                        \RAM_DIN_VEC[14].ram_instance     |fpga_ram__parameterized2_678           |      2|
|602   |                        \RAM_DIN_VEC[15].ram_instance     |fpga_ram__parameterized2_679           |      2|
|603   |                        \RAM_DIN_VEC[16].ram_instance     |fpga_ram__parameterized2_680           |      2|
|604   |                        \RAM_DIN_VEC[17].ram_instance     |fpga_ram__parameterized2_681           |      2|
|605   |                        \RAM_DIN_VEC[18].ram_instance     |fpga_ram__parameterized2_682           |      2|
|606   |                        \RAM_DIN_VEC[19].ram_instance     |fpga_ram__parameterized2_683           |      2|
|607   |                        \RAM_DIN_VEC[1].ram_instance      |fpga_ram__parameterized2_684           |      2|
|608   |                        \RAM_DIN_VEC[20].ram_instance     |fpga_ram__parameterized2_685           |      2|
|609   |                        \RAM_DIN_VEC[21].ram_instance     |fpga_ram__parameterized2_686           |      2|
|610   |                        \RAM_DIN_VEC[22].ram_instance     |fpga_ram__parameterized2_687           |      2|
|611   |                        \RAM_DIN_VEC[23].ram_instance     |fpga_ram__parameterized2_688           |      2|
|612   |                        \RAM_DIN_VEC[24].ram_instance     |fpga_ram__parameterized2_689           |      2|
|613   |                        \RAM_DIN_VEC[25].ram_instance     |fpga_ram__parameterized2_690           |      2|
|614   |                        \RAM_DIN_VEC[26].ram_instance     |fpga_ram__parameterized2_691           |      2|
|615   |                        \RAM_DIN_VEC[27].ram_instance     |fpga_ram__parameterized2_692           |      2|
|616   |                        \RAM_DIN_VEC[28].ram_instance     |fpga_ram__parameterized2_693           |      2|
|617   |                        \RAM_DIN_VEC[29].ram_instance     |fpga_ram__parameterized2_694           |      2|
|618   |                        \RAM_DIN_VEC[2].ram_instance      |fpga_ram__parameterized2_695           |      2|
|619   |                        \RAM_DIN_VEC[30].ram_instance     |fpga_ram__parameterized2_696           |      2|
|620   |                        \RAM_DIN_VEC[31].ram_instance     |fpga_ram__parameterized2_697           |      2|
|621   |                        \RAM_DIN_VEC[32].ram_instance     |fpga_ram__parameterized2_698           |      2|
|622   |                        \RAM_DIN_VEC[33].ram_instance     |fpga_ram__parameterized2_699           |      2|
|623   |                        \RAM_DIN_VEC[34].ram_instance     |fpga_ram__parameterized2_700           |      2|
|624   |                        \RAM_DIN_VEC[35].ram_instance     |fpga_ram__parameterized2_701           |      2|
|625   |                        \RAM_DIN_VEC[36].ram_instance     |fpga_ram__parameterized2_702           |      2|
|626   |                        \RAM_DIN_VEC[37].ram_instance     |fpga_ram__parameterized2_703           |      2|
|627   |                        \RAM_DIN_VEC[38].ram_instance     |fpga_ram__parameterized2_704           |      2|
|628   |                        \RAM_DIN_VEC[39].ram_instance     |fpga_ram__parameterized2_705           |      2|
|629   |                        \RAM_DIN_VEC[3].ram_instance      |fpga_ram__parameterized2_706           |      2|
|630   |                        \RAM_DIN_VEC[40].ram_instance     |fpga_ram__parameterized2_707           |      2|
|631   |                        \RAM_DIN_VEC[41].ram_instance     |fpga_ram__parameterized2_708           |      2|
|632   |                        \RAM_DIN_VEC[42].ram_instance     |fpga_ram__parameterized2_709           |      2|
|633   |                        \RAM_DIN_VEC[43].ram_instance     |fpga_ram__parameterized2_710           |      2|
|634   |                        \RAM_DIN_VEC[44].ram_instance     |fpga_ram__parameterized2_711           |      2|
|635   |                        \RAM_DIN_VEC[45].ram_instance     |fpga_ram__parameterized2_712           |      2|
|636   |                        \RAM_DIN_VEC[46].ram_instance     |fpga_ram__parameterized2_713           |      2|
|637   |                        \RAM_DIN_VEC[47].ram_instance     |fpga_ram__parameterized2_714           |      2|
|638   |                        \RAM_DIN_VEC[48].ram_instance     |fpga_ram__parameterized2_715           |      2|
|639   |                        \RAM_DIN_VEC[49].ram_instance     |fpga_ram__parameterized2_716           |      2|
|640   |                        \RAM_DIN_VEC[4].ram_instance      |fpga_ram__parameterized2_717           |      2|
|641   |                        \RAM_DIN_VEC[50].ram_instance     |fpga_ram__parameterized2_718           |      2|
|642   |                        \RAM_DIN_VEC[51].ram_instance     |fpga_ram__parameterized2_719           |      2|
|643   |                        \RAM_DIN_VEC[52].ram_instance     |fpga_ram__parameterized2_720           |      2|
|644   |                        \RAM_DIN_VEC[53].ram_instance     |fpga_ram__parameterized2_721           |      2|
|645   |                        \RAM_DIN_VEC[54].ram_instance     |fpga_ram__parameterized2_722           |      2|
|646   |                        \RAM_DIN_VEC[55].ram_instance     |fpga_ram__parameterized2_723           |      2|
|647   |                        \RAM_DIN_VEC[56].ram_instance     |fpga_ram__parameterized2_724           |      2|
|648   |                        \RAM_DIN_VEC[57].ram_instance     |fpga_ram__parameterized2_725           |      2|
|649   |                        \RAM_DIN_VEC[58].ram_instance     |fpga_ram__parameterized2_726           |      2|
|650   |                        \RAM_DIN_VEC[59].ram_instance     |fpga_ram__parameterized2_727           |      2|
|651   |                        \RAM_DIN_VEC[5].ram_instance      |fpga_ram__parameterized2_728           |      2|
|652   |                        \RAM_DIN_VEC[60].ram_instance     |fpga_ram__parameterized2_729           |      2|
|653   |                        \RAM_DIN_VEC[61].ram_instance     |fpga_ram__parameterized2_730           |      2|
|654   |                        \RAM_DIN_VEC[62].ram_instance     |fpga_ram__parameterized2_731           |      2|
|655   |                        \RAM_DIN_VEC[63].ram_instance     |fpga_ram__parameterized2_732           |      2|
|656   |                        \RAM_DIN_VEC[6].ram_instance      |fpga_ram__parameterized2_733           |      2|
|657   |                        \RAM_DIN_VEC[7].ram_instance      |fpga_ram__parameterized2_734           |      2|
|658   |                        \RAM_DIN_VEC[8].ram_instance      |fpga_ram__parameterized2_735           |      2|
|659   |                        \RAM_DIN_VEC[9].ram_instance      |fpga_ram__parameterized2_736           |      2|
|660   |                  x_aq_dcache_data_array_bank2            |aq_dcache_data_array_295               |    138|
|661   |                    x_aq_spsram_1024x64                   |aq_spsram_1024x64_605                  |    138|
|662   |                      x_aq_f_spsram_1024x64               |aq_f_spsram_1024x64_606                |    138|
|663   |                        \RAM_DIN_VEC[0].ram_instance      |fpga_ram__parameterized2_607           |      2|
|664   |                        \RAM_DIN_VEC[10].ram_instance     |fpga_ram__parameterized2_608           |      2|
|665   |                        \RAM_DIN_VEC[11].ram_instance     |fpga_ram__parameterized2_609           |      2|
|666   |                        \RAM_DIN_VEC[12].ram_instance     |fpga_ram__parameterized2_610           |      2|
|667   |                        \RAM_DIN_VEC[13].ram_instance     |fpga_ram__parameterized2_611           |      2|
|668   |                        \RAM_DIN_VEC[14].ram_instance     |fpga_ram__parameterized2_612           |      2|
|669   |                        \RAM_DIN_VEC[15].ram_instance     |fpga_ram__parameterized2_613           |      2|
|670   |                        \RAM_DIN_VEC[16].ram_instance     |fpga_ram__parameterized2_614           |      2|
|671   |                        \RAM_DIN_VEC[17].ram_instance     |fpga_ram__parameterized2_615           |      2|
|672   |                        \RAM_DIN_VEC[18].ram_instance     |fpga_ram__parameterized2_616           |      2|
|673   |                        \RAM_DIN_VEC[19].ram_instance     |fpga_ram__parameterized2_617           |      2|
|674   |                        \RAM_DIN_VEC[1].ram_instance      |fpga_ram__parameterized2_618           |      2|
|675   |                        \RAM_DIN_VEC[20].ram_instance     |fpga_ram__parameterized2_619           |      2|
|676   |                        \RAM_DIN_VEC[21].ram_instance     |fpga_ram__parameterized2_620           |      2|
|677   |                        \RAM_DIN_VEC[22].ram_instance     |fpga_ram__parameterized2_621           |      2|
|678   |                        \RAM_DIN_VEC[23].ram_instance     |fpga_ram__parameterized2_622           |      2|
|679   |                        \RAM_DIN_VEC[24].ram_instance     |fpga_ram__parameterized2_623           |      2|
|680   |                        \RAM_DIN_VEC[25].ram_instance     |fpga_ram__parameterized2_624           |      2|
|681   |                        \RAM_DIN_VEC[26].ram_instance     |fpga_ram__parameterized2_625           |      2|
|682   |                        \RAM_DIN_VEC[27].ram_instance     |fpga_ram__parameterized2_626           |      2|
|683   |                        \RAM_DIN_VEC[28].ram_instance     |fpga_ram__parameterized2_627           |      2|
|684   |                        \RAM_DIN_VEC[29].ram_instance     |fpga_ram__parameterized2_628           |      2|
|685   |                        \RAM_DIN_VEC[2].ram_instance      |fpga_ram__parameterized2_629           |      2|
|686   |                        \RAM_DIN_VEC[30].ram_instance     |fpga_ram__parameterized2_630           |      2|
|687   |                        \RAM_DIN_VEC[31].ram_instance     |fpga_ram__parameterized2_631           |      2|
|688   |                        \RAM_DIN_VEC[32].ram_instance     |fpga_ram__parameterized2_632           |      2|
|689   |                        \RAM_DIN_VEC[33].ram_instance     |fpga_ram__parameterized2_633           |      2|
|690   |                        \RAM_DIN_VEC[34].ram_instance     |fpga_ram__parameterized2_634           |      2|
|691   |                        \RAM_DIN_VEC[35].ram_instance     |fpga_ram__parameterized2_635           |      2|
|692   |                        \RAM_DIN_VEC[36].ram_instance     |fpga_ram__parameterized2_636           |      2|
|693   |                        \RAM_DIN_VEC[37].ram_instance     |fpga_ram__parameterized2_637           |      2|
|694   |                        \RAM_DIN_VEC[38].ram_instance     |fpga_ram__parameterized2_638           |      2|
|695   |                        \RAM_DIN_VEC[39].ram_instance     |fpga_ram__parameterized2_639           |      2|
|696   |                        \RAM_DIN_VEC[3].ram_instance      |fpga_ram__parameterized2_640           |      2|
|697   |                        \RAM_DIN_VEC[40].ram_instance     |fpga_ram__parameterized2_641           |      2|
|698   |                        \RAM_DIN_VEC[41].ram_instance     |fpga_ram__parameterized2_642           |      2|
|699   |                        \RAM_DIN_VEC[42].ram_instance     |fpga_ram__parameterized2_643           |      2|
|700   |                        \RAM_DIN_VEC[43].ram_instance     |fpga_ram__parameterized2_644           |      2|
|701   |                        \RAM_DIN_VEC[44].ram_instance     |fpga_ram__parameterized2_645           |      2|
|702   |                        \RAM_DIN_VEC[45].ram_instance     |fpga_ram__parameterized2_646           |      2|
|703   |                        \RAM_DIN_VEC[46].ram_instance     |fpga_ram__parameterized2_647           |      2|
|704   |                        \RAM_DIN_VEC[47].ram_instance     |fpga_ram__parameterized2_648           |      2|
|705   |                        \RAM_DIN_VEC[48].ram_instance     |fpga_ram__parameterized2_649           |      2|
|706   |                        \RAM_DIN_VEC[49].ram_instance     |fpga_ram__parameterized2_650           |      2|
|707   |                        \RAM_DIN_VEC[4].ram_instance      |fpga_ram__parameterized2_651           |      2|
|708   |                        \RAM_DIN_VEC[50].ram_instance     |fpga_ram__parameterized2_652           |      2|
|709   |                        \RAM_DIN_VEC[51].ram_instance     |fpga_ram__parameterized2_653           |      2|
|710   |                        \RAM_DIN_VEC[52].ram_instance     |fpga_ram__parameterized2_654           |      2|
|711   |                        \RAM_DIN_VEC[53].ram_instance     |fpga_ram__parameterized2_655           |      2|
|712   |                        \RAM_DIN_VEC[54].ram_instance     |fpga_ram__parameterized2_656           |      2|
|713   |                        \RAM_DIN_VEC[55].ram_instance     |fpga_ram__parameterized2_657           |      2|
|714   |                        \RAM_DIN_VEC[56].ram_instance     |fpga_ram__parameterized2_658           |      2|
|715   |                        \RAM_DIN_VEC[57].ram_instance     |fpga_ram__parameterized2_659           |      2|
|716   |                        \RAM_DIN_VEC[58].ram_instance     |fpga_ram__parameterized2_660           |      2|
|717   |                        \RAM_DIN_VEC[59].ram_instance     |fpga_ram__parameterized2_661           |      2|
|718   |                        \RAM_DIN_VEC[5].ram_instance      |fpga_ram__parameterized2_662           |      2|
|719   |                        \RAM_DIN_VEC[60].ram_instance     |fpga_ram__parameterized2_663           |      2|
|720   |                        \RAM_DIN_VEC[61].ram_instance     |fpga_ram__parameterized2_664           |      2|
|721   |                        \RAM_DIN_VEC[62].ram_instance     |fpga_ram__parameterized2_665           |      2|
|722   |                        \RAM_DIN_VEC[63].ram_instance     |fpga_ram__parameterized2_666           |      2|
|723   |                        \RAM_DIN_VEC[6].ram_instance      |fpga_ram__parameterized2_667           |      2|
|724   |                        \RAM_DIN_VEC[7].ram_instance      |fpga_ram__parameterized2_668           |      2|
|725   |                        \RAM_DIN_VEC[8].ram_instance      |fpga_ram__parameterized2_669           |      2|
|726   |                        \RAM_DIN_VEC[9].ram_instance      |fpga_ram__parameterized2_670           |      2|
|727   |                  x_aq_dcache_data_array_bank3            |aq_dcache_data_array_296               |    138|
|728   |                    x_aq_spsram_1024x64                   |aq_spsram_1024x64                      |    138|
|729   |                      x_aq_f_spsram_1024x64               |aq_f_spsram_1024x64                    |    138|
|730   |                        \RAM_DIN_VEC[0].ram_instance      |fpga_ram__parameterized2               |      2|
|731   |                        \RAM_DIN_VEC[10].ram_instance     |fpga_ram__parameterized2_542           |      2|
|732   |                        \RAM_DIN_VEC[11].ram_instance     |fpga_ram__parameterized2_543           |      2|
|733   |                        \RAM_DIN_VEC[12].ram_instance     |fpga_ram__parameterized2_544           |      2|
|734   |                        \RAM_DIN_VEC[13].ram_instance     |fpga_ram__parameterized2_545           |      2|
|735   |                        \RAM_DIN_VEC[14].ram_instance     |fpga_ram__parameterized2_546           |      2|
|736   |                        \RAM_DIN_VEC[15].ram_instance     |fpga_ram__parameterized2_547           |      2|
|737   |                        \RAM_DIN_VEC[16].ram_instance     |fpga_ram__parameterized2_548           |      2|
|738   |                        \RAM_DIN_VEC[17].ram_instance     |fpga_ram__parameterized2_549           |      2|
|739   |                        \RAM_DIN_VEC[18].ram_instance     |fpga_ram__parameterized2_550           |      2|
|740   |                        \RAM_DIN_VEC[19].ram_instance     |fpga_ram__parameterized2_551           |      2|
|741   |                        \RAM_DIN_VEC[1].ram_instance      |fpga_ram__parameterized2_552           |      2|
|742   |                        \RAM_DIN_VEC[20].ram_instance     |fpga_ram__parameterized2_553           |      2|
|743   |                        \RAM_DIN_VEC[21].ram_instance     |fpga_ram__parameterized2_554           |      2|
|744   |                        \RAM_DIN_VEC[22].ram_instance     |fpga_ram__parameterized2_555           |      2|
|745   |                        \RAM_DIN_VEC[23].ram_instance     |fpga_ram__parameterized2_556           |      2|
|746   |                        \RAM_DIN_VEC[24].ram_instance     |fpga_ram__parameterized2_557           |      2|
|747   |                        \RAM_DIN_VEC[25].ram_instance     |fpga_ram__parameterized2_558           |      2|
|748   |                        \RAM_DIN_VEC[26].ram_instance     |fpga_ram__parameterized2_559           |      2|
|749   |                        \RAM_DIN_VEC[27].ram_instance     |fpga_ram__parameterized2_560           |      2|
|750   |                        \RAM_DIN_VEC[28].ram_instance     |fpga_ram__parameterized2_561           |      2|
|751   |                        \RAM_DIN_VEC[29].ram_instance     |fpga_ram__parameterized2_562           |      2|
|752   |                        \RAM_DIN_VEC[2].ram_instance      |fpga_ram__parameterized2_563           |      2|
|753   |                        \RAM_DIN_VEC[30].ram_instance     |fpga_ram__parameterized2_564           |      2|
|754   |                        \RAM_DIN_VEC[31].ram_instance     |fpga_ram__parameterized2_565           |      2|
|755   |                        \RAM_DIN_VEC[32].ram_instance     |fpga_ram__parameterized2_566           |      2|
|756   |                        \RAM_DIN_VEC[33].ram_instance     |fpga_ram__parameterized2_567           |      2|
|757   |                        \RAM_DIN_VEC[34].ram_instance     |fpga_ram__parameterized2_568           |      2|
|758   |                        \RAM_DIN_VEC[35].ram_instance     |fpga_ram__parameterized2_569           |      2|
|759   |                        \RAM_DIN_VEC[36].ram_instance     |fpga_ram__parameterized2_570           |      2|
|760   |                        \RAM_DIN_VEC[37].ram_instance     |fpga_ram__parameterized2_571           |      2|
|761   |                        \RAM_DIN_VEC[38].ram_instance     |fpga_ram__parameterized2_572           |      2|
|762   |                        \RAM_DIN_VEC[39].ram_instance     |fpga_ram__parameterized2_573           |      2|
|763   |                        \RAM_DIN_VEC[3].ram_instance      |fpga_ram__parameterized2_574           |      2|
|764   |                        \RAM_DIN_VEC[40].ram_instance     |fpga_ram__parameterized2_575           |      2|
|765   |                        \RAM_DIN_VEC[41].ram_instance     |fpga_ram__parameterized2_576           |      2|
|766   |                        \RAM_DIN_VEC[42].ram_instance     |fpga_ram__parameterized2_577           |      2|
|767   |                        \RAM_DIN_VEC[43].ram_instance     |fpga_ram__parameterized2_578           |      2|
|768   |                        \RAM_DIN_VEC[44].ram_instance     |fpga_ram__parameterized2_579           |      2|
|769   |                        \RAM_DIN_VEC[45].ram_instance     |fpga_ram__parameterized2_580           |      2|
|770   |                        \RAM_DIN_VEC[46].ram_instance     |fpga_ram__parameterized2_581           |      2|
|771   |                        \RAM_DIN_VEC[47].ram_instance     |fpga_ram__parameterized2_582           |      2|
|772   |                        \RAM_DIN_VEC[48].ram_instance     |fpga_ram__parameterized2_583           |      2|
|773   |                        \RAM_DIN_VEC[49].ram_instance     |fpga_ram__parameterized2_584           |      2|
|774   |                        \RAM_DIN_VEC[4].ram_instance      |fpga_ram__parameterized2_585           |      2|
|775   |                        \RAM_DIN_VEC[50].ram_instance     |fpga_ram__parameterized2_586           |      2|
|776   |                        \RAM_DIN_VEC[51].ram_instance     |fpga_ram__parameterized2_587           |      2|
|777   |                        \RAM_DIN_VEC[52].ram_instance     |fpga_ram__parameterized2_588           |      2|
|778   |                        \RAM_DIN_VEC[53].ram_instance     |fpga_ram__parameterized2_589           |      2|
|779   |                        \RAM_DIN_VEC[54].ram_instance     |fpga_ram__parameterized2_590           |      2|
|780   |                        \RAM_DIN_VEC[55].ram_instance     |fpga_ram__parameterized2_591           |      2|
|781   |                        \RAM_DIN_VEC[56].ram_instance     |fpga_ram__parameterized2_592           |      2|
|782   |                        \RAM_DIN_VEC[57].ram_instance     |fpga_ram__parameterized2_593           |      2|
|783   |                        \RAM_DIN_VEC[58].ram_instance     |fpga_ram__parameterized2_594           |      2|
|784   |                        \RAM_DIN_VEC[59].ram_instance     |fpga_ram__parameterized2_595           |      2|
|785   |                        \RAM_DIN_VEC[5].ram_instance      |fpga_ram__parameterized2_596           |      2|
|786   |                        \RAM_DIN_VEC[60].ram_instance     |fpga_ram__parameterized2_597           |      2|
|787   |                        \RAM_DIN_VEC[61].ram_instance     |fpga_ram__parameterized2_598           |      2|
|788   |                        \RAM_DIN_VEC[62].ram_instance     |fpga_ram__parameterized2_599           |      2|
|789   |                        \RAM_DIN_VEC[63].ram_instance     |fpga_ram__parameterized2_600           |      2|
|790   |                        \RAM_DIN_VEC[6].ram_instance      |fpga_ram__parameterized2_601           |      2|
|791   |                        \RAM_DIN_VEC[7].ram_instance      |fpga_ram__parameterized2_602           |      2|
|792   |                        \RAM_DIN_VEC[8].ram_instance      |fpga_ram__parameterized2_603           |      2|
|793   |                        \RAM_DIN_VEC[9].ram_instance      |fpga_ram__parameterized2_604           |      2|
|794   |                  x_aq_dcache_dirty_array                 |aq_dcache_dirty_array                  |     25|
|795   |                    x_aq_spsram_128x8                     |aq_spsram_128x8                        |     25|
|796   |                      x_aq_f_spsram_128x8                 |aq_f_spsram_128x8                      |     25|
|797   |                        \RAM_DIN_VEC[0].ram_instance      |fpga_ram__parameterized4               |      3|
|798   |                        \RAM_DIN_VEC[1].ram_instance      |fpga_ram__parameterized4_535           |      2|
|799   |                        \RAM_DIN_VEC[2].ram_instance      |fpga_ram__parameterized4_536           |      3|
|800   |                        \RAM_DIN_VEC[3].ram_instance      |fpga_ram__parameterized4_537           |      2|
|801   |                        \RAM_DIN_VEC[4].ram_instance      |fpga_ram__parameterized4_538           |      2|
|802   |                        \RAM_DIN_VEC[5].ram_instance      |fpga_ram__parameterized4_539           |      2|
|803   |                        \RAM_DIN_VEC[6].ram_instance      |fpga_ram__parameterized4_540           |      2|
|804   |                        \RAM_DIN_VEC[7].ram_instance      |fpga_ram__parameterized4_541           |      2|
|805   |                  x_aq_dcache_tag_array_bank0             |aq_dcache_tag_array                    |    247|
|806   |                    x_aq_spsram_64x58_bank0               |aq_spsram_64x58_415                    |    124|
|807   |                      x_aq_f_spsram_64x58                 |aq_f_spsram_64x58_476                  |    124|
|808   |                        \RAM_DIN_VEC[0].ram_instance      |fpga_ram__parameterized3_477           |      2|
|809   |                        \RAM_DIN_VEC[10].ram_instance     |fpga_ram__parameterized3_478           |      2|
|810   |                        \RAM_DIN_VEC[11].ram_instance     |fpga_ram__parameterized3_479           |      2|
|811   |                        \RAM_DIN_VEC[12].ram_instance     |fpga_ram__parameterized3_480           |      2|
|812   |                        \RAM_DIN_VEC[13].ram_instance     |fpga_ram__parameterized3_481           |      2|
|813   |                        \RAM_DIN_VEC[14].ram_instance     |fpga_ram__parameterized3_482           |      2|
|814   |                        \RAM_DIN_VEC[15].ram_instance     |fpga_ram__parameterized3_483           |      2|
|815   |                        \RAM_DIN_VEC[16].ram_instance     |fpga_ram__parameterized3_484           |      2|
|816   |                        \RAM_DIN_VEC[17].ram_instance     |fpga_ram__parameterized3_485           |      2|
|817   |                        \RAM_DIN_VEC[18].ram_instance     |fpga_ram__parameterized3_486           |      2|
|818   |                        \RAM_DIN_VEC[19].ram_instance     |fpga_ram__parameterized3_487           |      2|
|819   |                        \RAM_DIN_VEC[1].ram_instance      |fpga_ram__parameterized3_488           |      2|
|820   |                        \RAM_DIN_VEC[20].ram_instance     |fpga_ram__parameterized3_489           |      2|
|821   |                        \RAM_DIN_VEC[21].ram_instance     |fpga_ram__parameterized3_490           |      2|
|822   |                        \RAM_DIN_VEC[22].ram_instance     |fpga_ram__parameterized3_491           |      2|
|823   |                        \RAM_DIN_VEC[23].ram_instance     |fpga_ram__parameterized3_492           |      2|
|824   |                        \RAM_DIN_VEC[24].ram_instance     |fpga_ram__parameterized3_493           |      2|
|825   |                        \RAM_DIN_VEC[25].ram_instance     |fpga_ram__parameterized3_494           |      2|
|826   |                        \RAM_DIN_VEC[26].ram_instance     |fpga_ram__parameterized3_495           |      2|
|827   |                        \RAM_DIN_VEC[27].ram_instance     |fpga_ram__parameterized3_496           |      2|
|828   |                        \RAM_DIN_VEC[28].ram_instance     |fpga_ram__parameterized3_497           |      4|
|829   |                        \RAM_DIN_VEC[29].ram_instance     |fpga_ram__parameterized3_498           |      2|
|830   |                        \RAM_DIN_VEC[2].ram_instance      |fpga_ram__parameterized3_499           |      2|
|831   |                        \RAM_DIN_VEC[30].ram_instance     |fpga_ram__parameterized3_500           |      2|
|832   |                        \RAM_DIN_VEC[31].ram_instance     |fpga_ram__parameterized3_501           |      2|
|833   |                        \RAM_DIN_VEC[32].ram_instance     |fpga_ram__parameterized3_502           |      2|
|834   |                        \RAM_DIN_VEC[33].ram_instance     |fpga_ram__parameterized3_503           |      2|
|835   |                        \RAM_DIN_VEC[34].ram_instance     |fpga_ram__parameterized3_504           |      2|
|836   |                        \RAM_DIN_VEC[35].ram_instance     |fpga_ram__parameterized3_505           |      2|
|837   |                        \RAM_DIN_VEC[36].ram_instance     |fpga_ram__parameterized3_506           |      2|
|838   |                        \RAM_DIN_VEC[37].ram_instance     |fpga_ram__parameterized3_507           |      2|
|839   |                        \RAM_DIN_VEC[38].ram_instance     |fpga_ram__parameterized3_508           |      2|
|840   |                        \RAM_DIN_VEC[39].ram_instance     |fpga_ram__parameterized3_509           |      2|
|841   |                        \RAM_DIN_VEC[3].ram_instance      |fpga_ram__parameterized3_510           |      2|
|842   |                        \RAM_DIN_VEC[40].ram_instance     |fpga_ram__parameterized3_511           |      2|
|843   |                        \RAM_DIN_VEC[41].ram_instance     |fpga_ram__parameterized3_512           |      2|
|844   |                        \RAM_DIN_VEC[42].ram_instance     |fpga_ram__parameterized3_513           |      2|
|845   |                        \RAM_DIN_VEC[43].ram_instance     |fpga_ram__parameterized3_514           |      2|
|846   |                        \RAM_DIN_VEC[44].ram_instance     |fpga_ram__parameterized3_515           |      2|
|847   |                        \RAM_DIN_VEC[45].ram_instance     |fpga_ram__parameterized3_516           |      2|
|848   |                        \RAM_DIN_VEC[46].ram_instance     |fpga_ram__parameterized3_517           |      2|
|849   |                        \RAM_DIN_VEC[47].ram_instance     |fpga_ram__parameterized3_518           |      2|
|850   |                        \RAM_DIN_VEC[48].ram_instance     |fpga_ram__parameterized3_519           |      2|
|851   |                        \RAM_DIN_VEC[49].ram_instance     |fpga_ram__parameterized3_520           |      2|
|852   |                        \RAM_DIN_VEC[4].ram_instance      |fpga_ram__parameterized3_521           |      2|
|853   |                        \RAM_DIN_VEC[50].ram_instance     |fpga_ram__parameterized3_522           |      2|
|854   |                        \RAM_DIN_VEC[51].ram_instance     |fpga_ram__parameterized3_523           |      2|
|855   |                        \RAM_DIN_VEC[52].ram_instance     |fpga_ram__parameterized3_524           |      2|
|856   |                        \RAM_DIN_VEC[53].ram_instance     |fpga_ram__parameterized3_525           |      2|
|857   |                        \RAM_DIN_VEC[54].ram_instance     |fpga_ram__parameterized3_526           |      2|
|858   |                        \RAM_DIN_VEC[55].ram_instance     |fpga_ram__parameterized3_527           |      2|
|859   |                        \RAM_DIN_VEC[56].ram_instance     |fpga_ram__parameterized3_528           |      2|
|860   |                        \RAM_DIN_VEC[57].ram_instance     |fpga_ram__parameterized3_529           |      2|
|861   |                        \RAM_DIN_VEC[5].ram_instance      |fpga_ram__parameterized3_530           |      2|
|862   |                        \RAM_DIN_VEC[6].ram_instance      |fpga_ram__parameterized3_531           |      2|
|863   |                        \RAM_DIN_VEC[7].ram_instance      |fpga_ram__parameterized3_532           |      2|
|864   |                        \RAM_DIN_VEC[8].ram_instance      |fpga_ram__parameterized3_533           |      2|
|865   |                        \RAM_DIN_VEC[9].ram_instance      |fpga_ram__parameterized3_534           |      2|
|866   |                    x_aq_spsram_64x58_bank1               |aq_spsram_64x58_416                    |    123|
|867   |                      x_aq_f_spsram_64x58                 |aq_f_spsram_64x58_417                  |    123|
|868   |                        \RAM_DIN_VEC[0].ram_instance      |fpga_ram__parameterized3_418           |      2|
|869   |                        \RAM_DIN_VEC[10].ram_instance     |fpga_ram__parameterized3_419           |      2|
|870   |                        \RAM_DIN_VEC[11].ram_instance     |fpga_ram__parameterized3_420           |      2|
|871   |                        \RAM_DIN_VEC[12].ram_instance     |fpga_ram__parameterized3_421           |      2|
|872   |                        \RAM_DIN_VEC[13].ram_instance     |fpga_ram__parameterized3_422           |      2|
|873   |                        \RAM_DIN_VEC[14].ram_instance     |fpga_ram__parameterized3_423           |      2|
|874   |                        \RAM_DIN_VEC[15].ram_instance     |fpga_ram__parameterized3_424           |      2|
|875   |                        \RAM_DIN_VEC[16].ram_instance     |fpga_ram__parameterized3_425           |      2|
|876   |                        \RAM_DIN_VEC[17].ram_instance     |fpga_ram__parameterized3_426           |      2|
|877   |                        \RAM_DIN_VEC[18].ram_instance     |fpga_ram__parameterized3_427           |      2|
|878   |                        \RAM_DIN_VEC[19].ram_instance     |fpga_ram__parameterized3_428           |      2|
|879   |                        \RAM_DIN_VEC[1].ram_instance      |fpga_ram__parameterized3_429           |      2|
|880   |                        \RAM_DIN_VEC[20].ram_instance     |fpga_ram__parameterized3_430           |      2|
|881   |                        \RAM_DIN_VEC[21].ram_instance     |fpga_ram__parameterized3_431           |      2|
|882   |                        \RAM_DIN_VEC[22].ram_instance     |fpga_ram__parameterized3_432           |      2|
|883   |                        \RAM_DIN_VEC[23].ram_instance     |fpga_ram__parameterized3_433           |      2|
|884   |                        \RAM_DIN_VEC[24].ram_instance     |fpga_ram__parameterized3_434           |      2|
|885   |                        \RAM_DIN_VEC[25].ram_instance     |fpga_ram__parameterized3_435           |      2|
|886   |                        \RAM_DIN_VEC[26].ram_instance     |fpga_ram__parameterized3_436           |      2|
|887   |                        \RAM_DIN_VEC[27].ram_instance     |fpga_ram__parameterized3_437           |      2|
|888   |                        \RAM_DIN_VEC[28].ram_instance     |fpga_ram__parameterized3_438           |      3|
|889   |                        \RAM_DIN_VEC[29].ram_instance     |fpga_ram__parameterized3_439           |      2|
|890   |                        \RAM_DIN_VEC[2].ram_instance      |fpga_ram__parameterized3_440           |      2|
|891   |                        \RAM_DIN_VEC[30].ram_instance     |fpga_ram__parameterized3_441           |      2|
|892   |                        \RAM_DIN_VEC[31].ram_instance     |fpga_ram__parameterized3_442           |      2|
|893   |                        \RAM_DIN_VEC[32].ram_instance     |fpga_ram__parameterized3_443           |      2|
|894   |                        \RAM_DIN_VEC[33].ram_instance     |fpga_ram__parameterized3_444           |      2|
|895   |                        \RAM_DIN_VEC[34].ram_instance     |fpga_ram__parameterized3_445           |      2|
|896   |                        \RAM_DIN_VEC[35].ram_instance     |fpga_ram__parameterized3_446           |      2|
|897   |                        \RAM_DIN_VEC[36].ram_instance     |fpga_ram__parameterized3_447           |      2|
|898   |                        \RAM_DIN_VEC[37].ram_instance     |fpga_ram__parameterized3_448           |      2|
|899   |                        \RAM_DIN_VEC[38].ram_instance     |fpga_ram__parameterized3_449           |      2|
|900   |                        \RAM_DIN_VEC[39].ram_instance     |fpga_ram__parameterized3_450           |      2|
|901   |                        \RAM_DIN_VEC[3].ram_instance      |fpga_ram__parameterized3_451           |      2|
|902   |                        \RAM_DIN_VEC[40].ram_instance     |fpga_ram__parameterized3_452           |      2|
|903   |                        \RAM_DIN_VEC[41].ram_instance     |fpga_ram__parameterized3_453           |      2|
|904   |                        \RAM_DIN_VEC[42].ram_instance     |fpga_ram__parameterized3_454           |      2|
|905   |                        \RAM_DIN_VEC[43].ram_instance     |fpga_ram__parameterized3_455           |      2|
|906   |                        \RAM_DIN_VEC[44].ram_instance     |fpga_ram__parameterized3_456           |      2|
|907   |                        \RAM_DIN_VEC[45].ram_instance     |fpga_ram__parameterized3_457           |      2|
|908   |                        \RAM_DIN_VEC[46].ram_instance     |fpga_ram__parameterized3_458           |      2|
|909   |                        \RAM_DIN_VEC[47].ram_instance     |fpga_ram__parameterized3_459           |      2|
|910   |                        \RAM_DIN_VEC[48].ram_instance     |fpga_ram__parameterized3_460           |      2|
|911   |                        \RAM_DIN_VEC[49].ram_instance     |fpga_ram__parameterized3_461           |      2|
|912   |                        \RAM_DIN_VEC[4].ram_instance      |fpga_ram__parameterized3_462           |      2|
|913   |                        \RAM_DIN_VEC[50].ram_instance     |fpga_ram__parameterized3_463           |      2|
|914   |                        \RAM_DIN_VEC[51].ram_instance     |fpga_ram__parameterized3_464           |      2|
|915   |                        \RAM_DIN_VEC[52].ram_instance     |fpga_ram__parameterized3_465           |      2|
|916   |                        \RAM_DIN_VEC[53].ram_instance     |fpga_ram__parameterized3_466           |      2|
|917   |                        \RAM_DIN_VEC[54].ram_instance     |fpga_ram__parameterized3_467           |      2|
|918   |                        \RAM_DIN_VEC[55].ram_instance     |fpga_ram__parameterized3_468           |      2|
|919   |                        \RAM_DIN_VEC[56].ram_instance     |fpga_ram__parameterized3_469           |      2|
|920   |                        \RAM_DIN_VEC[57].ram_instance     |fpga_ram__parameterized3_470           |      2|
|921   |                        \RAM_DIN_VEC[5].ram_instance      |fpga_ram__parameterized3_471           |      2|
|922   |                        \RAM_DIN_VEC[6].ram_instance      |fpga_ram__parameterized3_472           |      2|
|923   |                        \RAM_DIN_VEC[7].ram_instance      |fpga_ram__parameterized3_473           |      2|
|924   |                        \RAM_DIN_VEC[8].ram_instance      |fpga_ram__parameterized3_474           |      2|
|925   |                        \RAM_DIN_VEC[9].ram_instance      |fpga_ram__parameterized3_475           |      2|
|926   |                  x_aq_dcache_tag_array_bank1             |aq_dcache_tag_array_297                |    384|
|927   |                    x_aq_spsram_64x58_bank0               |aq_spsram_64x58                        |    130|
|928   |                      x_aq_f_spsram_64x58                 |aq_f_spsram_64x58_356                  |    130|
|929   |                        \RAM_DIN_VEC[0].ram_instance      |fpga_ram__parameterized3_357           |      2|
|930   |                        \RAM_DIN_VEC[10].ram_instance     |fpga_ram__parameterized3_358           |      2|
|931   |                        \RAM_DIN_VEC[11].ram_instance     |fpga_ram__parameterized3_359           |      2|
|932   |                        \RAM_DIN_VEC[12].ram_instance     |fpga_ram__parameterized3_360           |      2|
|933   |                        \RAM_DIN_VEC[13].ram_instance     |fpga_ram__parameterized3_361           |      2|
|934   |                        \RAM_DIN_VEC[14].ram_instance     |fpga_ram__parameterized3_362           |      2|
|935   |                        \RAM_DIN_VEC[15].ram_instance     |fpga_ram__parameterized3_363           |      2|
|936   |                        \RAM_DIN_VEC[16].ram_instance     |fpga_ram__parameterized3_364           |      2|
|937   |                        \RAM_DIN_VEC[17].ram_instance     |fpga_ram__parameterized3_365           |      2|
|938   |                        \RAM_DIN_VEC[18].ram_instance     |fpga_ram__parameterized3_366           |      2|
|939   |                        \RAM_DIN_VEC[19].ram_instance     |fpga_ram__parameterized3_367           |      2|
|940   |                        \RAM_DIN_VEC[1].ram_instance      |fpga_ram__parameterized3_368           |      2|
|941   |                        \RAM_DIN_VEC[20].ram_instance     |fpga_ram__parameterized3_369           |      2|
|942   |                        \RAM_DIN_VEC[21].ram_instance     |fpga_ram__parameterized3_370           |      2|
|943   |                        \RAM_DIN_VEC[22].ram_instance     |fpga_ram__parameterized3_371           |      2|
|944   |                        \RAM_DIN_VEC[23].ram_instance     |fpga_ram__parameterized3_372           |      2|
|945   |                        \RAM_DIN_VEC[24].ram_instance     |fpga_ram__parameterized3_373           |      2|
|946   |                        \RAM_DIN_VEC[25].ram_instance     |fpga_ram__parameterized3_374           |      2|
|947   |                        \RAM_DIN_VEC[26].ram_instance     |fpga_ram__parameterized3_375           |      2|
|948   |                        \RAM_DIN_VEC[27].ram_instance     |fpga_ram__parameterized3_376           |      2|
|949   |                        \RAM_DIN_VEC[28].ram_instance     |fpga_ram__parameterized3_377           |      8|
|950   |                        \RAM_DIN_VEC[29].ram_instance     |fpga_ram__parameterized3_378           |      2|
|951   |                        \RAM_DIN_VEC[2].ram_instance      |fpga_ram__parameterized3_379           |      2|
|952   |                        \RAM_DIN_VEC[30].ram_instance     |fpga_ram__parameterized3_380           |      2|
|953   |                        \RAM_DIN_VEC[31].ram_instance     |fpga_ram__parameterized3_381           |      2|
|954   |                        \RAM_DIN_VEC[32].ram_instance     |fpga_ram__parameterized3_382           |      2|
|955   |                        \RAM_DIN_VEC[33].ram_instance     |fpga_ram__parameterized3_383           |      2|
|956   |                        \RAM_DIN_VEC[34].ram_instance     |fpga_ram__parameterized3_384           |      2|
|957   |                        \RAM_DIN_VEC[35].ram_instance     |fpga_ram__parameterized3_385           |      2|
|958   |                        \RAM_DIN_VEC[36].ram_instance     |fpga_ram__parameterized3_386           |      2|
|959   |                        \RAM_DIN_VEC[37].ram_instance     |fpga_ram__parameterized3_387           |      2|
|960   |                        \RAM_DIN_VEC[38].ram_instance     |fpga_ram__parameterized3_388           |      2|
|961   |                        \RAM_DIN_VEC[39].ram_instance     |fpga_ram__parameterized3_389           |      2|
|962   |                        \RAM_DIN_VEC[3].ram_instance      |fpga_ram__parameterized3_390           |      2|
|963   |                        \RAM_DIN_VEC[40].ram_instance     |fpga_ram__parameterized3_391           |      2|
|964   |                        \RAM_DIN_VEC[41].ram_instance     |fpga_ram__parameterized3_392           |      2|
|965   |                        \RAM_DIN_VEC[42].ram_instance     |fpga_ram__parameterized3_393           |      2|
|966   |                        \RAM_DIN_VEC[43].ram_instance     |fpga_ram__parameterized3_394           |      2|
|967   |                        \RAM_DIN_VEC[44].ram_instance     |fpga_ram__parameterized3_395           |      2|
|968   |                        \RAM_DIN_VEC[45].ram_instance     |fpga_ram__parameterized3_396           |      2|
|969   |                        \RAM_DIN_VEC[46].ram_instance     |fpga_ram__parameterized3_397           |      2|
|970   |                        \RAM_DIN_VEC[47].ram_instance     |fpga_ram__parameterized3_398           |      2|
|971   |                        \RAM_DIN_VEC[48].ram_instance     |fpga_ram__parameterized3_399           |      2|
|972   |                        \RAM_DIN_VEC[49].ram_instance     |fpga_ram__parameterized3_400           |      2|
|973   |                        \RAM_DIN_VEC[4].ram_instance      |fpga_ram__parameterized3_401           |      2|
|974   |                        \RAM_DIN_VEC[50].ram_instance     |fpga_ram__parameterized3_402           |      2|
|975   |                        \RAM_DIN_VEC[51].ram_instance     |fpga_ram__parameterized3_403           |      2|
|976   |                        \RAM_DIN_VEC[52].ram_instance     |fpga_ram__parameterized3_404           |      2|
|977   |                        \RAM_DIN_VEC[53].ram_instance     |fpga_ram__parameterized3_405           |      2|
|978   |                        \RAM_DIN_VEC[54].ram_instance     |fpga_ram__parameterized3_406           |      2|
|979   |                        \RAM_DIN_VEC[55].ram_instance     |fpga_ram__parameterized3_407           |      2|
|980   |                        \RAM_DIN_VEC[56].ram_instance     |fpga_ram__parameterized3_408           |      2|
|981   |                        \RAM_DIN_VEC[57].ram_instance     |fpga_ram__parameterized3_409           |      4|
|982   |                        \RAM_DIN_VEC[5].ram_instance      |fpga_ram__parameterized3_410           |      2|
|983   |                        \RAM_DIN_VEC[6].ram_instance      |fpga_ram__parameterized3_411           |      2|
|984   |                        \RAM_DIN_VEC[7].ram_instance      |fpga_ram__parameterized3_412           |      2|
|985   |                        \RAM_DIN_VEC[8].ram_instance      |fpga_ram__parameterized3_413           |      2|
|986   |                        \RAM_DIN_VEC[9].ram_instance      |fpga_ram__parameterized3_414           |      2|
|987   |                    x_aq_spsram_64x58_bank1               |aq_spsram_64x58_298                    |    254|
|988   |                      x_aq_f_spsram_64x58                 |aq_f_spsram_64x58                      |    254|
|989   |                        \RAM_DIN_VEC[0].ram_instance      |fpga_ram__parameterized3               |      2|
|990   |                        \RAM_DIN_VEC[10].ram_instance     |fpga_ram__parameterized3_299           |      2|
|991   |                        \RAM_DIN_VEC[11].ram_instance     |fpga_ram__parameterized3_300           |      2|
|992   |                        \RAM_DIN_VEC[12].ram_instance     |fpga_ram__parameterized3_301           |      2|
|993   |                        \RAM_DIN_VEC[13].ram_instance     |fpga_ram__parameterized3_302           |      2|
|994   |                        \RAM_DIN_VEC[14].ram_instance     |fpga_ram__parameterized3_303           |      2|
|995   |                        \RAM_DIN_VEC[15].ram_instance     |fpga_ram__parameterized3_304           |      2|
|996   |                        \RAM_DIN_VEC[16].ram_instance     |fpga_ram__parameterized3_305           |      2|
|997   |                        \RAM_DIN_VEC[17].ram_instance     |fpga_ram__parameterized3_306           |      2|
|998   |                        \RAM_DIN_VEC[18].ram_instance     |fpga_ram__parameterized3_307           |      2|
|999   |                        \RAM_DIN_VEC[19].ram_instance     |fpga_ram__parameterized3_308           |      2|
|1000  |                        \RAM_DIN_VEC[1].ram_instance      |fpga_ram__parameterized3_309           |      2|
|1001  |                        \RAM_DIN_VEC[20].ram_instance     |fpga_ram__parameterized3_310           |      2|
|1002  |                        \RAM_DIN_VEC[21].ram_instance     |fpga_ram__parameterized3_311           |      2|
|1003  |                        \RAM_DIN_VEC[22].ram_instance     |fpga_ram__parameterized3_312           |      2|
|1004  |                        \RAM_DIN_VEC[23].ram_instance     |fpga_ram__parameterized3_313           |      2|
|1005  |                        \RAM_DIN_VEC[24].ram_instance     |fpga_ram__parameterized3_314           |      2|
|1006  |                        \RAM_DIN_VEC[25].ram_instance     |fpga_ram__parameterized3_315           |      2|
|1007  |                        \RAM_DIN_VEC[26].ram_instance     |fpga_ram__parameterized3_316           |      2|
|1008  |                        \RAM_DIN_VEC[27].ram_instance     |fpga_ram__parameterized3_317           |      2|
|1009  |                        \RAM_DIN_VEC[28].ram_instance     |fpga_ram__parameterized3_318           |    132|
|1010  |                        \RAM_DIN_VEC[29].ram_instance     |fpga_ram__parameterized3_319           |      2|
|1011  |                        \RAM_DIN_VEC[2].ram_instance      |fpga_ram__parameterized3_320           |      2|
|1012  |                        \RAM_DIN_VEC[30].ram_instance     |fpga_ram__parameterized3_321           |      2|
|1013  |                        \RAM_DIN_VEC[31].ram_instance     |fpga_ram__parameterized3_322           |      2|
|1014  |                        \RAM_DIN_VEC[32].ram_instance     |fpga_ram__parameterized3_323           |      2|
|1015  |                        \RAM_DIN_VEC[33].ram_instance     |fpga_ram__parameterized3_324           |      2|
|1016  |                        \RAM_DIN_VEC[34].ram_instance     |fpga_ram__parameterized3_325           |      2|
|1017  |                        \RAM_DIN_VEC[35].ram_instance     |fpga_ram__parameterized3_326           |      2|
|1018  |                        \RAM_DIN_VEC[36].ram_instance     |fpga_ram__parameterized3_327           |      2|
|1019  |                        \RAM_DIN_VEC[37].ram_instance     |fpga_ram__parameterized3_328           |      2|
|1020  |                        \RAM_DIN_VEC[38].ram_instance     |fpga_ram__parameterized3_329           |      2|
|1021  |                        \RAM_DIN_VEC[39].ram_instance     |fpga_ram__parameterized3_330           |      2|
|1022  |                        \RAM_DIN_VEC[3].ram_instance      |fpga_ram__parameterized3_331           |      2|
|1023  |                        \RAM_DIN_VEC[40].ram_instance     |fpga_ram__parameterized3_332           |      2|
|1024  |                        \RAM_DIN_VEC[41].ram_instance     |fpga_ram__parameterized3_333           |      2|
|1025  |                        \RAM_DIN_VEC[42].ram_instance     |fpga_ram__parameterized3_334           |      2|
|1026  |                        \RAM_DIN_VEC[43].ram_instance     |fpga_ram__parameterized3_335           |      2|
|1027  |                        \RAM_DIN_VEC[44].ram_instance     |fpga_ram__parameterized3_336           |      2|
|1028  |                        \RAM_DIN_VEC[45].ram_instance     |fpga_ram__parameterized3_337           |      2|
|1029  |                        \RAM_DIN_VEC[46].ram_instance     |fpga_ram__parameterized3_338           |      2|
|1030  |                        \RAM_DIN_VEC[47].ram_instance     |fpga_ram__parameterized3_339           |      2|
|1031  |                        \RAM_DIN_VEC[48].ram_instance     |fpga_ram__parameterized3_340           |      2|
|1032  |                        \RAM_DIN_VEC[49].ram_instance     |fpga_ram__parameterized3_341           |      2|
|1033  |                        \RAM_DIN_VEC[4].ram_instance      |fpga_ram__parameterized3_342           |      2|
|1034  |                        \RAM_DIN_VEC[50].ram_instance     |fpga_ram__parameterized3_343           |      2|
|1035  |                        \RAM_DIN_VEC[51].ram_instance     |fpga_ram__parameterized3_344           |      2|
|1036  |                        \RAM_DIN_VEC[52].ram_instance     |fpga_ram__parameterized3_345           |      2|
|1037  |                        \RAM_DIN_VEC[53].ram_instance     |fpga_ram__parameterized3_346           |      2|
|1038  |                        \RAM_DIN_VEC[54].ram_instance     |fpga_ram__parameterized3_347           |      2|
|1039  |                        \RAM_DIN_VEC[55].ram_instance     |fpga_ram__parameterized3_348           |      2|
|1040  |                        \RAM_DIN_VEC[56].ram_instance     |fpga_ram__parameterized3_349           |      2|
|1041  |                        \RAM_DIN_VEC[57].ram_instance     |fpga_ram__parameterized3_350           |      4|
|1042  |                        \RAM_DIN_VEC[5].ram_instance      |fpga_ram__parameterized3_351           |      2|
|1043  |                        \RAM_DIN_VEC[6].ram_instance      |fpga_ram__parameterized3_352           |      2|
|1044  |                        \RAM_DIN_VEC[7].ram_instance      |fpga_ram__parameterized3_353           |      2|
|1045  |                        \RAM_DIN_VEC[8].ram_instance      |fpga_ram__parameterized3_354           |      2|
|1046  |                        \RAM_DIN_VEC[9].ram_instance      |fpga_ram__parameterized3_355           |      2|
|1047  |                x_aq_lsu_ag                               |aq_lsu_ag                              |   1060|
|1048  |                x_aq_lsu_amo_alu                          |aq_lsu_amo_alu                         |    590|
|1049  |                x_aq_lsu_amr                              |aq_lsu_amr                             |    114|
|1050  |                x_aq_lsu_arb                              |aq_lsu_arb                             |    454|
|1051  |                x_aq_lsu_dc                               |aq_lsu_dc                              |   3245|
|1052  |                x_aq_lsu_dtif                             |aq_lsu_dtif                            |    275|
|1053  |                x_aq_lsu_icc                              |aq_lsu_icc                             |    281|
|1054  |                x_aq_lsu_lfb                              |aq_lsu_lfb                             |   2997|
|1055  |                  x_aq_lsu_lfb_entry_0                    |aq_lsu_lfb_entry                       |    270|
|1056  |                  x_aq_lsu_lfb_entry_1                    |aq_lsu_lfb_entry_287                   |    169|
|1057  |                  x_aq_lsu_lfb_entry_2                    |aq_lsu_lfb_entry_288                   |    154|
|1058  |                  x_aq_lsu_lfb_entry_3                    |aq_lsu_lfb_entry_289                   |   1426|
|1059  |                  x_aq_lsu_lfb_entry_4                    |aq_lsu_lfb_entry_290                   |    161|
|1060  |                  x_aq_lsu_lfb_entry_5                    |aq_lsu_lfb_entry_291                   |    161|
|1061  |                  x_aq_lsu_lfb_entry_6                    |aq_lsu_lfb_entry_292                   |    161|
|1062  |                  x_aq_lsu_lfb_entry_7                    |aq_lsu_lfb_entry_293                   |    274|
|1063  |                x_aq_lsu_lm                               |aq_lsu_lm                              |     61|
|1064  |                x_aq_lsu_mcic                             |aq_lsu_mcic                            |      5|
|1065  |                x_aq_lsu_pfb_top                          |aq_lsu_pfb_top                         |   2165|
|1066  |                  x_aq_lsu_gpfb                           |aq_lsu_pfb                             |    376|
|1067  |                  x_aq_lsu_pfb_prio                       |aq_prio                                |     27|
|1068  |                  x_aq_lsu_ppfb_0                         |aq_lsu_pfb_283                         |    410|
|1069  |                  x_aq_lsu_ppfb_1                         |aq_lsu_pfb_284                         |    543|
|1070  |                  x_aq_lsu_ppfb_2                         |aq_lsu_pfb_285                         |    404|
|1071  |                  x_aq_lsu_ppfb_3                         |aq_lsu_pfb_286                         |    403|
|1072  |                x_aq_lsu_rdl                              |aq_lsu_rdl                             |    357|
|1073  |                x_aq_lsu_stb                              |aq_lsu_stb                             |   2288|
|1074  |                  x_aq_lsu_stb_entry_0                    |aq_lsu_stb_entry                       |    388|
|1075  |                  x_aq_lsu_stb_entry_1                    |aq_lsu_stb_entry_280                   |    483|
|1076  |                  x_aq_lsu_stb_entry_2                    |aq_lsu_stb_entry_281                   |    444|
|1077  |                  x_aq_lsu_stb_entry_3                    |aq_lsu_stb_entry_282                   |    599|
|1078  |                x_aq_lsu_vb                               |aq_lsu_vb                              |   1210|
|1079  |              x_aq_rtu_top                                |aq_rtu_top                             |   1170|
|1080  |                x_aq_rtu_ctrl                             |aq_rtu_ctrl                            |      4|
|1081  |                x_aq_rtu_dp                               |aq_rtu_dp                              |    940|
|1082  |                x_aq_rtu_retire                           |aq_rtu_retire                          |    156|
|1083  |                x_aq_rtu_wb                               |aq_rtu_wb                              |     70|
|1084  |              x_aq_vidu_top                               |aq_vidu_top                            |   8714|
|1085  |                x_aq_vidu_vid_gpr_fp                      |aq_vidu_vid_gpr_fp                     |   7616|
|1086  |                  x_aq_vidu_vid_gpr_reg_fp_0              |aq_vidu_vid_gpr_reg_fp                 |     64|
|1087  |                  x_aq_vidu_vid_gpr_reg_fp_1              |aq_vidu_vid_gpr_reg_fp_249             |    640|
|1088  |                  x_aq_vidu_vid_gpr_reg_fp_10             |aq_vidu_vid_gpr_reg_fp_250             |     64|
|1089  |                  x_aq_vidu_vid_gpr_reg_fp_11             |aq_vidu_vid_gpr_reg_fp_251             |    256|
|1090  |                  x_aq_vidu_vid_gpr_reg_fp_12             |aq_vidu_vid_gpr_reg_fp_252             |     64|
|1091  |                  x_aq_vidu_vid_gpr_reg_fp_13             |aq_vidu_vid_gpr_reg_fp_253             |    448|
|1092  |                  x_aq_vidu_vid_gpr_reg_fp_14             |aq_vidu_vid_gpr_reg_fp_254             |     64|
|1093  |                  x_aq_vidu_vid_gpr_reg_fp_15             |aq_vidu_vid_gpr_reg_fp_255             |    256|
|1094  |                  x_aq_vidu_vid_gpr_reg_fp_16             |aq_vidu_vid_gpr_reg_fp_256             |     64|
|1095  |                  x_aq_vidu_vid_gpr_reg_fp_17             |aq_vidu_vid_gpr_reg_fp_257             |    640|
|1096  |                  x_aq_vidu_vid_gpr_reg_fp_18             |aq_vidu_vid_gpr_reg_fp_258             |     64|
|1097  |                  x_aq_vidu_vid_gpr_reg_fp_19             |aq_vidu_vid_gpr_reg_fp_259             |    256|
|1098  |                  x_aq_vidu_vid_gpr_reg_fp_2              |aq_vidu_vid_gpr_reg_fp_260             |     64|
|1099  |                  x_aq_vidu_vid_gpr_reg_fp_20             |aq_vidu_vid_gpr_reg_fp_261             |     64|
|1100  |                  x_aq_vidu_vid_gpr_reg_fp_21             |aq_vidu_vid_gpr_reg_fp_262             |    448|
|1101  |                  x_aq_vidu_vid_gpr_reg_fp_22             |aq_vidu_vid_gpr_reg_fp_263             |     64|
|1102  |                  x_aq_vidu_vid_gpr_reg_fp_23             |aq_vidu_vid_gpr_reg_fp_264             |    256|
|1103  |                  x_aq_vidu_vid_gpr_reg_fp_24             |aq_vidu_vid_gpr_reg_fp_265             |     64|
|1104  |                  x_aq_vidu_vid_gpr_reg_fp_25             |aq_vidu_vid_gpr_reg_fp_266             |    832|
|1105  |                  x_aq_vidu_vid_gpr_reg_fp_26             |aq_vidu_vid_gpr_reg_fp_267             |     64|
|1106  |                  x_aq_vidu_vid_gpr_reg_fp_27             |aq_vidu_vid_gpr_reg_fp_268             |    256|
|1107  |                  x_aq_vidu_vid_gpr_reg_fp_28             |aq_vidu_vid_gpr_reg_fp_269             |     64|
|1108  |                  x_aq_vidu_vid_gpr_reg_fp_29             |aq_vidu_vid_gpr_reg_fp_270             |    448|
|1109  |                  x_aq_vidu_vid_gpr_reg_fp_3              |aq_vidu_vid_gpr_reg_fp_271             |    256|
|1110  |                  x_aq_vidu_vid_gpr_reg_fp_30             |aq_vidu_vid_gpr_reg_fp_272             |     64|
|1111  |                  x_aq_vidu_vid_gpr_reg_fp_31             |aq_vidu_vid_gpr_reg_fp_273             |    256|
|1112  |                  x_aq_vidu_vid_gpr_reg_fp_4              |aq_vidu_vid_gpr_reg_fp_274             |     64|
|1113  |                  x_aq_vidu_vid_gpr_reg_fp_5              |aq_vidu_vid_gpr_reg_fp_275             |    448|
|1114  |                  x_aq_vidu_vid_gpr_reg_fp_6              |aq_vidu_vid_gpr_reg_fp_276             |     64|
|1115  |                  x_aq_vidu_vid_gpr_reg_fp_7              |aq_vidu_vid_gpr_reg_fp_277             |    256|
|1116  |                  x_aq_vidu_vid_gpr_reg_fp_8              |aq_vidu_vid_gpr_reg_fp_278             |     64|
|1117  |                  x_aq_vidu_vid_gpr_reg_fp_9              |aq_vidu_vid_gpr_reg_fp_279             |    640|
|1118  |                x_aq_vidu_vid_split_fp                    |aq_vidu_vid_split_fp                   |    205|
|1119  |                x_aq_vidu_vid_wbt_fp                      |aq_vidu_vid_wbt                        |     96|
|1120  |                  x_aq_vidu_vid_wbt_entry_reg_0           |aq_vidu_vid_wbt_entry                  |      3|
|1121  |                  x_aq_vidu_vid_wbt_entry_reg_1           |aq_vidu_vid_wbt_entry_218              |      3|
|1122  |                  x_aq_vidu_vid_wbt_entry_reg_10          |aq_vidu_vid_wbt_entry_219              |      3|
|1123  |                  x_aq_vidu_vid_wbt_entry_reg_11          |aq_vidu_vid_wbt_entry_220              |      3|
|1124  |                  x_aq_vidu_vid_wbt_entry_reg_12          |aq_vidu_vid_wbt_entry_221              |      3|
|1125  |                  x_aq_vidu_vid_wbt_entry_reg_13          |aq_vidu_vid_wbt_entry_222              |      3|
|1126  |                  x_aq_vidu_vid_wbt_entry_reg_14          |aq_vidu_vid_wbt_entry_223              |      3|
|1127  |                  x_aq_vidu_vid_wbt_entry_reg_15          |aq_vidu_vid_wbt_entry_224              |      3|
|1128  |                  x_aq_vidu_vid_wbt_entry_reg_16          |aq_vidu_vid_wbt_entry_225              |      3|
|1129  |                  x_aq_vidu_vid_wbt_entry_reg_17          |aq_vidu_vid_wbt_entry_226              |      3|
|1130  |                  x_aq_vidu_vid_wbt_entry_reg_18          |aq_vidu_vid_wbt_entry_227              |      3|
|1131  |                  x_aq_vidu_vid_wbt_entry_reg_19          |aq_vidu_vid_wbt_entry_228              |      3|
|1132  |                  x_aq_vidu_vid_wbt_entry_reg_2           |aq_vidu_vid_wbt_entry_229              |      3|
|1133  |                  x_aq_vidu_vid_wbt_entry_reg_20          |aq_vidu_vid_wbt_entry_230              |      3|
|1134  |                  x_aq_vidu_vid_wbt_entry_reg_21          |aq_vidu_vid_wbt_entry_231              |      3|
|1135  |                  x_aq_vidu_vid_wbt_entry_reg_22          |aq_vidu_vid_wbt_entry_232              |      3|
|1136  |                  x_aq_vidu_vid_wbt_entry_reg_23          |aq_vidu_vid_wbt_entry_233              |      3|
|1137  |                  x_aq_vidu_vid_wbt_entry_reg_24          |aq_vidu_vid_wbt_entry_234              |      3|
|1138  |                  x_aq_vidu_vid_wbt_entry_reg_25          |aq_vidu_vid_wbt_entry_235              |      3|
|1139  |                  x_aq_vidu_vid_wbt_entry_reg_26          |aq_vidu_vid_wbt_entry_236              |      3|
|1140  |                  x_aq_vidu_vid_wbt_entry_reg_27          |aq_vidu_vid_wbt_entry_237              |      3|
|1141  |                  x_aq_vidu_vid_wbt_entry_reg_28          |aq_vidu_vid_wbt_entry_238              |      3|
|1142  |                  x_aq_vidu_vid_wbt_entry_reg_29          |aq_vidu_vid_wbt_entry_239              |      3|
|1143  |                  x_aq_vidu_vid_wbt_entry_reg_3           |aq_vidu_vid_wbt_entry_240              |      3|
|1144  |                  x_aq_vidu_vid_wbt_entry_reg_30          |aq_vidu_vid_wbt_entry_241              |      3|
|1145  |                  x_aq_vidu_vid_wbt_entry_reg_31          |aq_vidu_vid_wbt_entry_242              |      3|
|1146  |                  x_aq_vidu_vid_wbt_entry_reg_4           |aq_vidu_vid_wbt_entry_243              |      3|
|1147  |                  x_aq_vidu_vid_wbt_entry_reg_5           |aq_vidu_vid_wbt_entry_244              |      3|
|1148  |                  x_aq_vidu_vid_wbt_entry_reg_6           |aq_vidu_vid_wbt_entry_245              |      3|
|1149  |                  x_aq_vidu_vid_wbt_entry_reg_7           |aq_vidu_vid_wbt_entry_246              |      3|
|1150  |                  x_aq_vidu_vid_wbt_entry_reg_8           |aq_vidu_vid_wbt_entry_247              |      3|
|1151  |                  x_aq_vidu_vid_wbt_entry_reg_9           |aq_vidu_vid_wbt_entry_248              |      3|
|1152  |              x_aq_vpu_top                                |aq_vpu_top                             |  28867|
|1153  |                x_aq_falu_top                             |aq_falu_top                            |   2423|
|1154  |                  x_aq_fadd_double_top                    |aq_fadd_double_top                     |   1757|
|1155  |                    x_aq_fadd_double_add                  |aq_fadd_double_add                     |   1578|
|1156  |                      x_aq_fadd_shift_sub                 |aq_fadd_shift_sub_single               |     54|
|1157  |                      x_aq_fadd_shift_sub_h               |aq_fadd_shift_sub_h_double             |    158|
|1158  |                    x_aq_fadd_double_dp                   |aq_fadd_double_dp                      |    179|
|1159  |                  x_aq_fadd_scalar_dp                     |aq_fadd_scalar_dp                      |    666|
|1160  |                x_aq_fcnvt_top                            |aq_fcnvt_top                           |   2105|
|1161  |                  x_aq_fcnvt_double                       |aq_fcnvt_double                        |    434|
|1162  |                  x_aq_fcnvt_scalar_dp                    |aq_fcnvt_scalar_dp                     |   1643|
|1163  |                x_aq_fdsu_top                             |aq_fdsu_top                            |   3416|
|1164  |                  x_aq_fdsu_double                        |aq_fdsu_double                         |    650|
|1165  |                    x_aq_fdsu_double_dp                   |aq_fdsu_double_dp                      |    634|
|1166  |                    x_aq_fdsu_round                       |aq_fdsu_round                          |      9|
|1167  |                    x_aq_fdsu_srt                         |aq_fdsu_srt                            |      7|
|1168  |                  x_aq_fdsu_scalar_ctrl                   |aq_fdsu_scalar_ctrl                    |    125|
|1169  |                  x_aq_fdsu_scalar_dp                     |aq_fdsu_scalar_dp                      |   2637|
|1170  |                x_aq_fspu_top                             |aq_fspu_top                            |     64|
|1171  |                x_aq_vfmau_top                            |aq_vfmau_top                           |   4711|
|1172  |                  x_aq_vfmau_ctrl                         |aq_vfmau_ctrl                          |      4|
|1173  |                  x_aq_vfmau_dp                           |aq_vfmau_dp                            |   4707|
|1174  |                    x_aq_vfmau_mult                       |aq_vfmau_mult                          |   4678|
|1175  |                      x_aq_vfmau_frac_mult                |aq_vfmau_frac_mult                     |   1233|
|1176  |                      x_aq_vfmau_mult_double              |aq_vfmau_mult_double                   |   3445|
|1177  |                        x_aq_vfmau_special_judge_double   |aq_vfmau_special_judge_double          |    676|
|1178  |                x_aq_vlsu_top                             |aq_vlsu_top                            |   1769|
|1179  |                  x_aq_vlsu_lsu_if                        |aq_vlsu_lsu_if                         |   1014|
|1180  |                    x_aq_vlsu_ld_align_buffer             |aq_vlsu_ld_align_buffer                |    431|
|1181  |                    x_aq_vlsu_st_align_buffer             |aq_vlsu_st_align_buffer                |    481|
|1182  |                  x_aq_vlsu_vtb                           |aq_vlsu_vtb                            |    752|
|1183  |                    x_aq_vlsu_vtb_entry_0                 |aq_vlsu_vtb_entry                      |    188|
|1184  |                    x_aq_vlsu_vtb_entry_1                 |aq_vlsu_vtb_entry_215                  |    285|
|1185  |                    x_aq_vlsu_vtb_entry_2                 |aq_vlsu_vtb_entry_216                  |    169|
|1186  |                    x_aq_vlsu_vtb_entry_3                 |aq_vlsu_vtb_entry_217                  |    105|
|1187  |                x_aq_vpu_fwd_wb_rbus                      |aq_vpu_fwd_wb_rbus                     |    114|
|1188  |                x_aq_vpu_viq0_dp                          |aq_vpu_viq_dp                          |  14265|
|1189  |            x_aq_dtu_top                                  |aq_dtu_top                             |  12406|
|1190  |              x_aq_dtu_cdc                                |aq_dtu_cdc                             |    465|
|1191  |                x_aq_dtu_rtu_resume_req_cdc               |aq_dtu_cdc_pulse                       |      9|
|1192  |                x_aq_dtu_tdt_dm_halted_cdc                |aq_dtu_cdc_lvl                         |      6|
|1193  |                x_aq_dtu_tdt_dm_havereset_cdc             |aq_dtu_cdc_lvl_205                     |      3|
|1194  |                x_aq_dtu_tdt_dm_itr_done_cdc              |aq_dtu_cdc_pulse_206                   |      9|
|1195  |                x_aq_dtu_tdt_dm_retire_debug_expt_vld_cdc |aq_dtu_cdc_pulse_207                   |      9|
|1196  |                x_aq_dtu_tdt_dm_wr_ready_cdc              |aq_dtu_cdc_pulse_208                   |      9|
|1197  |                x_aq_tdt_dm_dtu_ack_havereset_cdc         |aq_dtu_cdc_pulse_209                   |      9|
|1198  |                x_aq_tdt_dm_dtu_async_halt_req_cdc        |aq_dtu_cdc_lvl_210                     |      4|
|1199  |                x_aq_tdt_dm_dtu_halt_on_reset_cdc         |aq_dtu_cdc_lvl_211                     |      3|
|1200  |                x_aq_tdt_dm_dtu_halt_req_cdc              |aq_dtu_cdc_lvl_212                     |      3|
|1201  |                x_aq_tdt_dm_dtu_itr_vld_cdc               |aq_dtu_cdc_pulse_213                   |      9|
|1202  |                x_aq_tdt_dm_dtu_wr_vld_cdc                |aq_dtu_cdc_pulse_214                   |      9|
|1203  |              x_aq_dtu_ctrl                               |aq_dtu_ctrl                            |  11941|
|1204  |                x_aq_dtu_dbginfo                          |aq_dtu_dbginfo                         |    251|
|1205  |                x_aq_dtu_pcfifo                           |aq_dtu_pcfifo                          |   1296|
|1206  |                x_aq_dtu_trigger_module                   |aq_dtu_trigger_module                  |  10119|
|1207  |                  x_aq_dtu_m_iie_all                      |aq_dtu_m_iie_all                       |  10119|
|1208  |                    x_aq_dtu_iie_trigger_0                |aq_dtu_iie_trigger                     |    124|
|1209  |                    x_aq_dtu_iie_trigger_1                |aq_dtu_iie_trigger_197                 |    124|
|1210  |                    x_aq_dtu_mcontrol_output_select       |aq_dtu_mcontrol_output_select          |   9781|
|1211  |                      x_aq_dtu_mcontrol_0                 |aq_dtu_mcontrol                        |   1162|
|1212  |                      x_aq_dtu_mcontrol_1                 |aq_dtu_mcontrol_198                    |   1148|
|1213  |                      x_aq_dtu_mcontrol_2                 |aq_dtu_mcontrol_199                    |   1157|
|1214  |                      x_aq_dtu_mcontrol_3                 |aq_dtu_mcontrol_200                    |   1397|
|1215  |                      x_aq_dtu_mcontrol_4                 |aq_dtu_mcontrol_201                    |   1130|
|1216  |                      x_aq_dtu_mcontrol_5                 |aq_dtu_mcontrol_202                    |   1159|
|1217  |                      x_aq_dtu_mcontrol_6                 |aq_dtu_mcontrol_203                    |   1212|
|1218  |                      x_aq_dtu_mcontrol_7                 |aq_dtu_mcontrol_204                    |   1298|
|1219  |            x_aq_hpcp_top                                 |aq_hpcp_top                            |   1536|
|1220  |              x_aq_hpcp_adder_sel_10                      |aq_hpcp_adder_sel                      |     11|
|1221  |              x_aq_hpcp_adder_sel_3                       |aq_hpcp_adder_sel_114                  |     11|
|1222  |              x_aq_hpcp_adder_sel_4                       |aq_hpcp_adder_sel_115                  |     11|
|1223  |              x_aq_hpcp_adder_sel_5                       |aq_hpcp_adder_sel_116                  |     11|
|1224  |              x_aq_hpcp_adder_sel_6                       |aq_hpcp_adder_sel_117                  |     11|
|1225  |              x_aq_hpcp_adder_sel_7                       |aq_hpcp_adder_sel_118                  |     11|
|1226  |              x_aq_hpcp_adder_sel_8                       |aq_hpcp_adder_sel_119                  |     11|
|1227  |              x_aq_hpcp_adder_sel_9                       |aq_hpcp_adder_sel_120                  |     11|
|1228  |              x_aq_hpcp_cntinten_0                        |aq_hpcp_cntinten_reg                   |      1|
|1229  |              x_aq_hpcp_cntinten_10                       |aq_hpcp_cntinten_reg_121               |      1|
|1230  |              x_aq_hpcp_cntinten_11                       |aq_hpcp_cntinten_reg_122               |      1|
|1231  |              x_aq_hpcp_cntinten_12                       |aq_hpcp_cntinten_reg_123               |      1|
|1232  |              x_aq_hpcp_cntinten_13                       |aq_hpcp_cntinten_reg_124               |      2|
|1233  |              x_aq_hpcp_cntinten_14                       |aq_hpcp_cntinten_reg_125               |      1|
|1234  |              x_aq_hpcp_cntinten_15                       |aq_hpcp_cntinten_reg_126               |      1|
|1235  |              x_aq_hpcp_cntinten_16                       |aq_hpcp_cntinten_reg_127               |      1|
|1236  |              x_aq_hpcp_cntinten_17                       |aq_hpcp_cntinten_reg_128               |      1|
|1237  |              x_aq_hpcp_cntinten_18                       |aq_hpcp_cntinten_reg_129               |      1|
|1238  |              x_aq_hpcp_cntinten_19                       |aq_hpcp_cntinten_reg_130               |      1|
|1239  |              x_aq_hpcp_cntinten_2                        |aq_hpcp_cntinten_reg_131               |      1|
|1240  |              x_aq_hpcp_cntinten_20                       |aq_hpcp_cntinten_reg_132               |      1|
|1241  |              x_aq_hpcp_cntinten_21                       |aq_hpcp_cntinten_reg_133               |      2|
|1242  |              x_aq_hpcp_cntinten_22                       |aq_hpcp_cntinten_reg_134               |      1|
|1243  |              x_aq_hpcp_cntinten_23                       |aq_hpcp_cntinten_reg_135               |      1|
|1244  |              x_aq_hpcp_cntinten_24                       |aq_hpcp_cntinten_reg_136               |      1|
|1245  |              x_aq_hpcp_cntinten_25                       |aq_hpcp_cntinten_reg_137               |      1|
|1246  |              x_aq_hpcp_cntinten_26                       |aq_hpcp_cntinten_reg_138               |      1|
|1247  |              x_aq_hpcp_cntinten_27                       |aq_hpcp_cntinten_reg_139               |      1|
|1248  |              x_aq_hpcp_cntinten_28                       |aq_hpcp_cntinten_reg_140               |      1|
|1249  |              x_aq_hpcp_cntinten_29                       |aq_hpcp_cntinten_reg_141               |      2|
|1250  |              x_aq_hpcp_cntinten_3                        |aq_hpcp_cntinten_reg_142               |      1|
|1251  |              x_aq_hpcp_cntinten_30                       |aq_hpcp_cntinten_reg_143               |      1|
|1252  |              x_aq_hpcp_cntinten_31                       |aq_hpcp_cntinten_reg_144               |      1|
|1253  |              x_aq_hpcp_cntinten_4                        |aq_hpcp_cntinten_reg_145               |      1|
|1254  |              x_aq_hpcp_cntinten_5                        |aq_hpcp_cntinten_reg_146               |      1|
|1255  |              x_aq_hpcp_cntinten_6                        |aq_hpcp_cntinten_reg_147               |      1|
|1256  |              x_aq_hpcp_cntinten_7                        |aq_hpcp_cntinten_reg_148               |      1|
|1257  |              x_aq_hpcp_cntinten_8                        |aq_hpcp_cntinten_reg_149               |      1|
|1258  |              x_aq_hpcp_cntinten_9                        |aq_hpcp_cntinten_reg_150               |      1|
|1259  |              x_aq_hpcp_cntof_0                           |aq_hpcp_cntof_reg                      |      4|
|1260  |              x_aq_hpcp_cntof_10                          |aq_hpcp_cntof_reg_151                  |      5|
|1261  |              x_aq_hpcp_cntof_11                          |aq_hpcp_cntof_reg_152                  |      2|
|1262  |              x_aq_hpcp_cntof_12                          |aq_hpcp_cntof_reg_153                  |      2|
|1263  |              x_aq_hpcp_cntof_13                          |aq_hpcp_cntof_reg_154                  |      2|
|1264  |              x_aq_hpcp_cntof_14                          |aq_hpcp_cntof_reg_155                  |      3|
|1265  |              x_aq_hpcp_cntof_15                          |aq_hpcp_cntof_reg_156                  |      2|
|1266  |              x_aq_hpcp_cntof_16                          |aq_hpcp_cntof_reg_157                  |      2|
|1267  |              x_aq_hpcp_cntof_17                          |aq_hpcp_cntof_reg_158                  |      2|
|1268  |              x_aq_hpcp_cntof_18                          |aq_hpcp_cntof_reg_159                  |      4|
|1269  |              x_aq_hpcp_cntof_19                          |aq_hpcp_cntof_reg_160                  |      2|
|1270  |              x_aq_hpcp_cntof_2                           |aq_hpcp_cntof_reg_161                  |      2|
|1271  |              x_aq_hpcp_cntof_20                          |aq_hpcp_cntof_reg_162                  |      2|
|1272  |              x_aq_hpcp_cntof_21                          |aq_hpcp_cntof_reg_163                  |      2|
|1273  |              x_aq_hpcp_cntof_22                          |aq_hpcp_cntof_reg_164                  |      3|
|1274  |              x_aq_hpcp_cntof_23                          |aq_hpcp_cntof_reg_165                  |      2|
|1275  |              x_aq_hpcp_cntof_24                          |aq_hpcp_cntof_reg_166                  |      2|
|1276  |              x_aq_hpcp_cntof_25                          |aq_hpcp_cntof_reg_167                  |      2|
|1277  |              x_aq_hpcp_cntof_26                          |aq_hpcp_cntof_reg_168                  |      4|
|1278  |              x_aq_hpcp_cntof_27                          |aq_hpcp_cntof_reg_169                  |      2|
|1279  |              x_aq_hpcp_cntof_28                          |aq_hpcp_cntof_reg_170                  |      2|
|1280  |              x_aq_hpcp_cntof_29                          |aq_hpcp_cntof_reg_171                  |      2|
|1281  |              x_aq_hpcp_cntof_3                           |aq_hpcp_cntof_reg_172                  |      2|
|1282  |              x_aq_hpcp_cntof_30                          |aq_hpcp_cntof_reg_173                  |      3|
|1283  |              x_aq_hpcp_cntof_31                          |aq_hpcp_cntof_reg_174                  |      2|
|1284  |              x_aq_hpcp_cntof_4                           |aq_hpcp_cntof_reg_175                  |      2|
|1285  |              x_aq_hpcp_cntof_5                           |aq_hpcp_cntof_reg_176                  |      2|
|1286  |              x_aq_hpcp_cntof_6                           |aq_hpcp_cntof_reg_177                  |      3|
|1287  |              x_aq_hpcp_cntof_7                           |aq_hpcp_cntof_reg_178                  |      2|
|1288  |              x_aq_hpcp_cntof_8                           |aq_hpcp_cntof_reg_179                  |      2|
|1289  |              x_aq_hpcp_cntof_9                           |aq_hpcp_cntof_reg_180                  |      2|
|1290  |              x_hpcp_mcycle                               |aq_hpcp_cnt                            |     99|
|1291  |              x_hpcp_mhpmcnt10                            |aq_hpcp_cnt_181                        |     86|
|1292  |              x_hpcp_mhpmcnt3                             |aq_hpcp_cnt_182                        |     85|
|1293  |              x_hpcp_mhpmcnt4                             |aq_hpcp_cnt_183                        |     85|
|1294  |              x_hpcp_mhpmcnt5                             |aq_hpcp_cnt_184                        |    149|
|1295  |              x_hpcp_mhpmcnt6                             |aq_hpcp_cnt_185                        |     85|
|1296  |              x_hpcp_mhpmcnt7                             |aq_hpcp_cnt_186                        |     85|
|1297  |              x_hpcp_mhpmcnt8                             |aq_hpcp_cnt_187                        |     85|
|1298  |              x_hpcp_mhpmcnt9                             |aq_hpcp_cnt_188                        |    149|
|1299  |              x_hpcp_mhpmevent10                          |aq_hpcp_event                          |      9|
|1300  |              x_hpcp_mhpmevent3                           |aq_hpcp_event_189                      |     18|
|1301  |              x_hpcp_mhpmevent4                           |aq_hpcp_event_190                      |      9|
|1302  |              x_hpcp_mhpmevent5                           |aq_hpcp_event_191                      |      9|
|1303  |              x_hpcp_mhpmevent6                           |aq_hpcp_event_192                      |      9|
|1304  |              x_hpcp_mhpmevent7                           |aq_hpcp_event_193                      |     17|
|1305  |              x_hpcp_mhpmevent8                           |aq_hpcp_event_194                      |      9|
|1306  |              x_hpcp_mhpmevent9                           |aq_hpcp_event_195                      |      9|
|1307  |              x_hpcp_minstret                             |aq_hpcp_cnt_196                        |     87|
|1308  |            x_aq_mmu_top                                  |aq_mmu_top                             |   4200|
|1309  |              x_aq_mmu_arb                                |aq_mmu_arb                             |     62|
|1310  |              x_aq_mmu_jtlb                               |aq_mmu_jtlb                            |    556|
|1311  |                x_aq_mmu_jtlb_data_array                  |aq_mmu_jtlb_data_array                 |     12|
|1312  |                  x_aq_spsram_64x88                       |aq_spsram_64x88                        |     12|
|1313  |                    x_aq_f_spsram_64x88                   |aq_f_spsram_64x88                      |     12|
|1314  |                      ram0                                |fpga_ram__parameterized7               |      3|
|1315  |                      ram1                                |fpga_ram__parameterized7_113           |      3|
|1316  |                x_aq_mmu_jtlb_tag_array                   |aq_mmu_jtlb_tag_array                  |     93|
|1317  |                  x_aq_spsram_64x98                       |aq_spsram_64x98                        |     93|
|1318  |                    x_aq_f_spsram_64x98                   |aq_f_spsram_64x98                      |     93|
|1319  |                      ram0                                |fpga_ram__parameterized5               |     34|
|1320  |                      ram1                                |fpga_ram__parameterized5_112           |     35|
|1321  |                      ram2                                |fpga_ram__parameterized6               |     12|
|1322  |              x_aq_mmu_ptw                                |aq_mmu_ptw                             |    925|
|1323  |              x_aq_mmu_regs                               |aq_mmu_regs                            |    198|
|1324  |              x_aq_mmu_tlboper                            |aq_mmu_tlboper                         |    189|
|1325  |              x_aq_mmu_utlb_top                           |aq_mmu_utlb_top                        |   2270|
|1326  |                x_aq_mmu_dutlb                            |aq_mmu_utlb                            |   1121|
|1327  |                  x_aq_mmu_plru                           |aq_mmu_plru_101                        |     90|
|1328  |                  x_aq_mmu_utlb_entry0                    |aq_mmu_utlb_entry_102                  |     80|
|1329  |                  x_aq_mmu_utlb_entry1                    |aq_mmu_utlb_entry_103                  |     85|
|1330  |                  x_aq_mmu_utlb_entry2                    |aq_mmu_utlb_entry_104                  |    148|
|1331  |                  x_aq_mmu_utlb_entry3                    |aq_mmu_utlb_entry_105                  |     81|
|1332  |                  x_aq_mmu_utlb_entry4                    |aq_mmu_utlb_entry_106                  |     84|
|1333  |                  x_aq_mmu_utlb_entry5                    |aq_mmu_utlb_entry_107                  |    119|
|1334  |                  x_aq_mmu_utlb_entry6                    |aq_mmu_utlb_entry_108                  |     80|
|1335  |                  x_aq_mmu_utlb_entry7                    |aq_mmu_utlb_entry_109                  |     79|
|1336  |                  x_aq_mmu_utlb_entry8                    |aq_mmu_utlb_entry_110                  |    122|
|1337  |                  x_aq_mmu_utlb_entry9                    |aq_mmu_utlb_entry_111                  |     80|
|1338  |                x_aq_mmu_iutlb                            |aq_mmu_utlb_91                         |   1149|
|1339  |                  x_aq_mmu_plru                           |aq_mmu_plru                            |     90|
|1340  |                  x_aq_mmu_utlb_entry0                    |aq_mmu_utlb_entry                      |     79|
|1341  |                  x_aq_mmu_utlb_entry1                    |aq_mmu_utlb_entry_92                   |     83|
|1342  |                  x_aq_mmu_utlb_entry2                    |aq_mmu_utlb_entry_93                   |    145|
|1343  |                  x_aq_mmu_utlb_entry3                    |aq_mmu_utlb_entry_94                   |     80|
|1344  |                  x_aq_mmu_utlb_entry4                    |aq_mmu_utlb_entry_95                   |     80|
|1345  |                  x_aq_mmu_utlb_entry5                    |aq_mmu_utlb_entry_96                   |    121|
|1346  |                  x_aq_mmu_utlb_entry6                    |aq_mmu_utlb_entry_97                   |     79|
|1347  |                  x_aq_mmu_utlb_entry7                    |aq_mmu_utlb_entry_98                   |     78|
|1348  |                  x_aq_mmu_utlb_entry8                    |aq_mmu_utlb_entry_99                   |    120|
|1349  |                  x_aq_mmu_utlb_entry9                    |aq_mmu_utlb_entry_100                  |     79|
|1350  |            x_aq_pmp_top                                  |aq_pmp_top                             |    963|
|1351  |              x_aq_pmp_acc                                |aq_pmp_acc                             |    136|
|1352  |                x_aq_pmp_comp_hit_0                       |aq_pmp_comp_hit                        |     17|
|1353  |                x_aq_pmp_comp_hit_1                       |aq_pmp_comp_hit_84                     |     17|
|1354  |                x_aq_pmp_comp_hit_2                       |aq_pmp_comp_hit_85                     |     17|
|1355  |                x_aq_pmp_comp_hit_3                       |aq_pmp_comp_hit_86                     |     17|
|1356  |                x_aq_pmp_comp_hit_4                       |aq_pmp_comp_hit_87                     |     17|
|1357  |                x_aq_pmp_comp_hit_5                       |aq_pmp_comp_hit_88                     |     17|
|1358  |                x_aq_pmp_comp_hit_6                       |aq_pmp_comp_hit_89                     |     17|
|1359  |                x_aq_pmp_comp_hit_7                       |aq_pmp_comp_hit_90                     |     17|
|1360  |              x_aq_pmp_regs                               |aq_pmp_regs                            |    827|
|1361  |          x_clint_top                                     |clint_top                              |    375|
|1362  |            x_clint_func                                  |clint_func                             |    375|
|1363  |          x_tdt_top                                       |tdt_top                                |   1138|
|1364  |            x_tdt_dm_top                                  |tdt_dm_top                             |   1138|
|1365  |              x_tdt_dm                                    |tdt_dm                                 |   1126|
|1366  |        x_wid_entry_0                                     |wid_entry                              |      5|
|1367  |        x_wid_entry_1                                     |wid_entry_53                           |      4|
|1368  |        x_wid_entry_10                                    |wid_entry_54                           |      4|
|1369  |        x_wid_entry_11                                    |wid_entry_55                           |      4|
|1370  |        x_wid_entry_12                                    |wid_entry_56                           |      4|
|1371  |        x_wid_entry_13                                    |wid_entry_57                           |      4|
|1372  |        x_wid_entry_14                                    |wid_entry_58                           |      4|
|1373  |        x_wid_entry_15                                    |wid_entry_59                           |      4|
|1374  |        x_wid_entry_16                                    |wid_entry_60                           |      5|
|1375  |        x_wid_entry_17                                    |wid_entry_61                           |      4|
|1376  |        x_wid_entry_18                                    |wid_entry_62                           |      4|
|1377  |        x_wid_entry_19                                    |wid_entry_63                           |      4|
|1378  |        x_wid_entry_2                                     |wid_entry_64                           |      4|
|1379  |        x_wid_entry_20                                    |wid_entry_65                           |      5|
|1380  |        x_wid_entry_21                                    |wid_entry_66                           |      4|
|1381  |        x_wid_entry_22                                    |wid_entry_67                           |      4|
|1382  |        x_wid_entry_23                                    |wid_entry_68                           |      4|
|1383  |        x_wid_entry_24                                    |wid_entry_69                           |      4|
|1384  |        x_wid_entry_25                                    |wid_entry_70                           |      4|
|1385  |        x_wid_entry_26                                    |wid_entry_71                           |      4|
|1386  |        x_wid_entry_27                                    |wid_entry_72                           |      4|
|1387  |        x_wid_entry_28                                    |wid_entry_73                           |      4|
|1388  |        x_wid_entry_29                                    |wid_entry_74                           |      4|
|1389  |        x_wid_entry_3                                     |wid_entry_75                           |      4|
|1390  |        x_wid_entry_30                                    |wid_entry_76                           |      4|
|1391  |        x_wid_entry_31                                    |wid_entry_77                           |      5|
|1392  |        x_wid_entry_4                                     |wid_entry_78                           |      5|
|1393  |        x_wid_entry_5                                     |wid_entry_79                           |      4|
|1394  |        x_wid_entry_6                                     |wid_entry_80                           |      4|
|1395  |        x_wid_entry_7                                     |wid_entry_81                           |      4|
|1396  |        x_wid_entry_8                                     |wid_entry_82                           |      4|
|1397  |        x_wid_entry_9                                     |wid_entry_83                           |      4|
|1398  |    x_apb                                                 |apb                                    |   2615|
|1399  |      x_ahb2apb                                           |ahb2apb                                |     44|
|1400  |      x_apb_bridge                                        |apb_bridge                             |    740|
|1401  |      x_bus_delay                                         |bus_delay                              |     64|
|1402  |      x_fpga_clk_gen                                      |fpga_clk_gen                           |      6|
|1403  |      x_gpio                                              |gpio                                   |    176|
|1404  |        x_gpio_apbif                                      |gpio_apbif                             |    136|
|1405  |        x_gpio_ctrl                                       |gpio_ctrl                              |     40|
|1406  |      x_stimer                                            |timer                                  |    659|
|1407  |        timer_1                                           |counter_49                             |    116|
|1408  |        timer_2                                           |counter_50                             |    116|
|1409  |        timer_3                                           |counter_51                             |    117|
|1410  |        timer_4                                           |counter_52                             |    116|
|1411  |      x_timer                                             |timer_45                               |    658|
|1412  |        timer_1                                           |counter                                |    116|
|1413  |        timer_2                                           |counter_46                             |    116|
|1414  |        timer_3                                           |counter_47                             |    116|
|1415  |        timer_4                                           |counter_48                             |    116|
|1416  |      x_uart                                              |uart                                   |    268|
|1417  |        x_uart_apb_reg                                    |uart_apb_reg                           |     83|
|1418  |        x_uart_baud_gen                                   |uart_baud_gen                          |     52|
|1419  |        x_uart_ctrl                                       |uart_ctrl                              |      5|
|1420  |        x_uart_receive                                    |uart_receive                           |     79|
|1421  |        x_uart_trans                                      |uart_trans                             |     49|
|1422  |    x_ahb                                                 |ahb                                    |     14|
|1423  |    x_axi2ahb                                             |axi2ahb                                |    442|
|1424  |    x_axi_err                                             |axi_err128                             |    127|
|1425  |    x_axi_err1                                            |axi_err128_0                           |    120|
|1426  |    x_axi_fifo                                            |axi_fifo                               |   1929|
|1427  |      x_axi_fifo_entry0                                   |axi_fifo_entry                         |     75|
|1428  |      x_axi_fifo_entry1                                   |axi_fifo_entry_31                      |     67|
|1429  |      x_axi_fifo_entry2                                   |axi_fifo_entry_32                      |    132|
|1430  |      x_axi_fifo_entry3                                   |axi_fifo_entry_33                      |    124|
|1431  |      x_axi_fifo_entry4                                   |axi_fifo_entry_34                      |     75|
|1432  |      x_axi_fifo_entry5                                   |axi_fifo_entry_35                      |     67|
|1433  |      x_axi_fifo_entry6                                   |axi_fifo_entry_36                      |    356|
|1434  |      x_axi_fifo_entry7                                   |axi_fifo_entry_37                      |     67|
|1435  |      x_counter_entry0                                    |fifo_counter                           |    127|
|1436  |      x_counter_entry1                                    |fifo_counter_38                        |    117|
|1437  |      x_counter_entry2                                    |fifo_counter_39                        |    120|
|1438  |      x_counter_entry3                                    |fifo_counter_40                        |    115|
|1439  |      x_counter_entry4                                    |fifo_counter_41                        |    115|
|1440  |      x_counter_entry5                                    |fifo_counter_42                        |    116|
|1441  |      x_counter_entry6                                    |fifo_counter_43                        |    116|
|1442  |      x_counter_entry7                                    |fifo_counter_44                        |    116|
|1443  |    x_axi_interconnect                                    |axi_interconnect128                    |    409|
|1444  |    x_axi_slave128                                        |axi_slave128                           |   1031|
|1445  |      x_f_spsram_32768x128_H                              |f_spsram_32768x128                     |    356|
|1446  |        ram0                                              |fpga_ram__parameterized8               |     25|
|1447  |        ram1                                              |fpga_ram__parameterized8_16            |     24|
|1448  |        ram10                                             |fpga_ram__parameterized8_17            |     24|
|1449  |        ram11                                             |fpga_ram__parameterized8_18            |     24|
|1450  |        ram12                                             |fpga_ram__parameterized8_19            |     24|
|1451  |        ram13                                             |fpga_ram__parameterized8_20            |      9|
|1452  |        ram14                                             |fpga_ram__parameterized8_21            |     24|
|1453  |        ram15                                             |fpga_ram__parameterized8_22            |     24|
|1454  |        ram2                                              |fpga_ram__parameterized8_23            |     24|
|1455  |        ram3                                              |fpga_ram__parameterized8_24            |      9|
|1456  |        ram4                                              |fpga_ram__parameterized8_25            |     24|
|1457  |        ram5                                              |fpga_ram__parameterized8_26            |     24|
|1458  |        ram6                                              |fpga_ram__parameterized8_27            |     24|
|1459  |        ram7                                              |fpga_ram__parameterized8_28            |     24|
|1460  |        ram8                                              |fpga_ram__parameterized8_29            |      9|
|1461  |        ram9                                              |fpga_ram__parameterized8_30            |     24|
|1462  |      x_f_spsram_32768x128_L                              |init_f_spsram_32768x128                |    483|
|1463  |        ram0                                              |init_ram                               |     32|
|1464  |        ram1                                              |init_ram__parameterized0               |     32|
|1465  |        ram10                                             |init_ram__parameterized9               |     32|
|1466  |        ram11                                             |init_ram__parameterized10              |     32|
|1467  |        ram12                                             |init_ram__parameterized11              |     32|
|1468  |        ram13                                             |init_ram__parameterized12              |     17|
|1469  |        ram14                                             |init_ram__parameterized13              |     32|
|1470  |        ram15                                             |init_ram__parameterized14              |     32|
|1471  |        ram2                                              |init_ram__parameterized1               |     32|
|1472  |        ram3                                              |init_ram__parameterized2               |     17|
|1473  |        ram4                                              |init_ram__parameterized3               |     32|
|1474  |        ram5                                              |init_ram__parameterized4               |     32|
|1475  |        ram6                                              |init_ram__parameterized5               |     32|
|1476  |        ram7                                              |init_ram__parameterized6               |     32|
|1477  |        ram8                                              |init_ram__parameterized7               |     17|
|1478  |        ram9                                              |init_ram__parameterized8               |     32|
|1479  |    x_err_gen                                             |err_gen                                |      2|
|1480  |    x_mem_ctrl                                            |mem_ctrl                               |    322|
|1481  |      ram0                                                |fpga_ram__parameterized9               |      9|
|1482  |      ram1                                                |fpga_ram__parameterized9_1             |      9|
|1483  |      ram10                                               |fpga_ram__parameterized9_2             |      9|
|1484  |      ram11                                               |fpga_ram__parameterized9_3             |      9|
|1485  |      ram12                                               |fpga_ram__parameterized9_4             |      9|
|1486  |      ram13                                               |fpga_ram__parameterized9_5             |      9|
|1487  |      ram14                                               |fpga_ram__parameterized9_6             |      9|
|1488  |      ram15                                               |fpga_ram__parameterized9_7             |     19|
|1489  |      ram2                                                |fpga_ram__parameterized9_8             |      9|
|1490  |      ram3                                                |fpga_ram__parameterized9_9             |      9|
|1491  |      ram4                                                |fpga_ram__parameterized9_10            |      9|
|1492  |      ram5                                                |fpga_ram__parameterized9_11            |      9|
|1493  |      ram6                                                |fpga_ram__parameterized9_12            |      9|
|1494  |      ram7                                                |fpga_ram__parameterized9_13            |      9|
|1495  |      ram8                                                |fpga_ram__parameterized9_14            |      9|
|1496  |      ram9                                                |fpga_ram__parameterized9_15            |      9|
+------+----------------------------------------------------------+---------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:12:58 ; elapsed = 00:13:18 . Memory (MB): peak = 2079.473 ; gain = 1728.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1672 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:43 ; elapsed = 00:12:36 . Memory (MB): peak = 2079.473 ; gain = 1020.277
Synthesis Optimization Complete : Time (s): cpu = 00:12:58 ; elapsed = 00:13:19 . Memory (MB): peak = 2079.473 ; gain = 1728.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7564 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 248 instances were transformed.
  IBUFG => IBUF: 1 instances
  LD => LDCE: 3 instances
  LD => LDCE (inverted pins: G): 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 8 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 1 instances
  RAM64X1S => RAM64X1S (RAMS64E): 234 instances

INFO: [Common 17-83] Releasing license: Synthesis
988 Infos, 371 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:35 ; elapsed = 00:13:57 . Memory (MB): peak = 2079.473 ; gain = 1739.730
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/RISCV_FPGA/openc906_FPGA/openc906_FPGA.runs/synth_1/openc906_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2079.473 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file openc906_top_utilization_synth.rpt -pb openc906_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.873 . Memory (MB): peak = 2079.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 11:13:01 2024...
