parent	,	V_14
EEXIST	,	V_30
of_match_node	,	F_149
IOMMU_CAP_INTR_REMAP	,	V_257
pci_bus	,	V_12
ARM_SMMU_GR0_sGFSYNR0	,	V_101
ID2_PTFS_4K	,	V_319
ARM_SMMU_GR0_sGFSYNR1	,	V_102
ARM_SMMU_GR0_sGFSYNR2	,	V_103
sCR0_FB	,	V_280
ID0_NUMSIDB_MASK	,	V_301
dev	,	V_4
"missing #global-interrupts property\n"	,	L_37
ARM_SMMU_CB	,	F_38
INVALID_IRPTNDX	,	V_191
"\tstage 2 translation\n"	,	L_22
ARM_SMMU_FEAT_COHERENT_WALK	,	V_108
SMR_ID_SHIFT	,	V_208
ARM_SMMU_FEAT_TRANS_S1	,	V_176
ARM_SMMU_FEAT_TRANS_S2	,	V_179
"\tno v7 descriptor support!\n"	,	L_20
pmd_offset	,	F_76
version	,	V_113
ARM_SMMU_DOMAIN_S2	,	V_178
"Unexpected context fault (fsr 0x%x)\n"	,	L_6
SCTLR_S1_ASIDPNE	,	V_171
size	,	V_105
DOMAIN_ATTR_NESTING	,	V_266
SMR_MASK_MASK	,	V_298
ID2_UBS_SHIFT	,	V_316
domain	,	V_78
of_node	,	V_5
arm_smmu_pte_is_contiguous_range	,	F_96
sCR0_GFIE	,	V_273
IRQ_NONE	,	V_83
ARM_SMMU_CB_FSYNR0	,	V_85
arm_smmu_destroy_domain_context	,	F_65
free_irq	,	F_66
ARM_SMMU_GR0_sTLBGSYNC	,	V_55
SCTLR_EAE_SBOP	,	V_170
to_pci_dev	,	F_6
masters	,	V_20
ARM_SMMU_DOMAIN_NESTED	,	V_183
GFP_ATOMIC	,	V_227
ID0_NUMSMRG_SHIFT	,	V_296
sTLBGSTATUS_GSACTIVE	,	V_57
MAX_MASTER_STREAMIDS	,	V_37
dma_map_page	,	F_49
of_property_read_u32	,	F_153
pmd_pgtable	,	F_73
EBUSY	,	V_35
pgd_t	,	V_137
ARM_SMMU_GR0_sTLBGSTATUS	,	V_56
ARM_SMMU_FEAT_STREAM_MATCH	,	V_44
TTBCR_IRGN0_SHIFT	,	V_155
s2_output_size	,	V_148
clear_bit	,	F_28
"#global-interrupts"	,	L_36
resume	,	V_75
pud_free	,	F_82
S2CR_TYPE_BYPASS	,	V_213
cfg	,	V_25
s2_input_size	,	V_146
SCTLR_M	,	V_169
i	,	V_3
irq	,	V_69
arm_smmu_devices	,	V_337
arm_smmu_init_context_bank	,	F_51
j	,	V_246
ID0_NUMSMRG_MASK	,	V_297
SCTLR_E	,	V_172
"failed to allocate %d SMRs\n"	,	L_12
IOMMU_READ	,	V_232
gfsynr2	,	V_99
stage	,	V_177
arm_smmu_free_pmds	,	F_75
gfsynr1	,	V_98
pgd_populate	,	F_115
of_property_read_bool	,	F_2
phys_addr_t	,	V_139
gfsynr0	,	V_97
iommu_group_add_device	,	F_137
arm_smmu_device_cfg_probe	,	F_144
platform_device	,	V_322
of_node_put	,	F_160
report_iommu_fault	,	F_43
"stream ID for master device %s greater than maximum allowed (%d)\n"	,	L_4
find_smmu_master_cfg	,	F_10
TTBCR2_ADDR_32	,	V_125
ID1_NUMPAGENDXB_MASK	,	V_306
rb_next	,	F_159
dev_err_ratelimited	,	F_34
TTBCR2_ADDR_36	,	V_127
"found only %d context interrupt(s) but %d required\n"	,	L_45
find_smmu_for_device	,	F_20
"cannot attach to SMMU, is it on the same bus?\n"	,	L_14
reg	,	V_111
TTBCR_SH0_SHIFT	,	V_152
arm_smmu_domain_set_attr	,	F_141
ret	,	V_71
s1_output_size	,	V_132
res	,	V_326
ARM_SMMU_CB_S1_MAIR0	,	V_165
ID1_NUMCB_SHIFT	,	V_309
ARM_SMMU_GR0_NS	,	F_46
count	,	V_53
iommu_domain	,	V_77
arm_smmu_free_pgtables	,	F_83
pte_val	,	F_103
CBAR_S1_BPSHCFG_SHIFT	,	V_118
TTBCR2_ADDR_42	,	V_129
list	,	V_336
TTBCR2_ADDR_40	,	V_128
archdata	,	V_216
spin_unlock_irqrestore	,	F_63
TTBCR2_ADDR_44	,	V_130
readl_relaxed	,	F_32
CONFIG_PCI	,	F_170
TTBCR2_ADDR_48	,	V_131
"failed to request global IRQ %d (%u)\n"	,	L_47
iommu_group_get	,	F_11
platform_get_resource	,	F_150
alloc_page	,	F_98
iommu_group_set_iommudata	,	F_136
"CPU page size 0x%lx unsupported\n"	,	L_32
dev_get_dev_node	,	F_4
PTRS_PER_PGD	,	V_136
ARM_SMMU_PTE_HAP_READ	,	V_237
rb_link_node	,	F_15
iommu_group_get_iommudata	,	F_12
TLB_LOOP_TIMEOUT	,	V_58
TTBRn_HI_ASID_SHIFT	,	V_140
"failed to get irq index %d\n"	,	L_40
sid	,	V_295
ARM_SMMU_DOMAIN_S1	,	V_180
ARM_SMMU_PTE_nG	,	V_230
ARM_SMMU_CB_TTBR0_LO	,	V_138
list_del	,	F_162
arm_smmu_attach_dev	,	F_93
MAIR_ATTR_WBRWA	,	V_161
end	,	V_51
cont_start	,	V_247
"#stream-id-cells"	,	L_42
arm_smmu_device_dt_probe	,	F_148
input_mask	,	V_251
arm_smmu_id_size_to_bits	,	F_143
spin_unlock	,	F_23
ARM_SMMU_PTE_ATTRINDX_SHIFT	,	V_235
TTBCR_TG0_64K	,	V_145
ID1_NUMS2CB_SHIFT	,	V_307
ID0_SMS	,	V_293
iommu_group	,	V_26
pgd_index	,	F_119
ID1_NUMCB_MASK	,	V_310
ID0_NUMSIDB_SHIFT	,	V_300
parse_driver_options	,	F_1
ARM_SMMU_PTE_MEMATTR_NC	,	V_240
atomic_inc_return	,	F_61
pte_t	,	T_10
ACCESS_ONCE	,	F_62
pgdp	,	V_253
ID0_PTFS_V8_ONLY	,	V_286
__phys_to_pfn	,	F_107
arm_smmu_tlb_sync	,	F_29
cbar	,	V_64
num_context_banks	,	V_186
ENOMEM	,	V_40
iommu_group_put	,	F_13
find_next_zero_bit	,	F_25
sCR0_BSU_SHIFT	,	V_282
ARM_SMMU_PTE_HAP_WRITE	,	V_238
ARM_SMMU_CB_S1_TLBIASID	,	V_67
pteval	,	V_224
pgd_addr_end	,	F_120
lock	,	V_174
arm_smmu_driver	,	V_340
id	,	V_206
sCR0_BSU_MASK	,	V_281
TTBCR_PASIZE_SHIFT	,	V_149
bitmap_empty	,	F_163
ARM_SMMU_CB_FSR	,	V_81
pci_for_each_dma_alias	,	F_135
"\tStage-1: %lu-bit VA -&gt; %lu-bit IPA\n"	,	L_33
out_unlock	,	V_175
TTBCR_EAE	,	V_150
ENOSPC	,	V_38
IRQ_HANDLED	,	V_91
arm_smmu_device_reset	,	F_142
ARM_SMMU_GR0_sCR0	,	V_271
"stream-matching supported, but no SMRs present!\n"	,	L_26
arm_smmu_unmap	,	F_122
arm_smmu_domain_destroy	,	F_85
pfn	,	V_221
irqs	,	V_188
__arm_smmu_get_pci_sid	,	F_128
arm_smmu_options	,	V_6
insert_smmu_master	,	F_14
pmd_free	,	F_78
__arm_smmu_release_pci_iommudata	,	F_129
arm_smmu_init_domain_context	,	F_58
num_irqs	,	V_327
fsr	,	V_72
pte_none	,	F_124
pteval_t	,	T_11
IORESOURCE_IRQ	,	V_332
pgd	,	V_135
IOMMU_CAP_CACHE_COHERENCY	,	V_256
smmu_domain	,	V_60
TTBCR_TG0_4K	,	V_144
CONFIG_64BIT	,	F_42
pud_t	,	T_8
IS_ERR_VALUE	,	F_60
SCTLR_CFRE	,	V_168
smr	,	V_294
u16	,	T_1
ARM_SMMU_CB_TTBR0_HI	,	V_141
map	,	V_49
ARM_SMMU_PTE_AF	,	V_226
table	,	V_194
out_free_domain	,	V_192
cbndx	,	V_66
CBAR_TYPE_S2_TRANS	,	V_65
SMR_MASK_SHIFT	,	V_209
err	,	V_328
dom_smmu	,	V_214
pmd_populate	,	F_100
arm_smmu_ops	,	V_342
ARM_SMMU_GR1_CBA2R	,	F_54
RESUME_RETRY	,	V_92
arm_smmu_remove_device	,	F_138
arm_smmu_domain_add_master	,	F_90
"failed to request context IRQ %d (%u)\n"	,	L_11
ID1_PAGESIZE	,	V_304
s1_input_size	,	V_124
TTBCR_ORGN0_SHIFT	,	V_154
arm_smmu_exit	,	F_171
S2CR_TYPE_TRANS	,	V_211
iommu_attr	,	V_264
bus_set_iommu	,	F_168
size_t	,	T_5
of_find_matching_node	,	F_165
FSR_IGN	,	V_84
arm_smmu_init	,	F_164
pdev	,	V_260
u32	,	T_4
ERANGE	,	V_46
rb_node	,	V_18
ID0_CTTW	,	V_292
new	,	V_28
TTBCR_RGN_WBWA	,	V_153
"SMMU address space size (0x%lx) differs from mapped region size (0x%lx)!\n"	,	L_29
"\tstage 1 translation\n"	,	L_21
num_s2_context_banks	,	V_182
force_stage	,	V_287
FSYNR0_WNR	,	V_86
"removing device with active domains!\n"	,	L_48
sCR0_VMIDPNE	,	V_276
rb_right	,	V_23
arm_smmu_domain	,	V_59
pgd_base	,	V_200
IOMMU_FAULT_READ	,	V_88
dsb	,	F_48
rb_first	,	F_158
arm_smmu_master_configure_smrs	,	F_86
output_mask	,	V_252
ARM_SMMU_CB_BASE	,	F_37
ARM_SMMU_GR0_sGFSR	,	V_100
spin_lock_irqsave	,	F_59
ID1_NUMS2CB_MASK	,	V_308
smmu	,	V_2
SZ_64K	,	V_320
list_add	,	F_157
rb_insert_color	,	F_16
list_for_each_entry	,	F_22
devm_kzalloc	,	F_19
np	,	V_33
CBAR_IRPTNDX_SHIFT	,	V_116
fsynr	,	V_74
num_global_irqs	,	V_189
ENXIO	,	V_215
"failed to allocate arm_smmu_device\n"	,	L_35
TTBCR2_SEP_SHIFT	,	V_126
arm_smmu_handle_mapping	,	F_118
ARM_SMMU_FEAT_TRANS_NESTED	,	V_291
pgd_none	,	F_84
ARM_SMMU_PTE_AP_UNPRIV	,	V_229
TTBCR2_PASIZE_SHIFT	,	V_133
pud_offset	,	F_80
CBAR_VMID_SHIFT	,	V_121
__PAGETABLE_PUD_FOLDED	,	F_114
attr	,	V_265
IOMMU_WRITE	,	V_231
dev_name	,	F_94
arm_smmu_global_fault	,	F_45
writel	,	F_44
ID2_IAS_MASK	,	V_313
dev_warn	,	F_145
CBAR_TYPE_S1_TRANS_S2_BYPASS	,	V_181
CONFIG_ARM_AMBA	,	F_169
TTBCR_SL0_LVL_1	,	V_156
master	,	V_21
gr1_base	,	V_112
container_of	,	F_9
arm_smmu_master	,	V_16
sCR0_GCFGFRE	,	V_274
__pa	,	F_55
IS_ERR	,	F_133
TTBCR_SH_IS	,	V_151
ID0_NTS	,	V_289
arm_smmu_smr	,	V_201
ARM_SMMU_CB_RESUME	,	V_95
MAIR_ATTR_DEVICE	,	V_163
spin_lock_init	,	F_70
ARM_SMMU_GR0_SMR	,	F_88
pmd	,	V_193
dma_addr_t	,	T_12
streamids	,	V_47
writel_relaxed	,	F_31
ID2_IAS_SHIFT	,	V_312
ARM_SMMU_PTE_PAGE	,	V_225
arm_smmu_arch_version	,	V_330
platform_driver_unregister	,	F_172
arm_smmu_tlb_inv_context	,	F_36
CBA2R_RW64_64BIT	,	V_122
iommu	,	V_217
smr_map	,	V_203
PAGE_MASK	,	V_107
arm_smmu_free_ptes	,	F_72
"\tcoherent table walk\n"	,	L_25
curr	,	V_338
irptndx	,	V_115
arm_smmu_alloc_init_pte	,	F_97
streamid	,	V_42
"SMR mask bits (0x%x) insufficient for ID field (0x%x)\n"	,	L_27
request_irq	,	F_64
pci_bus_type	,	V_344
smrs	,	V_202
IOMMU_CAP_NOEXEC	,	V_258
ARM_SMMU_GR0_TLBIALLH	,	V_269
node	,	V_19
paddr	,	V_250
ARM_SMMU_PTE_MEMATTR_OIWB	,	V_239
bridge	,	V_15
args_count	,	V_36
GFP_KERNEL	,	V_39
IOMMU_FAULT_WRITE	,	V_87
device	,	V_11
stage1	,	V_63
CBAR_S1_MEMATTR_WB	,	V_119
MAIR_ATTR_NC	,	V_159
arm_smmu_map	,	F_121
__GFP_ZERO	,	V_228
sCR0_CLIENTPD	,	V_278
MAIR_ATTR_IDX_NC	,	V_160
pmd_addr_end	,	F_112
pud_populate	,	F_110
ARM_SMMU_CB_FAR_HI	,	V_90
ARM_SMMU_CB_TTBCR2	,	V_134
device_node	,	V_10
arm_smmu_master_cfg	,	V_24
pmd_index	,	F_111
arm_smmu_flush_pgtable	,	F_47
SMR_ID_MASK	,	V_299
of_parse_phandle_with_args	,	F_155
register_smmu_master	,	F_17
RB_ROOT	,	V_333
min	,	F_147
CBAR_S1_MEMATTR_SHIFT	,	V_120
releasefn	,	F_131
of_phandle_args	,	V_31
ARM_SMMU_V1	,	V_114
pfn_pte	,	F_104
arm_smmu_domain_remove_master	,	F_92
iova	,	V_76
"failed to add master %s\n"	,	L_43
pmd_t	,	T_6
"\tnested translation\n"	,	L_23
devm_ioremap_resource	,	F_151
u8	,	T_9
ID2_OAS_MASK	,	V_315
iommu_group_alloc	,	F_132
SCTLR_CFIE	,	V_167
ARM_SMMU_PTE_CONT_MASK	,	V_219
kcalloc	,	F_69
ARM_SMMU_PTE_XN	,	V_242
__pfn_to_phys	,	F_125
pud_index	,	F_116
dev_node	,	V_17
amba_bustype	,	V_343
arm_smmu_free_puds	,	F_79
sCR0_PTM	,	V_277
bus	,	V_13
"arm-smmu global fault"	,	L_46
"Unexpected global fault, this could be serious\n"	,	L_8
__iomem	,	T_2
ID1_NUMPAGENDXB_SHIFT	,	V_305
sCR0_GCFGFIE	,	V_275
MAIR_ATTR_IDX_DEV	,	V_164
INIT_LIST_HEAD	,	F_156
features	,	V_43
pmd_base	,	V_196
pgtable_t	,	T_7
PTRS_PER_PUD	,	V_199
ID2_PTFS_64K	,	V_321
"Unhandled context fault: iova=0x%08lx, fsynr=0x%x, cb=%d\n"	,	L_7
priv	,	V_79
arm_smmu_add_device	,	F_130
ARM_SMMU_GR0_TLBIALLNSNH	,	V_270
platform_get_irq	,	F_154
pci_is_root_bus	,	F_7
ishst	,	V_109
RESUME_TERMINATE	,	V_93
ID2_OAS_SHIFT	,	V_314
this	,	V_29
ID2_UBS_MASK	,	V_317
MAIR_ATTR_SHIFT	,	F_56
dev_notice	,	F_3
opt	,	V_9
pte_pfn	,	F_126
pci_dev	,	V_259
pmd_page_vaddr	,	F_101
find_smmu_master	,	F_8
__arm_smmu_free_bitmap	,	F_27
name	,	V_34
ID0_PTFS_MASK	,	V_285
idx	,	V_52
next	,	V_249
arm_smmu_alloc_init_pmd	,	F_106
dev_err	,	F_18
of_id	,	V_324
"TLB sync timed out -- SMMU may be deadlocked\n"	,	L_5
ARM_SMMU_PTE_CONT_ENTRIES	,	V_245
__arm_smmu_alloc_bitmap	,	F_24
ARM_SMMU_CB_FAR_LO	,	V_89
kzalloc	,	F_68
arm_smmu_device	,	V_1
iommu_cap	,	V_254
of_device_id	,	V_323
mask	,	V_205
arm_smmu_master_free_smrs	,	F_89
"already attached to IOMMU domain\n"	,	L_15
pte	,	V_223
FSR_FAULT	,	V_82
ARM_SMMU_CB_TTBCR	,	V_158
__free_page	,	F_74
"mmu-masters"	,	L_41
start	,	V_50
virt_to_page	,	F_50
iommu_group_remove_device	,	F_139
pmd_none	,	F_77
ARM_SMMU_PTE_SH_IS	,	V_243
__BIG_ENDIAN	,	F_57
"\t%u context banks (%u stage-2 only)\n"	,	L_31
"reached maximum number (%d) of stream IDs for master device %s\n"	,	L_3
ARM_SMMU_CB_VMID	,	F_40
ARM_SMMU_GR0_TLBIVMID	,	V_68
"probing hardware configuration...\n"	,	L_18
s2cr	,	V_210
pud	,	V_195
base	,	V_62
"\tGFSR 0x%08x, GFSYNR0 0x%08x, GFSYNR1 0x%08x, GFSYNR2 0x%08x\n"	,	L_9
kmalloc_array	,	F_87
pte_index	,	F_102
get_zeroed_page	,	F_109
sCR0_GFRE	,	V_272
far	,	V_73
CBA2R_RW64_32BIT	,	V_123
options	,	V_8
"failed to allocate %d irqs\n"	,	L_39
arm_smmu_device_remove	,	F_161
cb_base	,	V_80
DMA_TO_DEVICE	,	V_110
"\tstream matching with %u register groups, mask 0x%x"	,	L_28
num_context_irqs	,	V_187
arm_smmu_context_fault	,	F_41
phys	,	V_248
ARM_SMMU_MAX_CBS	,	V_339
iommu_present	,	F_167
context_map	,	V_185
ID0_S2TS	,	V_288
dev_is_pci	,	F_5
arm_smmu_cfg	,	V_61
PAGE_SIZE	,	V_142
__pgprot	,	F_105
ENODEV	,	V_218
ARM_SMMU_GR0_ID0	,	V_283
ARM_SMMU_GR0_ID1	,	V_302
ARM_SMMU_GR0_ID2	,	V_311
kfree	,	F_71
EPERM	,	V_267
"Failed to allocate IOMMU group\n"	,	L_17
flags	,	V_70
arm_smmu_domain_init	,	F_67
arm_smmu_capable	,	F_127
out_free_irqs	,	V_335
gfsr	,	V_96
"\tStage-2: %lu-bit IPA -&gt; %lu-bit PA\n"	,	L_34
"impossible number of S2 context banks!\n"	,	L_30
ARM_SMMU_GR0	,	F_30
prot	,	V_222
SCTLR_CFCFG	,	V_166
ARM_SMMU_GR1	,	F_52
prop	,	V_7
page_address	,	F_99
gr0_base	,	V_54
arm_smmu_of_match	,	V_329
arm_smmu_devices_lock	,	V_48
ID0_S1TS	,	V_290
pud_addr_end	,	F_117
CBAR_S1_BPSHCFG_NSH	,	V_117
MAIR_ATTR_IDX_CACHE	,	V_162
EINVAL	,	V_184
test_and_set_bit	,	F_26
__init	,	T_13
__exit	,	T_14
udelay	,	F_35
"arm-smmu-context-fault"	,	L_10
ARM_SMMU_PTE_CONT_SIZE	,	V_220
IOMMU_CACHE	,	V_234
data	,	V_262
VA_BITS	,	V_318
S2CR_CBNDX_SHIFT	,	V_212
"cannot attach to SMMU %s whilst already attached to domain on SMMU %s\n"	,	L_16
"\tno translation support!\n"	,	L_24
FSR_SS	,	V_94
out_put_group	,	V_263
ARM_SMMU_GR0_STLBIALL	,	V_268
rb_left	,	V_22
TTBCR_SL0_SHIFT	,	V_157
masterspec	,	V_32
PTRS_PER_PMD	,	V_197
group	,	V_27
arm_smmu_domain_get_attr	,	F_140
offset	,	V_106
out_put_masters	,	V_334
resource	,	V_325
platform_driver_register	,	F_166
sCR0_USFCFG	,	V_279
PTR_ERR	,	F_134
ARM_SMMU_CB_ASID	,	F_39
platform_bus_type	,	V_341
"failed to allocate free SMR\n"	,	L_13
ARM_SMMU_PTE_AP_RDONLY	,	V_233
"SMMUv%d with:\n"	,	L_19
SMR_VALID	,	V_207
"rejecting multiple registrations for master device %s\n"	,	L_2
pud_none	,	F_81
"registered %d master devices\n"	,	L_44
err_free_smrs	,	V_204
num_mapping_groups	,	V_45
ARM_SMMU_GR0_S2CR	,	F_91
ARM_SMMU_CB_SCTLR	,	V_173
arm_smmu_alloc_init_pud	,	F_113
__PAGETABLE_PMD_FOLDED	,	F_108
cap	,	V_255
SZ_4K	,	V_143
ID0_PTFS_SHIFT	,	V_284
IRQF_SHARED	,	V_190
alias	,	V_261
spin_lock	,	F_21
pud_base	,	V_198
addr	,	V_104
IORESOURCE_MEM	,	V_331
"option %s\n"	,	L_1
irqreturn_t	,	T_3
pgshift	,	V_303
IOMMU_NOEXEC	,	V_241
ARM_SMMU_PTE_CONT	,	V_244
ARM_SMMU_GR1_CBAR	,	F_53
arm_smmu_iova_to_phys	,	F_123
num_streamids	,	V_41
resource_size	,	F_152
min_t	,	F_146
ARM_SMMU_PTE_HAP_FAULT	,	V_236
"found %d interrupts but expected at least %d\n"	,	L_38
TTBCR_T0SZ_SHIFT	,	V_147
arm_smmu_detach_dev	,	F_95
cpu_relax	,	F_33
