.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx */
.set Rx__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Rx__0__MASK, 0x80
.set Rx__0__PC, CYREG_PRT3_PC7
.set Rx__0__PORT, 3
.set Rx__0__SHIFT, 7
.set Rx__AG, CYREG_PRT3_AG
.set Rx__AMUX, CYREG_PRT3_AMUX
.set Rx__BIE, CYREG_PRT3_BIE
.set Rx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Rx__BYP, CYREG_PRT3_BYP
.set Rx__CTL, CYREG_PRT3_CTL
.set Rx__DM0, CYREG_PRT3_DM0
.set Rx__DM1, CYREG_PRT3_DM1
.set Rx__DM2, CYREG_PRT3_DM2
.set Rx__DR, CYREG_PRT3_DR
.set Rx__INP_DIS, CYREG_PRT3_INP_DIS
.set Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Rx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Rx__LCD_EN, CYREG_PRT3_LCD_EN
.set Rx__MASK, 0x80
.set Rx__PORT, 3
.set Rx__PRT, CYREG_PRT3_PRT
.set Rx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Rx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Rx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Rx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Rx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Rx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Rx__PS, CYREG_PRT3_PS
.set Rx__SHIFT, 7
.set Rx__SLW, CYREG_PRT3_SLW

/* Tx */
.set Tx__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Tx__0__MASK, 0x20
.set Tx__0__PC, CYREG_PRT3_PC5
.set Tx__0__PORT, 3
.set Tx__0__SHIFT, 5
.set Tx__AG, CYREG_PRT3_AG
.set Tx__AMUX, CYREG_PRT3_AMUX
.set Tx__BIE, CYREG_PRT3_BIE
.set Tx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Tx__BYP, CYREG_PRT3_BYP
.set Tx__CTL, CYREG_PRT3_CTL
.set Tx__DM0, CYREG_PRT3_DM0
.set Tx__DM1, CYREG_PRT3_DM1
.set Tx__DM2, CYREG_PRT3_DM2
.set Tx__DR, CYREG_PRT3_DR
.set Tx__INP_DIS, CYREG_PRT3_INP_DIS
.set Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Tx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Tx__LCD_EN, CYREG_PRT3_LCD_EN
.set Tx__MASK, 0x20
.set Tx__PORT, 3
.set Tx__PRT, CYREG_PRT3_PRT
.set Tx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Tx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Tx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Tx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Tx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Tx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Tx__PS, CYREG_PRT3_PS
.set Tx__SHIFT, 5
.set Tx__SLW, CYREG_PRT3_SLW

/* ADC_DEC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DSM */
.set ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DSM__TST1, CYREG_DSM0_TST1

/* ADC_Ext_CP_Clk */
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x00
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* ADC_IRQ */
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_theACLK */
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* Ain */
.set Ain__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Ain__0__MASK, 0x08
.set Ain__0__PC, CYREG_PRT3_PC3
.set Ain__0__PORT, 3
.set Ain__0__SHIFT, 3
.set Ain__AG, CYREG_PRT3_AG
.set Ain__AMUX, CYREG_PRT3_AMUX
.set Ain__BIE, CYREG_PRT3_BIE
.set Ain__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Ain__BYP, CYREG_PRT3_BYP
.set Ain__CTL, CYREG_PRT3_CTL
.set Ain__DM0, CYREG_PRT3_DM0
.set Ain__DM1, CYREG_PRT3_DM1
.set Ain__DM2, CYREG_PRT3_DM2
.set Ain__DR, CYREG_PRT3_DR
.set Ain__INP_DIS, CYREG_PRT3_INP_DIS
.set Ain__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Ain__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Ain__LCD_EN, CYREG_PRT3_LCD_EN
.set Ain__MASK, 0x08
.set Ain__PORT, 3
.set Ain__PRT, CYREG_PRT3_PRT
.set Ain__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Ain__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Ain__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Ain__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Ain__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Ain__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Ain__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Ain__PS, CYREG_PRT3_PS
.set Ain__SHIFT, 3
.set Ain__SLW, CYREG_PRT3_SLW

/* DAC_viDAC8 */
.set DAC_viDAC8__CR0, CYREG_DAC3_CR0
.set DAC_viDAC8__CR1, CYREG_DAC3_CR1
.set DAC_viDAC8__D, CYREG_DAC3_D
.set DAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set DAC_viDAC8__PM_ACT_MSK, 0x08
.set DAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set DAC_viDAC8__PM_STBY_MSK, 0x08
.set DAC_viDAC8__STROBE, CYREG_DAC3_STROBE
.set DAC_viDAC8__SW0, CYREG_DAC3_SW0
.set DAC_viDAC8__SW2, CYREG_DAC3_SW2
.set DAC_viDAC8__SW3, CYREG_DAC3_SW3
.set DAC_viDAC8__SW4, CYREG_DAC3_SW4
.set DAC_viDAC8__TR, CYREG_DAC3_TR
.set DAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set DAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set DAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set DAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set DAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set DAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set DAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set DAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set DAC_viDAC8__TST, CYREG_DAC3_TST

/* I2C_I2C_FF */
.set I2C_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_I2C_FF__D, CYREG_I2C_D
.set I2C_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_I2C_IRQ */
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_I2C_IRQ__INTC_NUMBER, 15
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* RST */
.set RST__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set RST__0__MASK, 0x01
.set RST__0__PC, CYREG_PRT0_PC0
.set RST__0__PORT, 0
.set RST__0__SHIFT, 0
.set RST__AG, CYREG_PRT0_AG
.set RST__AMUX, CYREG_PRT0_AMUX
.set RST__BIE, CYREG_PRT0_BIE
.set RST__BIT_MASK, CYREG_PRT0_BIT_MASK
.set RST__BYP, CYREG_PRT0_BYP
.set RST__CTL, CYREG_PRT0_CTL
.set RST__DM0, CYREG_PRT0_DM0
.set RST__DM1, CYREG_PRT0_DM1
.set RST__DM2, CYREG_PRT0_DM2
.set RST__DR, CYREG_PRT0_DR
.set RST__INP_DIS, CYREG_PRT0_INP_DIS
.set RST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set RST__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set RST__LCD_EN, CYREG_PRT0_LCD_EN
.set RST__MASK, 0x01
.set RST__PORT, 0
.set RST__PRT, CYREG_PRT0_PRT
.set RST__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set RST__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set RST__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set RST__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set RST__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set RST__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set RST__PS, CYREG_PRT0_PS
.set RST__SHIFT, 0
.set RST__SLW, CYREG_PRT0_SLW

/* SCL */
.set SCL__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL__0__MASK, 0x01
.set SCL__0__PC, CYREG_PRT12_PC0
.set SCL__0__PORT, 12
.set SCL__0__SHIFT, 0
.set SCL__AG, CYREG_PRT12_AG
.set SCL__BIE, CYREG_PRT12_BIE
.set SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL__BYP, CYREG_PRT12_BYP
.set SCL__DM0, CYREG_PRT12_DM0
.set SCL__DM1, CYREG_PRT12_DM1
.set SCL__DM2, CYREG_PRT12_DM2
.set SCL__DR, CYREG_PRT12_DR
.set SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL__MASK, 0x01
.set SCL__PORT, 12
.set SCL__PRT, CYREG_PRT12_PRT
.set SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL__PS, CYREG_PRT12_PS
.set SCL__SHIFT, 0
.set SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL__SLW, CYREG_PRT12_SLW

/* SDA */
.set SDA__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA__0__MASK, 0x02
.set SDA__0__PC, CYREG_PRT12_PC1
.set SDA__0__PORT, 12
.set SDA__0__SHIFT, 1
.set SDA__AG, CYREG_PRT12_AG
.set SDA__BIE, CYREG_PRT12_BIE
.set SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA__BYP, CYREG_PRT12_BYP
.set SDA__DM0, CYREG_PRT12_DM0
.set SDA__DM1, CYREG_PRT12_DM1
.set SDA__DM2, CYREG_PRT12_DM2
.set SDA__DR, CYREG_PRT12_DR
.set SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA__MASK, 0x02
.set SDA__PORT, 12
.set SDA__PRT, CYREG_PRT12_PRT
.set SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA__PS, CYREG_PRT12_PS
.set SDA__SHIFT, 1
.set SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA__SLW, CYREG_PRT12_SLW

/* UART_BUART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB04_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB04_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB04_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB04_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB04_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB04_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB05_ST

/* UART_IntClock */
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02

/* blue */
.set blue__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set blue__0__MASK, 0x02
.set blue__0__PC, CYREG_PRT0_PC1
.set blue__0__PORT, 0
.set blue__0__SHIFT, 1
.set blue__AG, CYREG_PRT0_AG
.set blue__AMUX, CYREG_PRT0_AMUX
.set blue__BIE, CYREG_PRT0_BIE
.set blue__BIT_MASK, CYREG_PRT0_BIT_MASK
.set blue__BYP, CYREG_PRT0_BYP
.set blue__CTL, CYREG_PRT0_CTL
.set blue__DM0, CYREG_PRT0_DM0
.set blue__DM1, CYREG_PRT0_DM1
.set blue__DM2, CYREG_PRT0_DM2
.set blue__DR, CYREG_PRT0_DR
.set blue__INP_DIS, CYREG_PRT0_INP_DIS
.set blue__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set blue__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set blue__LCD_EN, CYREG_PRT0_LCD_EN
.set blue__MASK, 0x02
.set blue__PORT, 0
.set blue__PRT, CYREG_PRT0_PRT
.set blue__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set blue__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set blue__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set blue__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set blue__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set blue__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set blue__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set blue__PS, CYREG_PRT0_PS
.set blue__SHIFT, 1
.set blue__SLW, CYREG_PRT0_SLW

/* pink */
.set pink__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set pink__0__MASK, 0x04
.set pink__0__PC, CYREG_PRT0_PC2
.set pink__0__PORT, 0
.set pink__0__SHIFT, 2
.set pink__AG, CYREG_PRT0_AG
.set pink__AMUX, CYREG_PRT0_AMUX
.set pink__BIE, CYREG_PRT0_BIE
.set pink__BIT_MASK, CYREG_PRT0_BIT_MASK
.set pink__BYP, CYREG_PRT0_BYP
.set pink__CTL, CYREG_PRT0_CTL
.set pink__DM0, CYREG_PRT0_DM0
.set pink__DM1, CYREG_PRT0_DM1
.set pink__DM2, CYREG_PRT0_DM2
.set pink__DR, CYREG_PRT0_DR
.set pink__INP_DIS, CYREG_PRT0_INP_DIS
.set pink__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set pink__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set pink__LCD_EN, CYREG_PRT0_LCD_EN
.set pink__MASK, 0x04
.set pink__PORT, 0
.set pink__PRT, CYREG_PRT0_PRT
.set pink__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set pink__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set pink__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set pink__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set pink__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set pink__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set pink__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set pink__PS, CYREG_PRT0_PS
.set pink__SHIFT, 2
.set pink__SLW, CYREG_PRT0_SLW

/* Opamp_ABuf */
.set Opamp_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_ABuf__PM_ACT_MSK, 0x02
.set Opamp_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_ABuf__PM_STBY_MSK, 0x02
.set Opamp_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_ABuf__TR1, CYREG_OPAMP1_TR1

/* DACpin */
.set DACpin__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set DACpin__0__MASK, 0x01
.set DACpin__0__PC, CYREG_PRT3_PC0
.set DACpin__0__PORT, 3
.set DACpin__0__SHIFT, 0
.set DACpin__AG, CYREG_PRT3_AG
.set DACpin__AMUX, CYREG_PRT3_AMUX
.set DACpin__BIE, CYREG_PRT3_BIE
.set DACpin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DACpin__BYP, CYREG_PRT3_BYP
.set DACpin__CTL, CYREG_PRT3_CTL
.set DACpin__DM0, CYREG_PRT3_DM0
.set DACpin__DM1, CYREG_PRT3_DM1
.set DACpin__DM2, CYREG_PRT3_DM2
.set DACpin__DR, CYREG_PRT3_DR
.set DACpin__INP_DIS, CYREG_PRT3_INP_DIS
.set DACpin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DACpin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DACpin__LCD_EN, CYREG_PRT3_LCD_EN
.set DACpin__MASK, 0x01
.set DACpin__PORT, 3
.set DACpin__PRT, CYREG_PRT3_PRT
.set DACpin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DACpin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DACpin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DACpin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DACpin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DACpin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DACpin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DACpin__PS, CYREG_PRT3_PS
.set DACpin__SHIFT, 0
.set DACpin__SLW, CYREG_PRT3_SLW

/* orange */
.set orange__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set orange__0__MASK, 0x10
.set orange__0__PC, CYREG_PRT0_PC4
.set orange__0__PORT, 0
.set orange__0__SHIFT, 4
.set orange__AG, CYREG_PRT0_AG
.set orange__AMUX, CYREG_PRT0_AMUX
.set orange__BIE, CYREG_PRT0_BIE
.set orange__BIT_MASK, CYREG_PRT0_BIT_MASK
.set orange__BYP, CYREG_PRT0_BYP
.set orange__CTL, CYREG_PRT0_CTL
.set orange__DM0, CYREG_PRT0_DM0
.set orange__DM1, CYREG_PRT0_DM1
.set orange__DM2, CYREG_PRT0_DM2
.set orange__DR, CYREG_PRT0_DR
.set orange__INP_DIS, CYREG_PRT0_INP_DIS
.set orange__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set orange__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set orange__LCD_EN, CYREG_PRT0_LCD_EN
.set orange__MASK, 0x10
.set orange__PORT, 0
.set orange__PRT, CYREG_PRT0_PRT
.set orange__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set orange__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set orange__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set orange__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set orange__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set orange__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set orange__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set orange__PS, CYREG_PRT0_PS
.set orange__SHIFT, 4
.set orange__SLW, CYREG_PRT0_SLW

/* yellow */
.set yellow__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set yellow__0__MASK, 0x08
.set yellow__0__PC, CYREG_PRT0_PC3
.set yellow__0__PORT, 0
.set yellow__0__SHIFT, 3
.set yellow__AG, CYREG_PRT0_AG
.set yellow__AMUX, CYREG_PRT0_AMUX
.set yellow__BIE, CYREG_PRT0_BIE
.set yellow__BIT_MASK, CYREG_PRT0_BIT_MASK
.set yellow__BYP, CYREG_PRT0_BYP
.set yellow__CTL, CYREG_PRT0_CTL
.set yellow__DM0, CYREG_PRT0_DM0
.set yellow__DM1, CYREG_PRT0_DM1
.set yellow__DM2, CYREG_PRT0_DM2
.set yellow__DR, CYREG_PRT0_DR
.set yellow__INP_DIS, CYREG_PRT0_INP_DIS
.set yellow__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set yellow__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set yellow__LCD_EN, CYREG_PRT0_LCD_EN
.set yellow__MASK, 0x08
.set yellow__PORT, 0
.set yellow__PRT, CYREG_PRT0_PRT
.set yellow__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set yellow__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set yellow__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set yellow__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set yellow__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set yellow__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set yellow__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set yellow__PS, CYREG_PRT0_PS
.set yellow__SHIFT, 3
.set yellow__SLW, CYREG_PRT0_SLW

/* switch3 */
.set switch3__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set switch3__0__MASK, 0x02
.set switch3__0__PC, CYREG_PRT6_PC1
.set switch3__0__PORT, 6
.set switch3__0__SHIFT, 1
.set switch3__AG, CYREG_PRT6_AG
.set switch3__AMUX, CYREG_PRT6_AMUX
.set switch3__BIE, CYREG_PRT6_BIE
.set switch3__BIT_MASK, CYREG_PRT6_BIT_MASK
.set switch3__BYP, CYREG_PRT6_BYP
.set switch3__CTL, CYREG_PRT6_CTL
.set switch3__DM0, CYREG_PRT6_DM0
.set switch3__DM1, CYREG_PRT6_DM1
.set switch3__DM2, CYREG_PRT6_DM2
.set switch3__DR, CYREG_PRT6_DR
.set switch3__INP_DIS, CYREG_PRT6_INP_DIS
.set switch3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set switch3__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set switch3__LCD_EN, CYREG_PRT6_LCD_EN
.set switch3__MASK, 0x02
.set switch3__PORT, 6
.set switch3__PRT, CYREG_PRT6_PRT
.set switch3__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set switch3__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set switch3__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set switch3__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set switch3__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set switch3__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set switch3__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set switch3__PS, CYREG_PRT6_PS
.set switch3__SHIFT, 1
.set switch3__SLW, CYREG_PRT6_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008000
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dedicated_Output__MASK, 0x40
.set Dedicated_Output__PC, CYREG_PRT3_PC6
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 6
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
