<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2015.06.16.23:21:10"
 outputDirectory="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CEFA2F23C8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="memory" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="memory_mem_a" direction="output" role="mem_a" width="13" />
   <port name="memory_mem_ba" direction="output" role="mem_ba" width="3" />
   <port name="memory_mem_ck" direction="output" role="mem_ck" width="1" />
   <port name="memory_mem_ck_n" direction="output" role="mem_ck_n" width="1" />
   <port name="memory_mem_cke" direction="output" role="mem_cke" width="1" />
   <port name="memory_mem_cs_n" direction="output" role="mem_cs_n" width="1" />
   <port name="memory_mem_dm" direction="output" role="mem_dm" width="2" />
   <port name="memory_mem_ras_n" direction="output" role="mem_ras_n" width="1" />
   <port name="memory_mem_cas_n" direction="output" role="mem_cas_n" width="1" />
   <port name="memory_mem_we_n" direction="output" role="mem_we_n" width="1" />
   <port
       name="memory_mem_reset_n"
       direction="output"
       role="mem_reset_n"
       width="1" />
   <port name="memory_mem_dq" direction="bidir" role="mem_dq" width="16" />
   <port name="memory_mem_dqs" direction="bidir" role="mem_dqs" width="2" />
   <port name="memory_mem_dqs_n" direction="bidir" role="mem_dqs_n" width="2" />
   <port name="memory_mem_odt" direction="output" role="mem_odt" width="1" />
  </interface>
  <interface name="oct" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="oct_rzqin" direction="input" role="rzqin" width="1" />
  </interface>
  <interface name="read_master_stream" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="read_master_stream_d_out"
       direction="output"
       role="d_out"
       width="16" />
   <port
       name="read_master_stream_d_clk"
       direction="output"
       role="d_clk"
       width="1" />
   <port
       name="read_master_stream_vout"
       direction="output"
       role="vout"
       width="1" />
  </interface>
  <interface name="status" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="status_local_init_done"
       direction="output"
       role="local_init_done"
       width="1" />
   <port
       name="status_local_cal_success"
       direction="output"
       role="local_cal_success"
       width="1" />
   <port
       name="status_local_cal_fail"
       direction="output"
       role="local_cal_fail"
       width="1" />
  </interface>
  <interface name="write_master_stream" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="write_master_stream_d_in"
       direction="input"
       role="d_in"
       width="16" />
   <port name="write_master_stream_v" direction="input" role="v" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="LPC_qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1434521960,AUTO_UNIQUE_ID=(altera_mem_if_ddr3_emif:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALLOCATED_RFIFO_PORT=F0,F1,F2,None,None,None,ALLOCATED_WFIFO_PORT=F0,F1,F2,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_SPEEDGRADE=8,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=25,AVL_ADDR_WIDTH_PORT_1=25,AVL_ADDR_WIDTH_PORT_2=25,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=4,AVL_DATA_WIDTH=32,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=32,AVL_DATA_WIDTH_PORT_2=32,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=4,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=4,AVL_NUM_SYMBOLS_PORT_2=4,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,Port 1,Port 2,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=16,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=3,CPORT_TYPE_PORT_2=3,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=25,CV_AVL_ADDR_WIDTH_PORT_1=25,CV_AVL_ADDR_WIDTH_PORT_2=25,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=32,CV_AVL_DATA_WIDTH_PORT_2=32,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=4,CV_AVL_NUM_SYMBOLS_PORT_2=4,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=3,CV_CPORT_TYPE_PORT_2=3,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=TRUE,CV_ENUM_CMD_PORT_IN_USE_2=TRUE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_1,CV_ENUM_CPORT1_TYPE=BI_DIRECTION,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_2,CV_ENUM_CPORT2_TYPE=BI_DIRECTION,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_2,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_32,CV_ENUM_RD_DWIDTH_2=DWIDTH_32,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_1,CV_ENUM_RD_PORT_INFO_2=USE_2,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_2,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_2,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_32,CV_ENUM_WR_DWIDTH_2=DWIDTH_32,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_1,CV_ENUM_WR_PORT_INFO_2=USE_2,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=1,CV_LSB_RFIFO_PORT_2=2,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=1,CV_LSB_WFIFO_PORT_2=2,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=1,CV_MSB_RFIFO_PORT_2=2,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=1,CV_MSB_WFIFO_PORT_2=2,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=2,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_16,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_512,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=TRUE,ENUM_CMD_PORT_IN_USE_2=TRUE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_1,ENUM_CPORT1_TYPE=BI_DIRECTION,ENUM_CPORT1_WFIFO_MAP=FIFO_1,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_2,ENUM_CPORT2_TYPE=BI_DIRECTION,ENUM_CPORT2_WFIFO_MAP=FIFO_2,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_32_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_2,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_16,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_13,ENUM_MEM_IF_SPEEDBIN=DDR3_1600_8_8_8,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_6,ENUM_MEM_IF_TFAW=TFAW_14,ENUM_MEM_IF_TMRD=TMRD_4,ENUM_MEM_IF_TRAS=TRAS_11,ENUM_MEM_IF_TRC=TRC_15,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_5,ENUM_MEM_IF_TRRD=TRRD_3,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_5,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_32,ENUM_RD_DWIDTH_2=DWIDTH_32,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=TRUE,ENUM_RD_FIFO_IN_USE_2=TRUE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_1,ENUM_RD_PORT_INFO_2=USE_2,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_2,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_2,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_32,ENUM_WR_DWIDTH_2=DWIDTH_32,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=TRUE,ENUM_WR_FIFO_IN_USE_2=TRUE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_1,ENUM_WR_PORT_INFO_2=USE_2,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=2,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=2341,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=1,LSB_RFIFO_PORT_2=2,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=1,LSB_WFIFO_PORT_2=2,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=300.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=1,MSB_RFIFO_PORT_2=2,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=1,MSB_WFIFO_PORT_2=2,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=3,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=8,SPEED_GRADE_CACHE=8,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=3,TG_TEMP_PORT_2=3,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=300000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=150000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=300.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=150.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=300.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=20.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=50010 ps,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=60.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=16670 ps,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=416,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=463 ps,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_hard_phy_core:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=300.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_afi_splitter:15.0:AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Full,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=300.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=150.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=300.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=20.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=50010 ps,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=60.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=16670 ps,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=416,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=463 ps,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:))(altera_mem_if_ddr3_hard_memory_controller:15.0:AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALLOCATED_RFIFO_PORT=F0,F1,F2,None,None,None,ALLOCATED_WFIFO_PORT=F0,F1,F2,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=25,AVL_ADDR_WIDTH_PORT_1=25,AVL_ADDR_WIDTH_PORT_2=25,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=4,AVL_DATA_WIDTH=32,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=32,AVL_DATA_WIDTH_PORT_2=32,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=4,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=4,AVL_NUM_SYMBOLS_PORT_2=4,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,Port 1,Port 2,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=16,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=3,CPORT_TYPE_PORT_2=3,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=25,CV_AVL_ADDR_WIDTH_PORT_1=25,CV_AVL_ADDR_WIDTH_PORT_2=25,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=32,CV_AVL_DATA_WIDTH_PORT_2=32,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=4,CV_AVL_NUM_SYMBOLS_PORT_2=4,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=3,CV_CPORT_TYPE_PORT_2=3,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=TRUE,CV_ENUM_CMD_PORT_IN_USE_2=TRUE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_1,CV_ENUM_CPORT1_TYPE=BI_DIRECTION,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_2,CV_ENUM_CPORT2_TYPE=BI_DIRECTION,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_2,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_32,CV_ENUM_RD_DWIDTH_2=DWIDTH_32,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_1,CV_ENUM_RD_PORT_INFO_2=USE_2,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_2,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_2,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_32,CV_ENUM_WR_DWIDTH_2=DWIDTH_32,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_1,CV_ENUM_WR_PORT_INFO_2=USE_2,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=1,CV_LSB_RFIFO_PORT_2=2,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=1,CV_LSB_WFIFO_PORT_2=2,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=1,CV_MSB_RFIFO_PORT_2=2,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=1,CV_MSB_WFIFO_PORT_2=2,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_16,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_512,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=TRUE,ENUM_CMD_PORT_IN_USE_2=TRUE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_1,ENUM_CPORT1_TYPE=BI_DIRECTION,ENUM_CPORT1_WFIFO_MAP=FIFO_1,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_2,ENUM_CPORT2_TYPE=BI_DIRECTION,ENUM_CPORT2_WFIFO_MAP=FIFO_2,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_32_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_2,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_16,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_13,ENUM_MEM_IF_SPEEDBIN=DDR3_1600_8_8_8,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_6,ENUM_MEM_IF_TFAW=TFAW_14,ENUM_MEM_IF_TMRD=TMRD_4,ENUM_MEM_IF_TRAS=TRAS_11,ENUM_MEM_IF_TRC=TRC_15,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_5,ENUM_MEM_IF_TRRD=TRRD_3,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_5,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_32,ENUM_RD_DWIDTH_2=DWIDTH_32,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=TRUE,ENUM_RD_FIFO_IN_USE_2=TRUE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_1,ENUM_RD_PORT_INFO_2=USE_2,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_2,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_2,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_32,ENUM_WR_DWIDTH_2=DWIDTH_32,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=TRUE,ENUM_WR_FIFO_IN_USE_2=TRUE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_1,ENUM_WR_PORT_INFO_2=USE_2,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=2,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=2341,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=1,LSB_RFIFO_PORT_2=2,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=1,LSB_WFIFO_PORT_2=2,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=1,MSB_RFIFO_PORT_2=2,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=1,MSB_WFIFO_PORT_2=2,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=3,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=8,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=3,TG_TEMP_PORT_2=3,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_oct:15.0:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:15.0:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Full,SEQUENCER_TYPE=NIOS,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3333 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=300.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.0:)(reset:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0))(altera_jtag_avalon_master:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:))(clock_source:15.0:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(read_master:1.0:S0=0,S1=1,S2=2)(write_master:1.0:S0=0,S1=1,S2=2)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x08000020,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x08000000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)"
   instancePathKey="LPC_qsys"
   kind="LPC_qsys"
   version="1.0"
   name="LPC_qsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1434521960" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_hard_phy_core/altera_mem_if_ddr3_hard_phy_core_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_ddr3_hard_memory_controller/altera_mem_if_ddr3_hard_memory_controller_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/read_master_hw.tcl" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/write_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:LPC_qsys "LPC_qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>33</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave DDR3_interface.avl_1 because the master has readdata signal 16 bit wide, but the slave is 32 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ddr3_read_master.ddr3_avalon_master and slave DDR3_interface.avl_1 because the master has address signal 32 bit wide, but the slave is 25 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_read_master.ddr3_avalon_master and ddr3_read_master_ddr3_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces DDR3_interface_avl_1_translator.avalon_anti_slave_0 and DDR3_interface.avl_1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>10</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>12</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>15</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>17</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>20</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>37</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master ddr3_write_master.ddr3_avalon_master and slave DDR3_interface.avl_2 because the master has address signal 32 bit wide, but the slave is 25 bit wide.</message>
   <message level="Info">Interconnect is inserted between master ddr3_write_master.ddr3_avalon_master and slave DDR3_interface.avl_2 because the master has writedata signal 16 bit wide, but the slave is 32 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_write_master.ddr3_avalon_master and ddr3_write_master_ddr3_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces DDR3_interface_avl_2_translator.avalon_anti_slave_0 and DDR3_interface.avl_2</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>10</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>12</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>15</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>17</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>20</b> modules, <b>65</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>7</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>9</b> modules, <b>23</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces JTAG_master.master and JTAG_master_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_read_master_avalon_slave_0_translator.avalon_anti_slave_0 and ddr3_read_master.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces ddr3_write_master_avalon_slave_0_translator.avalon_anti_slave_0 and ddr3_write_master.avalon_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces DDR3_interface_avl_0_translator.avalon_anti_slave_0 and DDR3_interface.avl_0</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>17</b> modules, <b>63</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>21</b> modules, <b>75</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>22</b> modules, <b>79</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>29</b> modules, <b>93</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>29</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>32</b> modules, <b>125</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>8</b> modules, <b>45</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>8</b> modules, <b>45</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>9</b> modules, <b>47</b> connections]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_mem_if_ddr3_emif</b> "<b>submodules/LPC_qsys_DDR3_interface</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/LPC_qsys_JTAG_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>read_master</b> "<b>submodules/read_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>write_master</b> "<b>submodules/write_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/LPC_qsys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/LPC_qsys_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/LPC_qsys_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys"><![CDATA["<b>LPC_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 7 starting:altera_mem_if_ddr3_emif "submodules/LPC_qsys_DDR3_interface"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>22</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>23</b> modules, <b>46</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>23</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/LPC_qsys_DDR3_interface_pll0</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_ddr3_hard_phy_core</b> "<b>submodules/LPC_qsys_DDR3_interface_p0</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/LPC_qsys_DDR3_interface_s0</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/LPC_qsys_JTAG_master</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_ddr3_hard_memory_controller</b> "<b>submodules/altera_mem_if_hard_memory_controller_top_cyclonev</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/LPC_qsys_DDR3_interface_mm_interconnect_1</b>"]]></message>
   <message level="Info" culprit="DDR3_interface"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>DDR3_interface</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 71 starting:altera_mem_if_ddr3_pll "submodules/LPC_qsys_DDR3_interface_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 70 starting:altera_mem_if_ddr3_hard_phy_core "submodules/LPC_qsys_DDR3_interface_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating LPC_qsys_DDR3_interface_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the LPC_qsys_DDR3_interface_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_hard_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 69 starting:altera_mem_if_ddr3_qseq "submodules/LPC_qsys_DDR3_interface_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_jtag_avalon_master "submodules/LPC_qsys_JTAG_master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>timing_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:timing_adapter "submodules/LPC_qsys_JTAG_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 62 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 61 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 60 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 72 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 67 starting:altera_mem_if_ddr3_hard_memory_controller "submodules/altera_mem_if_hard_memory_controller_top_cyclonev"</message>
   <message level="Info" culprit="c0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_hard_memory_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 66 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:altera_mm_interconnect "submodules/LPC_qsys_DDR3_interface_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_read_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 55 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>DDR3_interface_avl_1_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_jtag_avalon_master "submodules/LPC_qsys_JTAG_master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>timing_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:timing_adapter "submodules/LPC_qsys_JTAG_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 62 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 61 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 60 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 72 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 22 starting:read_master "submodules/read_master"</message>
   <message level="Info" culprit="ddr3_read_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>read_master</b> "<b>ddr3_read_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 21 starting:write_master "submodules/write_master"</message>
   <message level="Info" culprit="ddr3_write_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>write_master</b> "<b>ddr3_write_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 20 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.011s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.054s/0.068s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>17</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_read_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 55 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>DDR3_interface_avl_1_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 54 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>ddr3_read_master_ddr3_avalon_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 53 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>DDR3_interface_avl_1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 51 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 50 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 49 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 48 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 46 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 45 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>DDR3_interface_avl_1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 43 starting:altera_avalon_st_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 33 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.029s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.045s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>17</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_read_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 55 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>DDR3_interface_avl_1_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 54 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>ddr3_read_master_ddr3_avalon_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 53 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>DDR3_interface_avl_1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 51 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 37 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 49 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 48 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 46 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 45 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>DDR3_interface_avl_1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 43 starting:altera_avalon_st_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 46 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.026s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.035s/0.052s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.027s/0.028s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>30</b> modules, <b>93</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_read_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 55 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>DDR3_interface_avl_1_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 54 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>ddr3_read_master_ddr3_avalon_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 53 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>DDR3_interface_avl_1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 18 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 17 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_master_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_master_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 13 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 12 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 9 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 6 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 43 starting:altera_avalon_st_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 72 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_emif:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ABS_RAM_MEM_INIT_FILENAME=meminit,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALLOCATED_RFIFO_PORT=F0,F1,F2,None,None,None,ALLOCATED_WFIFO_PORT=F0,F1,F2,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_SPEEDGRADE=8,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=25,AVL_ADDR_WIDTH_PORT_1=25,AVL_ADDR_WIDTH_PORT_2=25,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=4,AVL_DATA_WIDTH=32,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=32,AVL_DATA_WIDTH_PORT_2=32,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=4,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=4,AVL_NUM_SYMBOLS_PORT_2=4,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,Port 1,Port 2,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=16,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=3,CPORT_TYPE_PORT_2=3,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=25,CV_AVL_ADDR_WIDTH_PORT_1=25,CV_AVL_ADDR_WIDTH_PORT_2=25,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=32,CV_AVL_DATA_WIDTH_PORT_2=32,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=4,CV_AVL_NUM_SYMBOLS_PORT_2=4,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=3,CV_CPORT_TYPE_PORT_2=3,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=TRUE,CV_ENUM_CMD_PORT_IN_USE_2=TRUE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_1,CV_ENUM_CPORT1_TYPE=BI_DIRECTION,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_2,CV_ENUM_CPORT2_TYPE=BI_DIRECTION,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_2,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_32,CV_ENUM_RD_DWIDTH_2=DWIDTH_32,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_1,CV_ENUM_RD_PORT_INFO_2=USE_2,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_2,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_2,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_32,CV_ENUM_WR_DWIDTH_2=DWIDTH_32,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_1,CV_ENUM_WR_PORT_INFO_2=USE_2,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=1,CV_LSB_RFIFO_PORT_2=2,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=1,CV_LSB_WFIFO_PORT_2=2,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=1,CV_MSB_RFIFO_PORT_2=2,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=1,CV_MSB_WFIFO_PORT_2=2,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=false,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,DWIDTH_RATIO=2,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_ABSTRACT_RAM=false,ENABLE_ABS_RAM_INTERNAL=false,ENABLE_ABS_RAM_MEM_INIT=false,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_16,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_512,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=TRUE,ENUM_CMD_PORT_IN_USE_2=TRUE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_1,ENUM_CPORT1_TYPE=BI_DIRECTION,ENUM_CPORT1_WFIFO_MAP=FIFO_1,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_2,ENUM_CPORT2_TYPE=BI_DIRECTION,ENUM_CPORT2_WFIFO_MAP=FIFO_2,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_32_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_2,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_16,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_13,ENUM_MEM_IF_SPEEDBIN=DDR3_1600_8_8_8,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_6,ENUM_MEM_IF_TFAW=TFAW_14,ENUM_MEM_IF_TMRD=TMRD_4,ENUM_MEM_IF_TRAS=TRAS_11,ENUM_MEM_IF_TRC=TRC_15,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_5,ENUM_MEM_IF_TRRD=TRRD_3,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_5,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_32,ENUM_RD_DWIDTH_2=DWIDTH_32,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=TRUE,ENUM_RD_FIFO_IN_USE_2=TRUE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_1,ENUM_RD_PORT_INFO_2=USE_2,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_2,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_2,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_32,ENUM_WR_DWIDTH_2=DWIDTH_32,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=TRUE,ENUM_WR_FIFO_IN_USE_2=TRUE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_1,ENUM_WR_PORT_INFO_2=USE_2,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=2,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=2341,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=1,LSB_RFIFO_PORT_2=2,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=1,LSB_WFIFO_PORT_2=2,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_CFG=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_PENDING_RD_CMD=32,MAX_PENDING_WR_CMD=16,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=300.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=1,MSB_RFIFO_PORT_2=2,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=1,MSB_WFIFO_PORT_2=2,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_OF_PORTS=3,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=false,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SOPC_COMPAT_RESET=false,SPEED_GRADE=8,SPEED_GRADE_CACHE=8,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=3,TG_TEMP_PORT_2=3,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,VFIFO_AS_SHIFT_REG=true,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=300000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=150000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_ddr3_pll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=300.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=150.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=300.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=20.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=50010 ps,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=60.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=16670 ps,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=416,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=463 ps,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_hard_phy_core:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=300.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_mem_if_ddr3_afi_splitter:15.0:AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,CFG_TCCD=1,CFG_TCCD_NS=2.5,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEXTGEN=true,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,PRE_V_SERIES_FAMILY=false,RATE=Full,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SHADOW_REGS=false)(altera_mem_if_ddr3_qseq:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=300.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=150.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=300.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=20.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=50010 ps,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=60.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=16670 ps,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=416,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=463 ps,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true)(altera_jtag_avalon_master:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:))(altera_mem_if_ddr3_hard_memory_controller:15.0:AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALLOCATED_RFIFO_PORT=F0,F1,F2,None,None,None,ALLOCATED_WFIFO_PORT=F0,F1,F2,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=25,AVL_ADDR_WIDTH_PORT_1=25,AVL_ADDR_WIDTH_PORT_2=25,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=4,AVL_DATA_WIDTH=32,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=32,AVL_DATA_WIDTH_PORT_2=32,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=4,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=4,AVL_NUM_SYMBOLS_PORT_2=4,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,Port 1,Port 2,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=16,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=3,CPORT_TYPE_PORT_2=3,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=25,CV_AVL_ADDR_WIDTH_PORT_1=25,CV_AVL_ADDR_WIDTH_PORT_2=25,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=32,CV_AVL_DATA_WIDTH_PORT_2=32,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=4,CV_AVL_NUM_SYMBOLS_PORT_2=4,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=3,CV_CPORT_TYPE_PORT_2=3,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=TRUE,CV_ENUM_CMD_PORT_IN_USE_2=TRUE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_1,CV_ENUM_CPORT1_TYPE=BI_DIRECTION,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_2,CV_ENUM_CPORT2_TYPE=BI_DIRECTION,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_2,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_32,CV_ENUM_RD_DWIDTH_2=DWIDTH_32,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_1,CV_ENUM_RD_PORT_INFO_2=USE_2,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_2,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_2,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_32,CV_ENUM_WR_DWIDTH_2=DWIDTH_32,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_1,CV_ENUM_WR_PORT_INFO_2=USE_2,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=1,CV_LSB_RFIFO_PORT_2=2,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=1,CV_LSB_WFIFO_PORT_2=2,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=1,CV_MSB_RFIFO_PORT_2=2,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=1,CV_MSB_WFIFO_PORT_2=2,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_16,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_512,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=TRUE,ENUM_CMD_PORT_IN_USE_2=TRUE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_1,ENUM_CPORT1_TYPE=BI_DIRECTION,ENUM_CPORT1_WFIFO_MAP=FIFO_1,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_2,ENUM_CPORT2_TYPE=BI_DIRECTION,ENUM_CPORT2_WFIFO_MAP=FIFO_2,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_32_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_2,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_16,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_13,ENUM_MEM_IF_SPEEDBIN=DDR3_1600_8_8_8,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_6,ENUM_MEM_IF_TFAW=TFAW_14,ENUM_MEM_IF_TMRD=TMRD_4,ENUM_MEM_IF_TRAS=TRAS_11,ENUM_MEM_IF_TRC=TRC_15,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_5,ENUM_MEM_IF_TRRD=TRRD_3,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_5,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_32,ENUM_RD_DWIDTH_2=DWIDTH_32,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=TRUE,ENUM_RD_FIFO_IN_USE_2=TRUE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_1,ENUM_RD_PORT_INFO_2=USE_2,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_2,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_2,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_32,ENUM_WR_DWIDTH_2=DWIDTH_32,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=TRUE,ENUM_WR_FIFO_IN_USE_2=TRUE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_1,ENUM_WR_PORT_INFO_2=USE_2,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=2,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=2341,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=1,LSB_RFIFO_PORT_2=2,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=1,LSB_WFIFO_PORT_2=2,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=1,MSB_RFIFO_PORT_2=2,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=1,MSB_WFIFO_PORT_2=2,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=3,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=8,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=3,TG_TEMP_PORT_2=3,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_mem_if_oct:15.0:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V)(altera_mem_if_pll_bridge:15.0:CORE_PERIPHERY_DUAL_CLOCK=false,CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DUPLICATE_PLL_FOR_PHY_CLK=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_PLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,RATE=Full,SEQUENCER_TYPE=NIOS,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,USE_DR_CLK=false)(altera_mem_if_dll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3333 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=300.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V)(clock:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.0:)(reset:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(clock:15.0:)(reset:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:15.0:)(conduit:15.0:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)"
   instancePathKey="LPC_qsys:.:DDR3_interface"
   kind="altera_mem_if_ddr3_emif"
   version="15.0"
   name="LPC_qsys_DDR3_interface">
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_3" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="2" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="32" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="F0,F1,F2,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_2" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="2" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="3" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_1" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_13" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="BI_DIRECTION" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_10" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="20.0" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="25" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="25" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_2" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="25" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="2" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="1" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="0" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="3" />
  <parameter name="TG_TEMP_PORT_2" value="3" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="TG_TEMP_PORT_0" value="3" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_6" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_3" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="CSR_ADDR_WIDTH" value="10" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001001001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="CYCLONEV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="110.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_14" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.18" />
  <parameter name="AFI_ODT_WIDTH" value="1" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="MEM_IF_DM_WIDTH" value="2" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENABLE_ABS_RAM_MEM_INIT" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="ENABLE_ABS_RAM_INTERNAL" value="false" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="TRUE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="TRUE" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="416" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="AVL_NUM_SYMBOLS" value="4" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="AVL_PORT" value="Port 0,Port 1,Port 2" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="F0,F1,F2,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="2" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="2" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="MSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="MSB_RFIFO_PORT_1" value="1" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_1" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="60.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="MEM_WTCL_INT" value="6" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="ENUM_CPORT1_TYPE" value="BI_DIRECTION" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="4" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="4" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="4" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="4" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000000" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="125.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="666.667" />
  <parameter name="MR1_RTT" value="0" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011001000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="CSR_DATA_WIDTH" value="8" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0001000110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="20.0" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_5" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000000001000" />
  <parameter name="AC_ROM_MR1" value="0000000000000" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="PHY_VERSION_NUMBER" value="150" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="463 ps" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="16" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="ABS_RAM_MEM_INIT_FILENAME" value="meminit" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="8" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_16" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="20.0 MHz" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="463 ps" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="1" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="3" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="3" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="3" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter
     name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES"
     value="SELF_RFSH_EXIT_CYCLES_512" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="416 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="300.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="1" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="2" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="INTG_MEM_IF_TREFI" value="2341" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENABLE_ABSTRACT_RAM" value="false" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="60.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_2" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="16670 ps" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="AFI_CONTROL_WIDTH" value="1" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="10.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="416" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_7" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="50010 ps" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="25" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="25" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="25" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="ODT Disabled" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="AFI_WRANK_WIDTH" value="2" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_1" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_2" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENUM_CPORT2_TYPE" value="BI_DIRECTION" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="RATE_CACHE" value="Full" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="34" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="463" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000010000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="TMRD_4" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="2" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_5" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_2" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_11" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_5" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_1" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="2" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_10" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="AVL_BE_WIDTH" value="4" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_2" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="9.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_ROW_BANK_COL" />
  <parameter name="AFI_DM_WIDTH" value="4" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="50010 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="32" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="32" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="300.0" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="32" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="32" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_16" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_2" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1600_8_8_8" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_5" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="TRUE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="TRUE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="8" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_15" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_1" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="60.0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2500" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="0" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="MSB_WFIFO_PORT_2" value="2" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="0" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="2" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="1" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="3" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="150.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.34" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_2" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x0" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_32_BIT" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="BI_DIRECTION" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="300.0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="2" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="3" />
  <parameter name="LSB_WFIFO_PORT_0" value="0" />
  <parameter name="LSB_WFIFO_PORT_1" value="1" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_1" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="TRUE" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="TRUE" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="true" />
  <parameter name="PRIORITY_PORT_0" value="1" />
  <parameter name="MEM_T_RL" value="7" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="1" />
  <parameter name="PRIORITY_PORT_1" value="1" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="2" />
  <parameter name="CPORT_TYPE_PORT_2" value="3" />
  <parameter name="CPORT_TYPE_PORT_1" value="3" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CPORT_TYPE_PORT_0" value="3" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="3" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="1" />
  <parameter name="PRIORITY_PORT_3" value="1" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="PRIORITY_PORT_5" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="TRUE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="16670 ps" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="TRUE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="NUM_OF_PORTS" value="3" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="0" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="2" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/alt_mem_if_interfaces/alt_mem_if_ddr3_emif/alt_mem_if_ddr3_emif_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_hard_phy_core/altera_mem_if_ddr3_hard_phy_core_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_ddr3_hard_memory_controller/altera_mem_if_ddr3_hard_memory_controller_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys" as="DDR3_interface" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 7 starting:altera_mem_if_ddr3_emif "submodules/LPC_qsys_DDR3_interface"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>22</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>22</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster.master and dmaster_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dmaster_master_translator.avalon_universal_master_0 and s0_seq_debug_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces s0_seq_debug_translator.avalon_anti_slave_0 and s0.seq_debug</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>8</b> modules, <b>18</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>23</b> modules, <b>46</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>23</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_ddr3_pll</b> "<b>submodules/LPC_qsys_DDR3_interface_pll0</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_ddr3_hard_phy_core</b> "<b>submodules/LPC_qsys_DDR3_interface_p0</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_ddr3_qseq</b> "<b>submodules/LPC_qsys_DDR3_interface_s0</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/LPC_qsys_JTAG_master</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_ddr3_hard_memory_controller</b> "<b>submodules/altera_mem_if_hard_memory_controller_top_cyclonev</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_oct</b> "<b>submodules/altera_mem_if_oct_cyclonev</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mem_if_dll</b> "<b>submodules/altera_mem_if_dll_cyclonev</b>"]]></message>
   <message level="Debug" culprit="DDR3_interface"><![CDATA["<b>DDR3_interface</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/LPC_qsys_DDR3_interface_mm_interconnect_1</b>"]]></message>
   <message level="Info" culprit="DDR3_interface"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mem_if_ddr3_emif</b> "<b>DDR3_interface</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 71 starting:altera_mem_if_ddr3_pll "submodules/LPC_qsys_DDR3_interface_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 70 starting:altera_mem_if_ddr3_hard_phy_core "submodules/LPC_qsys_DDR3_interface_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating LPC_qsys_DDR3_interface_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the LPC_qsys_DDR3_interface_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_hard_phy_core</b> "<b>p0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 69 starting:altera_mem_if_ddr3_qseq "submodules/LPC_qsys_DDR3_interface_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_jtag_avalon_master "submodules/LPC_qsys_JTAG_master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>timing_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:timing_adapter "submodules/LPC_qsys_JTAG_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 62 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 61 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 60 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 72 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 67 starting:altera_mem_if_ddr3_hard_memory_controller "submodules/altera_mem_if_hard_memory_controller_top_cyclonev"</message>
   <message level="Info" culprit="c0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_hard_memory_controller</b> "<b>c0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 66 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:altera_mm_interconnect "submodules/LPC_qsys_DDR3_interface_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_read_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 55 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>DDR3_interface_avl_1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=8,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)"
   instancePathKey="LPC_qsys:.:JTAG_master"
   kind="altera_jtag_avalon_master"
   version="15.0"
   name="LPC_qsys_JTAG_master">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys" as="JTAG_master" />
  <instantiator instantiator="LPC_qsys_DDR3_interface" as="dmaster" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_jtag_avalon_master "submodules/LPC_qsys_JTAG_master"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>timing_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_timing_adt</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>channel_adapter</b> "<b>submodules/LPC_qsys_JTAG_master_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="JTAG_master"><![CDATA["<b>JTAG_master</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="JTAG_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>JTAG_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:timing_adapter "submodules/LPC_qsys_JTAG_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 62 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 61 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 60 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 72 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="read_master:1.0:S0=0,S1=1,S2=2"
   instancePathKey="LPC_qsys:.:ddr3_read_master"
   kind="read_master"
   version="1.0"
   name="read_master">
  <parameter name="S0" value="0" />
  <parameter name="S1" value="1" />
  <parameter name="S2" value="2" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/read_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="ddr3_read_master" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 22 starting:read_master "submodules/read_master"</message>
   <message level="Info" culprit="ddr3_read_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>read_master</b> "<b>ddr3_read_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="write_master:1.0:S0=0,S1=1,S2=2"
   instancePathKey="LPC_qsys:.:ddr3_write_master"
   kind="write_master"
   version="1.0"
   name="write_master">
  <parameter name="S0" value="0" />
  <parameter name="S1" value="1" />
  <parameter name="S2" value="2" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v"
       type="VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/write_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="ddr3_write_master" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 21 starting:write_master "submodules/write_master"</message>
   <message level="Info" culprit="ddr3_write_master"><![CDATA["<b>LPC_qsys</b>" instantiated <b>write_master</b> "<b>ddr3_write_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {ddr3_read_master_ddr3_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {DDR3_interface_avl_1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_READDATA} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_READ} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_WRITE} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_LOCK} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_read_master_ddr3_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_QOS_H} {70};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_QOS_L} {70};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {ST_DATA_W} {86};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR3_interface_avl_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {ID} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {DDR3_interface_avl_1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DDR3_interface_avl_1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent} {ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {DDR3_interface_avl_1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent} {ID} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {ECC_ENABLE} {0};add_instance {DDR3_interface_avl_1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {18};set_instance_parameter_value {router} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {86};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {104};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {DDR3_interface_avl_1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {DDR3_interface_avl_1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {79};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_read_master_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {DDR3_interface_mp_cmd_reset_n_1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0} {ddr3_read_master_ddr3_avalon_master_agent.av} {avalon};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_read_master_ddr3_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_read_master_ddr3_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_read_master_ddr3_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {ddr3_read_master_ddr3_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/ddr3_read_master_ddr3_avalon_master_agent.rp} {qsys_mm.response};add_connection {DDR3_interface_avl_1_agent.m0} {DDR3_interface_avl_1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DDR3_interface_avl_1_agent.m0/DDR3_interface_avl_1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DDR3_interface_avl_1_agent.m0/DDR3_interface_avl_1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DDR3_interface_avl_1_agent.m0/DDR3_interface_avl_1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {DDR3_interface_avl_1_agent.rf_source} {DDR3_interface_avl_1_agent_rsp_fifo.in} {avalon_streaming};add_connection {DDR3_interface_avl_1_agent_rsp_fifo.out} {DDR3_interface_avl_1_agent.rf_sink} {avalon_streaming};add_connection {DDR3_interface_avl_1_agent.rdata_fifo_src} {DDR3_interface_avl_1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3_read_master_ddr3_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_ddr3_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {DDR3_interface_avl_1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {DDR3_interface_avl_1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/DDR3_interface_avl_1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {DDR3_interface_avl_1_cmd_width_adapter.src} {DDR3_interface_avl_1_agent.cp} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_1_cmd_width_adapter.src/DDR3_interface_avl_1_agent.cp} {qsys_mm.command};add_connection {router_001.src} {DDR3_interface_avl_1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/DDR3_interface_avl_1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {DDR3_interface_avl_1_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_1_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_ddr3_avalon_master_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_1_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_ddr3_avalon_master_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_1_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_1_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_1_cmd_width_adapter.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_1_rsp_width_adapter.clk_reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_ddr3_avalon_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_1_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_ddr3_avalon_master_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_1_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_1_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_1_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_1_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_reset_sink_reset_bridge.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_mp_cmd_reset_n_1_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {DDR3_interface_mp_cmd_reset_n_1_reset_bridge_in_reset} {reset} {slave};set_interface_property {DDR3_interface_mp_cmd_reset_n_1_reset_bridge_in_reset} {EXPORT_OF} {DDR3_interface_mp_cmd_reset_n_1_reset_bridge.in_reset};add_interface {ddr3_read_master_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_read_master_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {ddr3_read_master_reset_sink_reset_bridge.in_reset};add_interface {ddr3_read_master_ddr3_avalon_master} {avalon} {slave};set_interface_property {ddr3_read_master_ddr3_avalon_master} {EXPORT_OF} {ddr3_read_master_ddr3_avalon_master_translator.avalon_anti_master_0};add_interface {DDR3_interface_avl_1} {avalon} {master};set_interface_property {DDR3_interface_avl_1} {EXPORT_OF} {DDR3_interface_avl_1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DDR3_interface.avl_1} {0};set_module_assignment {interconnect_id.ddr3_read_master.ddr3_avalon_master} {0};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=48,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR3_interface_avl_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=67,PKT_ADDR_SIDEBAND_L=67,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=56,PKT_CACHE_H=80,PKT_CACHE_L=77,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=68,PKT_DATA_SIDEBAND_L=68,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_QOS_H=70,PKT_QOS_L=70,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=71,PKT_SRC_ID_L=71,PKT_THREAD_ID_H=73,PKT_THREAD_ID_L=73,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=86,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=89,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=49,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=86,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=90,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=104,TYPE_OF_TRANSACTION=read)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=54,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=61,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=60,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=78,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=103,OUT_PKT_ORI_BURST_SIZE_L=101,OUT_PKT_RESPONSE_STATUS_H=100,OUT_PKT_RESPONSE_STATUS_L=99,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=104,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=79,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=78,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=103,IN_PKT_ORI_BURST_SIZE_L=101,IN_PKT_RESPONSE_STATUS_H=100,IN_PKT_RESPONSE_STATUS_L=99,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=104,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=60,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="LPC_qsys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.0"
   name="LPC_qsys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ddr3_read_master_ddr3_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {DDR3_interface_avl_1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_READDATA} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_READ} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_WRITE} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_LOCK} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DDR3_interface_avl_1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_read_master_ddr3_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_QOS_H} {70};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_QOS_L} {70};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {ST_DATA_W} {86};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR3_interface_avl_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {ID} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_ddr3_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {DDR3_interface_avl_1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DDR3_interface_avl_1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent} {ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {DDR3_interface_avl_1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent} {ID} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent} {ECC_ENABLE} {0};add_instance {DDR3_interface_avl_1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DDR3_interface_avl_1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {18};set_instance_parameter_value {router} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {86};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {104};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {DDR3_interface_avl_1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DDR3_interface_avl_1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {DDR3_interface_avl_1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {79};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DDR3_interface_avl_1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_read_master_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {DDR3_interface_mp_cmd_reset_n_1_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_1_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_1_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_1_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_1_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0} {ddr3_read_master_ddr3_avalon_master_agent.av} {avalon};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_read_master_ddr3_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_read_master_ddr3_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_read_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_read_master_ddr3_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {ddr3_read_master_ddr3_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/ddr3_read_master_ddr3_avalon_master_agent.rp} {qsys_mm.response};add_connection {DDR3_interface_avl_1_agent.m0} {DDR3_interface_avl_1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DDR3_interface_avl_1_agent.m0/DDR3_interface_avl_1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DDR3_interface_avl_1_agent.m0/DDR3_interface_avl_1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DDR3_interface_avl_1_agent.m0/DDR3_interface_avl_1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {DDR3_interface_avl_1_agent.rf_source} {DDR3_interface_avl_1_agent_rsp_fifo.in} {avalon_streaming};add_connection {DDR3_interface_avl_1_agent_rsp_fifo.out} {DDR3_interface_avl_1_agent.rf_sink} {avalon_streaming};add_connection {DDR3_interface_avl_1_agent.rdata_fifo_src} {DDR3_interface_avl_1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3_read_master_ddr3_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_ddr3_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {DDR3_interface_avl_1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {DDR3_interface_avl_1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/DDR3_interface_avl_1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {DDR3_interface_avl_1_cmd_width_adapter.src} {DDR3_interface_avl_1_agent.cp} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_1_cmd_width_adapter.src/DDR3_interface_avl_1_agent.cp} {qsys_mm.command};add_connection {router_001.src} {DDR3_interface_avl_1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/DDR3_interface_avl_1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {DDR3_interface_avl_1_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_1_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_ddr3_avalon_master_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_1_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_ddr3_avalon_master_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_1_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_1_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_1_cmd_width_adapter.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_1_rsp_width_adapter.clk_reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_ddr3_avalon_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_1_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_ddr3_avalon_master_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_1_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_1_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_1_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_1_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_reset_sink_reset_bridge.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_mp_cmd_reset_n_1_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {DDR3_interface_mp_cmd_reset_n_1_reset_bridge_in_reset} {reset} {slave};set_interface_property {DDR3_interface_mp_cmd_reset_n_1_reset_bridge_in_reset} {EXPORT_OF} {DDR3_interface_mp_cmd_reset_n_1_reset_bridge.in_reset};add_interface {ddr3_read_master_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_read_master_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {ddr3_read_master_reset_sink_reset_bridge.in_reset};add_interface {ddr3_read_master_ddr3_avalon_master} {avalon} {slave};set_interface_property {ddr3_read_master_ddr3_avalon_master} {EXPORT_OF} {ddr3_read_master_ddr3_avalon_master_translator.avalon_anti_master_0};add_interface {DDR3_interface_avl_1} {avalon} {master};set_interface_property {DDR3_interface_avl_1} {EXPORT_OF} {DDR3_interface_avl_1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DDR3_interface.avl_1} {0};set_module_assignment {interconnect_id.ddr3_read_master.ddr3_avalon_master} {0};" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 20 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.011s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.054s/0.068s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>17</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_read_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 55 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>DDR3_interface_avl_1_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 54 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>ddr3_read_master_ddr3_avalon_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 53 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>DDR3_interface_avl_1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 51 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 50 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 49 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 48 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 46 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 45 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>DDR3_interface_avl_1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 43 starting:altera_avalon_st_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {ddr3_write_master_ddr3_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READDATA} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READ} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {DDR3_interface_avl_2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_READDATA} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_READ} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_WRITE} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_LOCK} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_write_master_ddr3_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_QOS_H} {70};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_QOS_L} {70};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {ST_DATA_W} {86};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR3_interface_avl_2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {ID} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {DDR3_interface_avl_2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DDR3_interface_avl_2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent} {ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {DDR3_interface_avl_2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent} {ID} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {ECC_ENABLE} {0};add_instance {DDR3_interface_avl_2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {18};set_instance_parameter_value {router} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {86};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {104};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {DDR3_interface_avl_2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {DDR3_interface_avl_2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {79};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_write_master_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {DDR3_interface_mp_cmd_reset_n_2_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_2_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_2_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_2_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_2_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0} {ddr3_write_master_ddr3_avalon_master_agent.av} {avalon};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_write_master_ddr3_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_write_master_ddr3_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_write_master_ddr3_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {ddr3_write_master_ddr3_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/ddr3_write_master_ddr3_avalon_master_agent.rp} {qsys_mm.response};add_connection {DDR3_interface_avl_2_agent.m0} {DDR3_interface_avl_2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DDR3_interface_avl_2_agent.m0/DDR3_interface_avl_2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DDR3_interface_avl_2_agent.m0/DDR3_interface_avl_2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DDR3_interface_avl_2_agent.m0/DDR3_interface_avl_2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {DDR3_interface_avl_2_agent.rf_source} {DDR3_interface_avl_2_agent_rsp_fifo.in} {avalon_streaming};add_connection {DDR3_interface_avl_2_agent_rsp_fifo.out} {DDR3_interface_avl_2_agent.rf_sink} {avalon_streaming};add_connection {DDR3_interface_avl_2_agent.rdata_fifo_src} {DDR3_interface_avl_2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3_write_master_ddr3_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_ddr3_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {DDR3_interface_avl_2_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_2_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {DDR3_interface_avl_2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/DDR3_interface_avl_2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {DDR3_interface_avl_2_cmd_width_adapter.src} {DDR3_interface_avl_2_agent.cp} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_2_cmd_width_adapter.src/DDR3_interface_avl_2_agent.cp} {qsys_mm.command};add_connection {router_001.src} {DDR3_interface_avl_2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/DDR3_interface_avl_2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {DDR3_interface_avl_2_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_2_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_ddr3_avalon_master_translator.reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_2_translator.reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_ddr3_avalon_master_agent.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_2_agent.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_2_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_2_cmd_width_adapter.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_2_rsp_width_adapter.clk_reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_ddr3_avalon_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_2_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_ddr3_avalon_master_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_2_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_2_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_2_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_2_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_reset_sink_reset_bridge.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_mp_cmd_reset_n_2_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {DDR3_interface_mp_cmd_reset_n_2_reset_bridge_in_reset} {reset} {slave};set_interface_property {DDR3_interface_mp_cmd_reset_n_2_reset_bridge_in_reset} {EXPORT_OF} {DDR3_interface_mp_cmd_reset_n_2_reset_bridge.in_reset};add_interface {ddr3_write_master_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_write_master_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {ddr3_write_master_reset_sink_reset_bridge.in_reset};add_interface {ddr3_write_master_ddr3_avalon_master} {avalon} {slave};set_interface_property {ddr3_write_master_ddr3_avalon_master} {EXPORT_OF} {ddr3_write_master_ddr3_avalon_master_translator.avalon_anti_master_0};add_interface {DDR3_interface_avl_2} {avalon} {master};set_interface_property {DDR3_interface_avl_2} {EXPORT_OF} {DDR3_interface_avl_2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DDR3_interface.avl_2} {0};set_module_assignment {interconnect_id.ddr3_write_master.ddr3_avalon_master} {0};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=48,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR3_interface_avl_2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=67,PKT_ADDR_SIDEBAND_L=67,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=56,PKT_CACHE_H=80,PKT_CACHE_L=77,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=68,PKT_DATA_SIDEBAND_L=68,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_QOS_H=70,PKT_QOS_L=70,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=71,PKT_SRC_ID_L=71,PKT_THREAD_ID_H=73,PKT_THREAD_ID_L=73,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=86,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=89,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=105,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=49,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=86,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=90,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=104,TYPE_OF_TRANSACTION=write)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=54,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=61,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=60,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=78,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=103,OUT_PKT_ORI_BURST_SIZE_L=101,OUT_PKT_RESPONSE_STATUS_H=100,OUT_PKT_RESPONSE_STATUS_L=99,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=104,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1)(altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=79,IN_PKT_BURSTWRAP_L=79,IN_PKT_BURST_SIZE_H=82,IN_PKT_BURST_SIZE_L=80,IN_PKT_BURST_TYPE_H=84,IN_PKT_BURST_TYPE_L=83,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=78,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=103,IN_PKT_ORI_BURST_SIZE_L=101,IN_PKT_RESPONSE_STATUS_H=100,IN_PKT_RESPONSE_STATUS_L=99,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=104,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=49,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=64,OUT_PKT_BURST_SIZE_L=62,OUT_PKT_BURST_TYPE_H=66,OUT_PKT_BURST_TYPE_L=65,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=60,OUT_PKT_BYTE_CNT_L=56,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=85,OUT_PKT_ORI_BURST_SIZE_L=83,OUT_PKT_RESPONSE_STATUS_H=82,OUT_PKT_RESPONSE_STATUS_L=81,OUT_PKT_TRANS_COMPRESSED_READ=50,OUT_PKT_TRANS_EXCLUSIVE=55,OUT_ST_DATA_W=86,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="LPC_qsys:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="15.0"
   name="LPC_qsys_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {ddr3_write_master_ddr3_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READDATA} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READ} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {DDR3_interface_avl_2_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_READDATA} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_READ} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_WRITE} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_LOCK} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DDR3_interface_avl_2_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_write_master_ddr3_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_QOS_H} {70};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_QOS_L} {70};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {68};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {68};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {67};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {67};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURST_TYPE_H} {66};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURST_TYPE_L} {65};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_CACHE_H} {80};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_CACHE_L} {77};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_THREAD_ID_H} {73};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_THREAD_ID_L} {73};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURST_SIZE_H} {64};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURST_SIZE_L} {62};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BEGIN_BURST} {69};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_PROTECTION_H} {76};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_PROTECTION_L} {74};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURSTWRAP_H} {61};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BURSTWRAP_L} {61};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BYTE_CNT_H} {60};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BYTE_CNT_L} {56};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ADDR_H} {49};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_POSTED} {51};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_TRANS_READ} {53};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_SRC_ID_H} {71};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_SRC_ID_L} {71};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DEST_ID_H} {72};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {PKT_DEST_ID_L} {72};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {ST_DATA_W} {86};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR3_interface_avl_2_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {ID} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_ddr3_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {DDR3_interface_avl_2_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_PROTECTION_H} {94};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_PROTECTION_L} {92};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_DEST_ID_H} {90};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DDR3_interface_avl_2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent} {ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_2_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_2_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {DDR3_interface_avl_2_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent} {ID} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent} {ECC_ENABLE} {0};add_instance {DDR3_interface_avl_2_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {BITS_PER_SYMBOL} {105};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DDR3_interface_avl_2_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {49};set_instance_parameter_value {router} {PKT_ADDR_L} {18};set_instance_parameter_value {router} {PKT_PROTECTION_H} {76};set_instance_parameter_value {router} {PKT_PROTECTION_L} {74};set_instance_parameter_value {router} {PKT_DEST_ID_H} {72};set_instance_parameter_value {router} {PKT_DEST_ID_L} {72};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {52};set_instance_parameter_value {router} {PKT_TRANS_READ} {53};set_instance_parameter_value {router} {ST_DATA_W} {86};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {94};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {90};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {104};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {86};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {86};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {54};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};add_instance {DDR3_interface_avl_2_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_ADDR_H} {49};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {52};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {61};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {61};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_ST_DATA_W} {86};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DDR3_interface_avl_2_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {DDR3_interface_avl_2_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {79};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {79};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {100};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {99};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {84};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {83};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {101};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {103};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_ST_DATA_W} {104};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_ADDR_H} {49};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {60};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {56};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {50};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {64};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {62};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {82};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {81};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {55};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {66};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {65};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {83};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {85};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_ST_DATA_W} {86};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {DDR3_interface_avl_2_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {ddr3_write_master_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_write_master_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {DDR3_interface_mp_cmd_reset_n_2_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_2_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_2_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_2_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {DDR3_interface_mp_cmd_reset_n_2_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0} {ddr3_write_master_ddr3_avalon_master_agent.av} {avalon};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_write_master_ddr3_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_write_master_ddr3_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_write_master_ddr3_avalon_master_translator.avalon_universal_master_0/ddr3_write_master_ddr3_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {ddr3_write_master_ddr3_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/ddr3_write_master_ddr3_avalon_master_agent.rp} {qsys_mm.response};add_connection {DDR3_interface_avl_2_agent.m0} {DDR3_interface_avl_2_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DDR3_interface_avl_2_agent.m0/DDR3_interface_avl_2_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DDR3_interface_avl_2_agent.m0/DDR3_interface_avl_2_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DDR3_interface_avl_2_agent.m0/DDR3_interface_avl_2_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {DDR3_interface_avl_2_agent.rf_source} {DDR3_interface_avl_2_agent_rsp_fifo.in} {avalon_streaming};add_connection {DDR3_interface_avl_2_agent_rsp_fifo.out} {DDR3_interface_avl_2_agent.rf_sink} {avalon_streaming};add_connection {DDR3_interface_avl_2_agent.rdata_fifo_src} {DDR3_interface_avl_2_agent.rdata_fifo_sink} {avalon_streaming};add_connection {ddr3_write_master_ddr3_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_ddr3_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {DDR3_interface_avl_2_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_2_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {DDR3_interface_avl_2_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/DDR3_interface_avl_2_cmd_width_adapter.sink} {qsys_mm.command};add_connection {DDR3_interface_avl_2_cmd_width_adapter.src} {DDR3_interface_avl_2_agent.cp} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_2_cmd_width_adapter.src/DDR3_interface_avl_2_agent.cp} {qsys_mm.command};add_connection {router_001.src} {DDR3_interface_avl_2_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/DDR3_interface_avl_2_rsp_width_adapter.sink} {qsys_mm.response};add_connection {DDR3_interface_avl_2_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_2_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_ddr3_avalon_master_translator.reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_2_translator.reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_ddr3_avalon_master_agent.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_2_agent.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_2_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_2_cmd_width_adapter.clk_reset} {reset};add_connection {ddr3_write_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_2_rsp_width_adapter.clk_reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_ddr3_avalon_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_2_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_ddr3_avalon_master_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_2_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_2_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_2_cmd_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_2_rsp_width_adapter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_reset_sink_reset_bridge.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_mp_cmd_reset_n_2_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {DDR3_interface_mp_cmd_reset_n_2_reset_bridge_in_reset} {reset} {slave};set_interface_property {DDR3_interface_mp_cmd_reset_n_2_reset_bridge_in_reset} {EXPORT_OF} {DDR3_interface_mp_cmd_reset_n_2_reset_bridge.in_reset};add_interface {ddr3_write_master_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_write_master_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {ddr3_write_master_reset_sink_reset_bridge.in_reset};add_interface {ddr3_write_master_ddr3_avalon_master} {avalon} {slave};set_interface_property {ddr3_write_master_ddr3_avalon_master} {EXPORT_OF} {ddr3_write_master_ddr3_avalon_master_translator.avalon_anti_master_0};add_interface {DDR3_interface_avl_2} {avalon} {master};set_interface_property {DDR3_interface_avl_2} {EXPORT_OF} {DDR3_interface_avl_2_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DDR3_interface.avl_2} {0};set_module_assignment {interconnect_id.ddr3_write_master.ddr3_avalon_master} {0};" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 33 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>16</b> modules, <b>43</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.029s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.045s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>17</b> modules, <b>46</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_read_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 55 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>DDR3_interface_avl_1_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 54 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>ddr3_read_master_ddr3_avalon_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 53 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>DDR3_interface_avl_1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 51 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 37 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 49 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 48 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 46 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 45 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>DDR3_interface_avl_1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 43 starting:altera_avalon_st_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {JTAG_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {ddr3_read_master_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_write_master_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {DDR3_interface_avl_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_READDATA} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_READ} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_WRITE} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_LOCK} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {JTAG_master_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {JTAG_master_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {JTAG_master_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {JTAG_master_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {JTAG_master_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {JTAG_master_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {JTAG_master_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {JTAG_master_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_master_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {JTAG_master_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_master_master_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {JTAG_master_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {JTAG_master_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {JTAG_master_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {JTAG_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_master_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_master_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000020&quot;
   end=&quot;0x00000000008000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR3_interface_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_master_master_agent} {ID} {0};set_instance_parameter_value {JTAG_master_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {JTAG_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_master_master_agent} {USE_WRITERESPONSE} {0};add_instance {ddr3_read_master_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {ST_DATA_W} {106};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {ID} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3_write_master_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {ST_DATA_W} {106};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {ID} {2};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {DDR3_interface_avl_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DDR3_interface_avl_0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {DDR3_interface_avl_0_agent} {ST_DATA_W} {106};set_instance_parameter_value {DDR3_interface_avl_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DDR3_interface_avl_0_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {DDR3_interface_avl_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DDR3_interface_avl_0_agent} {ID} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {ECC_ENABLE} {0};add_instance {DDR3_interface_avl_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 2 1 };set_instance_parameter_value {router} {CHANNEL_ID} {100 010 001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000000 0x8000020 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 0x8000020 0x8000040 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {106};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {JTAG_master_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_DEST_ID_L} {91};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_SRC_ID_H} {90};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {JTAG_master_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {JTAG_master_master_limiter} {MAX_OUTSTANDING_RESPONSES} {48};set_instance_parameter_value {JTAG_master_master_limiter} {PIPELINED} {0};set_instance_parameter_value {JTAG_master_master_limiter} {ST_DATA_W} {106};set_instance_parameter_value {JTAG_master_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {JTAG_master_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {JTAG_master_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {JTAG_master_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {JTAG_master_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {JTAG_master_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {JTAG_master_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_master_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {JTAG_master_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr3_read_master_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {JTAG_master_master_translator.avalon_universal_master_0} {JTAG_master_master_agent.av} {avalon};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {defaultConnection} {false};add_connection {ddr3_read_master_avalon_slave_0_agent.m0} {ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_read_master_avalon_slave_0_agent.m0/ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_read_master_avalon_slave_0_agent.m0/ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_read_master_avalon_slave_0_agent.m0/ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_read_master_avalon_slave_0_agent.rf_source} {ddr3_read_master_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_read_master_avalon_slave_0_agent_rsp_fifo.out} {ddr3_read_master_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {ddr3_read_master_avalon_slave_0_agent.rdata_fifo_src} {ddr3_read_master_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {ddr3_read_master_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ddr3_read_master_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {ddr3_write_master_avalon_slave_0_agent.m0} {ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_write_master_avalon_slave_0_agent.m0/ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_write_master_avalon_slave_0_agent.m0/ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_write_master_avalon_slave_0_agent.m0/ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_write_master_avalon_slave_0_agent.rf_source} {ddr3_write_master_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_write_master_avalon_slave_0_agent_rsp_fifo.out} {ddr3_write_master_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {ddr3_write_master_avalon_slave_0_agent.rdata_fifo_src} {ddr3_write_master_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {ddr3_write_master_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/ddr3_write_master_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {DDR3_interface_avl_0_agent.m0} {DDR3_interface_avl_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DDR3_interface_avl_0_agent.m0/DDR3_interface_avl_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DDR3_interface_avl_0_agent.m0/DDR3_interface_avl_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DDR3_interface_avl_0_agent.m0/DDR3_interface_avl_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {DDR3_interface_avl_0_agent.rf_source} {DDR3_interface_avl_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {DDR3_interface_avl_0_agent_rsp_fifo.out} {DDR3_interface_avl_0_agent.rf_sink} {avalon_streaming};add_connection {DDR3_interface_avl_0_agent.rdata_fifo_src} {DDR3_interface_avl_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {DDR3_interface_avl_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/DDR3_interface_avl_0_agent.cp} {qsys_mm.command};add_connection {JTAG_master_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_agent.cp/router.sink} {qsys_mm.command};add_connection {ddr3_read_master_avalon_slave_0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_avalon_slave_0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {ddr3_write_master_avalon_slave_0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_avalon_slave_0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {DDR3_interface_avl_0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {JTAG_master_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/JTAG_master_master_limiter.cmd_sink} {qsys_mm.command};add_connection {JTAG_master_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {JTAG_master_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/JTAG_master_master_limiter.rsp_sink} {qsys_mm.response};add_connection {JTAG_master_master_limiter.rsp_src} {JTAG_master_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_limiter.rsp_src/JTAG_master_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {JTAG_master_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {JTAG_master_master_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_slave_0_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_slave_0_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_0_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {JTAG_master_master_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_slave_0_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_slave_0_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_0_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_0_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {JTAG_master_master_limiter.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_slave_0_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_slave_0_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_0_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_slave_0_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_slave_0_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_0_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_limiter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_clk_reset_reset_bridge.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_reset_sink_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {ddr3_read_master_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_read_master_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {ddr3_read_master_reset_sink_reset_bridge.in_reset};add_interface {JTAG_master_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_master_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_master_clk_reset_reset_bridge.in_reset};add_interface {JTAG_master_master} {avalon} {slave};set_interface_property {JTAG_master_master} {EXPORT_OF} {JTAG_master_master_translator.avalon_anti_master_0};add_interface {DDR3_interface_avl_0} {avalon} {master};set_interface_property {DDR3_interface_avl_0} {EXPORT_OF} {DDR3_interface_avl_0_translator.avalon_anti_slave_0};add_interface {ddr3_read_master_avalon_slave_0} {avalon} {master};set_interface_property {ddr3_read_master_avalon_slave_0} {EXPORT_OF} {ddr3_read_master_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {ddr3_write_master_avalon_slave_0} {avalon} {master};set_interface_property {ddr3_write_master_avalon_slave_0} {EXPORT_OF} {ddr3_write_master_avalon_slave_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DDR3_interface.avl_0} {0};set_module_assignment {interconnect_id.JTAG_master.master} {0};set_module_assignment {interconnect_id.ddr3_read_master.avalon_slave_0} {1};set_module_assignment {interconnect_id.ddr3_write_master.avalon_slave_0} {2};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=48,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000020&quot;
   end=&quot;0x00000000008000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR3_interface_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=85,PKT_ADDR_SIDEBAND_L=85,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BURST_TYPE_H=84,PKT_BURST_TYPE_L=83,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=86,PKT_DATA_SIDEBAND_L=86,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=88,PKT_QOS_L=88,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=90,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=3,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=90,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=90,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=90,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=3,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=49,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:15.0:CHANNEL_ID=100,010,001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,2,1,END_ADDRESS=0x8000000,0x8000020,0x8000040,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:100:0x0:0x8000000:both:1:0:0:1,2:010:0x8000000:0x8000020:both:1:0:0:1,1:001:0x8000020:0x8000040:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x8000020,ST_CHANNEL_W=3,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=48,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_SRC_ID_H=90,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=106,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=106,VALID_WIDTH=3)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(avalon_streaming:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="LPC_qsys:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {JTAG_master_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {JTAG_master_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {JTAG_master_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_master_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READDATA} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_READ} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITE} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {JTAG_master_master_translator} {USE_LOCK} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_master_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_master_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {JTAG_master_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {JTAG_master_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_master_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {JTAG_master_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {ddr3_read_master_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {ddr3_write_master_avalon_slave_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_READDATA} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_READ} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_WRITE} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_LOCK} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {DDR3_interface_avl_0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_READDATA} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_READ} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_WRITE} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_BEGINBURSTTRANSFER} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_LOCK} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {48};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {DDR3_interface_avl_0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {JTAG_master_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {JTAG_master_master_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {JTAG_master_master_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {JTAG_master_master_agent} {PKT_QOS_H} {88};set_instance_parameter_value {JTAG_master_master_agent} {PKT_QOS_L} {88};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_SIDEBAND_H} {86};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_SIDEBAND_L} {86};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_SIDEBAND_H} {85};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_SIDEBAND_L} {85};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_TYPE_H} {84};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_TYPE_L} {83};set_instance_parameter_value {JTAG_master_master_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {JTAG_master_master_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {JTAG_master_master_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {JTAG_master_master_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {JTAG_master_master_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {JTAG_master_master_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {JTAG_master_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_master_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_master_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_master_master_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {JTAG_master_master_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {JTAG_master_master_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {JTAG_master_master_agent} {ST_DATA_W} {106};set_instance_parameter_value {JTAG_master_master_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {JTAG_master_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {JTAG_master_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {JTAG_master_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {JTAG_master_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_master_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000020&quot;
   end=&quot;0x00000000008000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000008000000&quot;
   end=&quot;0x00000000008000020&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR3_interface_avl_0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {JTAG_master_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {JTAG_master_master_agent} {ID} {0};set_instance_parameter_value {JTAG_master_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {JTAG_master_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {JTAG_master_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {JTAG_master_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {JTAG_master_master_agent} {USE_WRITERESPONSE} {0};add_instance {ddr3_read_master_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {ST_DATA_W} {106};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {ID} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_read_master_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {ddr3_write_master_avalon_slave_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {ST_DATA_W} {106};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {ID} {2};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent} {ECC_ENABLE} {0};add_instance {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {ddr3_write_master_avalon_slave_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {DDR3_interface_avl_0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BURST_SIZE_H} {82};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BURST_SIZE_L} {80};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BEGIN_BURST} {87};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BURSTWRAP_H} {79};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BURSTWRAP_L} {79};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_SRC_ID_H} {90};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_SRC_ID_L} {89};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_DEST_ID_L} {91};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {DDR3_interface_avl_0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {DDR3_interface_avl_0_agent} {ST_DATA_W} {106};set_instance_parameter_value {DDR3_interface_avl_0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {AVS_BURSTCOUNT_W} {5};set_instance_parameter_value {DDR3_interface_avl_0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {DDR3_interface_avl_0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {DDR3_interface_avl_0_agent} {MAX_BYTE_CNT} {16};set_instance_parameter_value {DDR3_interface_avl_0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {DDR3_interface_avl_0_agent} {ID} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent} {ECC_ENABLE} {0};add_instance {DDR3_interface_avl_0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {FIFO_DEPTH} {49};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {DDR3_interface_avl_0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 2 1 };set_instance_parameter_value {router} {CHANNEL_ID} {100 010 001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x8000000 0x8000020 };set_instance_parameter_value {router} {END_ADDRESS} {0x8000000 0x8000020 0x8000040 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {2};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {91};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {106};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {JTAG_master_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_DEST_ID_L} {91};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_SRC_ID_H} {90};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_SRC_ID_L} {89};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTE_CNT_H} {78};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {JTAG_master_master_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {JTAG_master_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {JTAG_master_master_limiter} {MAX_OUTSTANDING_RESPONSES} {48};set_instance_parameter_value {JTAG_master_master_limiter} {PIPELINED} {0};set_instance_parameter_value {JTAG_master_master_limiter} {ST_DATA_W} {106};set_instance_parameter_value {JTAG_master_master_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {JTAG_master_master_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {JTAG_master_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {JTAG_master_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {JTAG_master_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {JTAG_master_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {JTAG_master_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {JTAG_master_master_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {JTAG_master_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {JTAG_master_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {ddr3_read_master_reset_sink_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {ddr3_read_master_reset_sink_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_50M_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_50M_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_50M_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {JTAG_master_master_translator.avalon_universal_master_0} {JTAG_master_master_agent.av} {avalon};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {JTAG_master_master_translator.avalon_universal_master_0/JTAG_master_master_agent.av} {defaultConnection} {false};add_connection {ddr3_read_master_avalon_slave_0_agent.m0} {ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_read_master_avalon_slave_0_agent.m0/ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_read_master_avalon_slave_0_agent.m0/ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_read_master_avalon_slave_0_agent.m0/ddr3_read_master_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_read_master_avalon_slave_0_agent.rf_source} {ddr3_read_master_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_read_master_avalon_slave_0_agent_rsp_fifo.out} {ddr3_read_master_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {ddr3_read_master_avalon_slave_0_agent.rdata_fifo_src} {ddr3_read_master_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {ddr3_read_master_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/ddr3_read_master_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {ddr3_write_master_avalon_slave_0_agent.m0} {ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {ddr3_write_master_avalon_slave_0_agent.m0/ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {ddr3_write_master_avalon_slave_0_agent.m0/ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {ddr3_write_master_avalon_slave_0_agent.m0/ddr3_write_master_avalon_slave_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {ddr3_write_master_avalon_slave_0_agent.rf_source} {ddr3_write_master_avalon_slave_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {ddr3_write_master_avalon_slave_0_agent_rsp_fifo.out} {ddr3_write_master_avalon_slave_0_agent.rf_sink} {avalon_streaming};add_connection {ddr3_write_master_avalon_slave_0_agent.rdata_fifo_src} {ddr3_write_master_avalon_slave_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {ddr3_write_master_avalon_slave_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/ddr3_write_master_avalon_slave_0_agent.cp} {qsys_mm.command};add_connection {DDR3_interface_avl_0_agent.m0} {DDR3_interface_avl_0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {DDR3_interface_avl_0_agent.m0/DDR3_interface_avl_0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {DDR3_interface_avl_0_agent.m0/DDR3_interface_avl_0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {DDR3_interface_avl_0_agent.m0/DDR3_interface_avl_0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {DDR3_interface_avl_0_agent.rf_source} {DDR3_interface_avl_0_agent_rsp_fifo.in} {avalon_streaming};add_connection {DDR3_interface_avl_0_agent_rsp_fifo.out} {DDR3_interface_avl_0_agent.rf_sink} {avalon_streaming};add_connection {DDR3_interface_avl_0_agent.rdata_fifo_src} {DDR3_interface_avl_0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {DDR3_interface_avl_0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/DDR3_interface_avl_0_agent.cp} {qsys_mm.command};add_connection {JTAG_master_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_agent.cp/router.sink} {qsys_mm.command};add_connection {ddr3_read_master_avalon_slave_0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {ddr3_read_master_avalon_slave_0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {ddr3_write_master_avalon_slave_0_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {ddr3_write_master_avalon_slave_0_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {DDR3_interface_avl_0_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {DDR3_interface_avl_0_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {JTAG_master_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/JTAG_master_master_limiter.cmd_sink} {qsys_mm.command};add_connection {JTAG_master_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {JTAG_master_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/JTAG_master_master_limiter.rsp_sink} {qsys_mm.response};add_connection {JTAG_master_master_limiter.rsp_src} {JTAG_master_master_agent.rp} {avalon_streaming};preview_set_connection_tag {JTAG_master_master_limiter.rsp_src/JTAG_master_master_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {JTAG_master_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {JTAG_master_master_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_slave_0_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_slave_0_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_0_translator.reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {JTAG_master_master_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_slave_0_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_read_master_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_slave_0_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {ddr3_write_master_avalon_slave_0_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_0_agent.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {DDR3_interface_avl_0_agent_rsp_fifo.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {JTAG_master_master_limiter.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {ddr3_read_master_reset_sink_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_slave_0_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_slave_0_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_0_translator.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_slave_0_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_slave_0_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_write_master_avalon_slave_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_0_agent.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {DDR3_interface_avl_0_agent_rsp_fifo.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_master_limiter.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {JTAG_master_clk_reset_reset_bridge.clk} {clock};add_connection {clk_50M_clk_clock_bridge.out_clk} {ddr3_read_master_reset_sink_reset_bridge.clk} {clock};add_interface {clk_50M_clk} {clock} {slave};set_interface_property {clk_50M_clk} {EXPORT_OF} {clk_50M_clk_clock_bridge.in_clk};add_interface {ddr3_read_master_reset_sink_reset_bridge_in_reset} {reset} {slave};set_interface_property {ddr3_read_master_reset_sink_reset_bridge_in_reset} {EXPORT_OF} {ddr3_read_master_reset_sink_reset_bridge.in_reset};add_interface {JTAG_master_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {JTAG_master_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {JTAG_master_clk_reset_reset_bridge.in_reset};add_interface {JTAG_master_master} {avalon} {slave};set_interface_property {JTAG_master_master} {EXPORT_OF} {JTAG_master_master_translator.avalon_anti_master_0};add_interface {DDR3_interface_avl_0} {avalon} {master};set_interface_property {DDR3_interface_avl_0} {EXPORT_OF} {DDR3_interface_avl_0_translator.avalon_anti_slave_0};add_interface {ddr3_read_master_avalon_slave_0} {avalon} {master};set_interface_property {ddr3_read_master_avalon_slave_0} {EXPORT_OF} {ddr3_read_master_avalon_slave_0_translator.avalon_anti_slave_0};add_interface {ddr3_write_master_avalon_slave_0} {avalon} {master};set_interface_property {ddr3_write_master_avalon_slave_0} {EXPORT_OF} {ddr3_write_master_avalon_slave_0_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.DDR3_interface.avl_0} {0};set_module_assignment {interconnect_id.JTAG_master.master} {0};set_module_assignment {interconnect_id.ddr3_read_master.avalon_slave_0} {1};set_module_assignment {interconnect_id.ddr3_write_master.avalon_slave_0} {2};" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 46 starting:altera_mm_interconnect "submodules/LPC_qsys_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>84</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.026s/0.028s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.010s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.035s/0.052s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.027s/0.028s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>30</b> modules, <b>93</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/LPC_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/LPC_qsys_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_read_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 55 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>DDR3_interface_avl_1_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 54 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>ddr3_read_master_ddr3_avalon_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 53 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>DDR3_interface_avl_1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 18 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 17 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_master_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_master_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 13 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 12 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 9 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 6 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 43 starting:altera_avalon_st_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="LPC_qsys:.:rst_controller"
   kind="altera_reset_controller"
   version="15.0"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys" as="rst_controller" />
  <instantiator instantiator="LPC_qsys_JTAG_master" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 72 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>LPC_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_pll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=300.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=150.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=300.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=20.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=50010 ps,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=60.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=16670 ps,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=416,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=463 ps,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PERIOD_PS=8000,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="LPC_qsys:.:DDR3_interface:.:pll0"
   kind="altera_mem_if_ddr3_pll"
   version="15.0"
   name="LPC_qsys_DDR3_interface_pll0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="416 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="300.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="32" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="60.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="16670 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="10.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="416" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="20.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="1500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="2400000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001001001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="110.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="50010 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.18" />
  <parameter name="AFI_ODT_WIDTH" value="1" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="15000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="ODT Disabled" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="463 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="MEM_IF_DM_WIDTH" value="2" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2500" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="416" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="2" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="34" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="463" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="16670 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="1000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000010000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2400000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="5000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2500" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="1" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="60.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="2" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="REF_CLK_PERIOD_PS" value="8000" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2400000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="416" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="9.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="50010 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="666.667" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="0" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="2400000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="20.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011001000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="300.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0001000110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="60.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="20.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="AC_ROM_MR2" value="0000000001000" />
  <parameter name="AC_ROM_MR1" value="0000000000000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="60.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="13" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="150" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="150.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.34" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="50010 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="463 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="300.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="3" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="true" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="7" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="20.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="463 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="16670 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_pll/altera_mem_if_ddr3_pll/altera_mem_if_ddr3_pll_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_DDR3_interface" as="pll0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 71 starting:altera_mem_if_ddr3_pll "submodules/LPC_qsys_DDR3_interface_pll0"</message>
   <message level="Info" culprit="pll0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_pll</b> "<b>pll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_hard_phy_core:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=300.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=0,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=0.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=0,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=0,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=0.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=0,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=0,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=0.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=0,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=0,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=0.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=0,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=false,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=0,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=0.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=0,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=0,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=0.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=0,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=0,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=0.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=0,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=0,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=0,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=0.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=0,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=0,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Full,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=125.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=0.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=0.0,REF_CLK_FREQ_PARAM_VALID=false,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=NIOS,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="LPC_qsys:.:DDR3_interface:.:p0"
   kind="altera_mem_if_ddr3_hard_phy_core"
   version="15.0"
   name="LPC_qsys_DDR3_interface_p0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="416 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="300.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="0" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="32" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="60.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="16670 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="0" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="10.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="416" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="20.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="1500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001001001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="CYCLONEV" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="MEM_TRFC_NS" value="110.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="50010 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.18" />
  <parameter name="AFI_ODT_WIDTH" value="1" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="0" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="ODT Disabled" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="MEM_IF_DM_WIDTH" value="2" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="416" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="2" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Full" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="34" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="463" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="0" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000010000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="0" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="1" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="60.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="NIOS" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="2" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="false" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="9.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="50010 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="125.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="666.667" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="0" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="0" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011001000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="300.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0001000110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="20.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000000001000" />
  <parameter name="AC_ROM_MR1" value="0000000000000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="60.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="13" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="150" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="PLL_CLK_PARAM_VALID" value="false" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="150.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.34" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="463 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="300.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="3" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="8" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="true" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="7" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="20.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="463 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="16670 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_clock_pair_generator.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_ldc.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_generic_ddio.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset_sync.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_phy_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_iss_probe.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.ppf"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_report_timing.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_report_timing_core.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_pin_map.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_pin_assignments.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_parameters.tcl"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/alt_mem_if_phys/alt_mem_if_ddr3_hard_phy_core/altera_mem_if_ddr3_hard_phy_core_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_DDR3_interface" as="p0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 70 starting:altera_mem_if_ddr3_hard_phy_core "submodules/LPC_qsys_DDR3_interface_p0"</message>
   <message level="Info" culprit="p0">Generating clock pair generator</message>
   <message level="Info" culprit="p0">Generating LPC_qsys_DDR3_interface_p0_altdqdqs</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">Remember to run the LPC_qsys_DDR3_interface_p0_pin_assignments.tcl</message>
   <message level="Info" culprit="p0">script after running Synthesis and before Fitting.</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0">*****************************</message>
   <message level="Info" culprit="p0"></message>
   <message level="Info" culprit="p0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_hard_phy_core</b> "<b>p0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_qseq:15.0:ABSTRACT_REAL_COMPARE_TEST=false,ACV_PHY_CLK_ADD_FR_PHASE=0.0,ACV_PHY_CLK_ADD_FR_PHASE_CACHE=0.0,AC_PACKAGE_DESKEW=false,AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,AC_ROM_USER_ADD_0=0_0000_0000_0000,AC_ROM_USER_ADD_1=0_0000_0000_1000,ADDR_CMD_DDR=0,ADDR_RATE_RATIO=1,ADD_EFFICIENCY_MONITOR=false,ADD_EXTERNAL_SEQ_DEBUG_NIOS=false,ADVANCED_CK_PHASES=false,ADVERTIZE_SEQUENCER_SW_BUILD_FILES=false,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DEBUG_INFO_WIDTH=32,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_MAX_READ_LATENCY_COUNT_WIDTH=6,AFI_MAX_WRITE_LATENCY_COUNT_WIDTH=6,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AVL_ADDR_WIDTH=13,AVL_DATA_WIDTH=32,C2P_WRITE_CLOCK_ADD_PHASE=0.0,C2P_WRITE_CLOCK_ADD_PHASE_CACHE=0.0,CALIBRATION_MODE=Skip,CALIB_LFIFO_OFFSET=8,CALIB_REG_WIDTH=8,CALIB_VFIFO_OFFSET=6,CFG_TCCD=1,CFG_TCCD_NS=2.5,COMMAND_PHASE=0.0,COMMAND_PHASE_CACHE=0.0,CORE_DEBUG_CONNECTION=EXPORT,CORE_PERIPHERY_DUAL_CLOCK=false,CSR_ADDR_WIDTH=8,CSR_BE_WIDTH=4,CSR_DATA_WIDTH=32,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CUT_NEW_FAMILY_TIMING=true,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DELAYED_CLOCK_PHASE_SETTING=2,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DELAY_PER_DCHAIN_TAP=25,DELAY_PER_DQS_EN_DCHAIN_TAP=25,DELAY_PER_OPA_TAP=416,DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DLL_DELAY_CTRL_WIDTH=7,DLL_MASTER=true,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,DQS_DELAY_CHAIN_PHASE_SETTING=0,DQS_DQSN_MODE=DIFFERENTIAL,DQS_EN_DELAY_MAX=31,DQS_IN_DELAY_MAX=31,DQS_PHASE_SHIFT=0,DQ_DDR=1,DQ_INPUT_REG_USE_CLKN=false,DUAL_WRITE_CLOCK=false,DUPLICATE_AC=false,DUPLICATE_PLL_FOR_PHY_CLK=true,EARLY_ADDR_CMD_CLK_TRANSFER=true,ED_EXPORT_SEQ_DEBUG=false,ENABLE_CSR_SOFT_RESET_REQ=true,ENABLE_DELAY_CHAIN_WRITE=false,ENABLE_EMIT_BFM_MASTER=false,ENABLE_EMIT_JTAG_MASTER=true,ENABLE_EXPORT_SEQ_DEBUG_BRIDGE=false,ENABLE_EXTRA_REPORTING=false,ENABLE_ISS_PROBES=false,ENABLE_LARGE_RW_MGR_DI_BUFFER=false,ENABLE_LDC_MEM_CK_ADJUSTMENT=false,ENABLE_MAX_SIZE_SEQ_MEM=false,ENABLE_NIOS_JTAG_UART=false,ENABLE_NIOS_OCI=false,ENABLE_NIOS_PRINTF_OUTPUT=false,ENABLE_NON_DESTRUCTIVE_CALIB=false,ENABLE_NON_DES_CAL=false,ENABLE_NON_DES_CAL_TEST=false,ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT=false,EXPORT_AFI_HALF_CLK=false,EXPORT_CSR_PORT=false,EXTRA_SETTINGS=,EXTRA_VFIFO_SHIFT=0,FAST_SIM_CALIBRATION=false,FLY_BY=true,FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,FORCED_NUM_WRITE_FR_CYCLE_SHIFTS=0,FORCE_DQS_TRACKING=AUTO,FORCE_MAX_LATENCY_COUNT_WIDTH=0,FORCE_SEQUENCER_TCL_DEBUG_MODE=false,FORCE_SHADOW_REGS=AUTO,FORCE_SYNTHESIS_LANGUAGE=,GENERIC_PLL=true,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HCX_COMPAT_MODE_CACHE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INCLUDE_BOARD_DELAY_MODEL=false,INCLUDE_MULTIRANK_BOARD_DELAY_MODEL=false,IO_DM_OUT_RESERVE=0,IO_DQDQS_OUT_PHASE_MAX=0,IO_DQS_EN_DELAY_OFFSET=0,IO_DQS_EN_PHASE_MAX=7,IO_DQS_IN_RESERVE=4,IO_DQS_OUT_RESERVE=4,IO_DQ_OUT_RESERVE=0,IO_IN_DELAY_MAX=31,IO_OUT1_DELAY_MAX=31,IO_OUT2_DELAY_MAX=0,IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS=false,IO_STANDARD=SSTL-15,IS_ES_DEVICE=false,IS_ES_DEVICE_CACHE=false,LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT=true,LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE=0,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,MAKE_INTERNAL_NIOS_VISIBLE=false,MARGIN_VARIATION_TEST=false,MAX10_RTL_SEQ=false,MAX_LATENCY_COUNT_WIDTH=5,MAX_WRITE_LATENCY_COUNT_WIDTH=4,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_LDC_ADJUSTMENT_THRESHOLD=0,MEM_CK_PHASE=0.0,MEM_CK_PHASE_CACHE=0.0,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_CACHE=0.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_NS=3.333,MEM_CLK_PS=3333.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DEVICE=MISSING_MODEL,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_T_RL=7,MEM_T_WL=6,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_VOLTAGE=1.5V DDR3,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,NEGATIVE_WRITE_CK_PHASE=true,NEXTGEN=true,NIOS_HEX_FILE_LOCATION=../,NIOS_ROM_ADDRESS_WIDTH=13,NIOS_ROM_DATA_WIDTH=32,NON_LDC_ADDR_CMD_MEM_CK_INVERT=false,NUM_AC_FR_CYCLE_SHIFTS=0,NUM_DLL_SHARING_INTERFACES=1,NUM_EXTRA_REPORT_PATH=10,NUM_OCT_SHARING_INTERFACES=1,NUM_PLL_SHARING_INTERFACES=1,NUM_SUBGROUP_PER_READ_DQS=1,NUM_WRITE_FR_CYCLE_SHIFTS=0,NUM_WRITE_PATH_FLOP_STAGES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,P2C_READ_CLOCK_ADD_PHASE=0.0,P2C_READ_CLOCK_ADD_PHASE_CACHE=0.0,PACKAGE_DESKEW=false,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE=Unknown,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PERFORM_READ_AFTER_WRITE_CALIBRATION=true,PHY_CLKBUF=false,PHY_CSR_CONNECTION=INTERNAL_JTAG,PHY_CSR_ENABLED=false,PHY_ONLY=false,PHY_VERSION_NUMBER=150,PINGPONGPHY_EN=false,PLL_ADDR_CMD_CLK_DIV=1000000,PLL_ADDR_CMD_CLK_DIV_CACHE=1000000,PLL_ADDR_CMD_CLK_DIV_PARAM=1000000,PLL_ADDR_CMD_CLK_FREQ=300.0,PLL_ADDR_CMD_CLK_FREQ_CACHE=300.0,PLL_ADDR_CMD_CLK_FREQ_PARAM=300.0,PLL_ADDR_CMD_CLK_FREQ_SIM_STR=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_ADDR_CMD_CLK_FREQ_STR=300.0 MHz,PLL_ADDR_CMD_CLK_MULT=2400000,PLL_ADDR_CMD_CLK_MULT_CACHE=2400000,PLL_ADDR_CMD_CLK_MULT_PARAM=2400000,PLL_ADDR_CMD_CLK_PHASE_DEG=270.0,PLL_ADDR_CMD_CLK_PHASE_DEG_SIM=270.0,PLL_ADDR_CMD_CLK_PHASE_PS=2500,PLL_ADDR_CMD_CLK_PHASE_PS_CACHE=2500,PLL_ADDR_CMD_CLK_PHASE_PS_PARAM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM=2500,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_ADDR_CMD_CLK_PHASE_PS_STR=2500 ps,PLL_AFI_CLK_DIV=1000000,PLL_AFI_CLK_DIV_CACHE=1000000,PLL_AFI_CLK_DIV_PARAM=1000000,PLL_AFI_CLK_FREQ=300.0,PLL_AFI_CLK_FREQ_CACHE=300.0,PLL_AFI_CLK_FREQ_PARAM=300.0,PLL_AFI_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_CLK_FREQ_STR=300.0 MHz,PLL_AFI_CLK_MULT=2400000,PLL_AFI_CLK_MULT_CACHE=2400000,PLL_AFI_CLK_MULT_PARAM=2400000,PLL_AFI_CLK_PHASE_DEG=0.0,PLL_AFI_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_CLK_PHASE_PS=0,PLL_AFI_CLK_PHASE_PS_CACHE=0,PLL_AFI_CLK_PHASE_PS_PARAM=0,PLL_AFI_CLK_PHASE_PS_SIM=0,PLL_AFI_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_CLK_PHASE_PS_STR=0 ps,PLL_AFI_HALF_CLK_DIV=2000000,PLL_AFI_HALF_CLK_DIV_CACHE=2000000,PLL_AFI_HALF_CLK_DIV_PARAM=2000000,PLL_AFI_HALF_CLK_FREQ=150.0,PLL_AFI_HALF_CLK_FREQ_CACHE=150.0,PLL_AFI_HALF_CLK_FREQ_PARAM=150.0,PLL_AFI_HALF_CLK_FREQ_SIM_STR=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE=6668 ps,PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM=6668 ps,PLL_AFI_HALF_CLK_FREQ_STR=150.0 MHz,PLL_AFI_HALF_CLK_MULT=2400000,PLL_AFI_HALF_CLK_MULT_CACHE=2400000,PLL_AFI_HALF_CLK_MULT_PARAM=2400000,PLL_AFI_HALF_CLK_PHASE_DEG=0.0,PLL_AFI_HALF_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_HALF_CLK_PHASE_PS=0,PLL_AFI_HALF_CLK_PHASE_PS_CACHE=0,PLL_AFI_HALF_CLK_PHASE_PS_PARAM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM=0,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_HALF_CLK_PHASE_PS_STR=0 ps,PLL_AFI_PHY_CLK_DIV=1000000,PLL_AFI_PHY_CLK_DIV_CACHE=1000000,PLL_AFI_PHY_CLK_DIV_PARAM=1000000,PLL_AFI_PHY_CLK_FREQ=300.0,PLL_AFI_PHY_CLK_FREQ_CACHE=300.0,PLL_AFI_PHY_CLK_FREQ_PARAM=300.0,PLL_AFI_PHY_CLK_FREQ_SIM_STR=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_AFI_PHY_CLK_FREQ_STR=300.0 MHz,PLL_AFI_PHY_CLK_MULT=2400000,PLL_AFI_PHY_CLK_MULT_CACHE=2400000,PLL_AFI_PHY_CLK_MULT_PARAM=2400000,PLL_AFI_PHY_CLK_PHASE_DEG=0.0,PLL_AFI_PHY_CLK_PHASE_DEG_SIM=0.0,PLL_AFI_PHY_CLK_PHASE_PS=0,PLL_AFI_PHY_CLK_PHASE_PS_CACHE=0,PLL_AFI_PHY_CLK_PHASE_PS_PARAM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM=0,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_AFI_PHY_CLK_PHASE_PS_STR=0 ps,PLL_C2P_WRITE_CLK_DIV=0,PLL_C2P_WRITE_CLK_DIV_CACHE=0,PLL_C2P_WRITE_CLK_DIV_PARAM=0,PLL_C2P_WRITE_CLK_FREQ=0.0,PLL_C2P_WRITE_CLK_FREQ_CACHE=0.0,PLL_C2P_WRITE_CLK_FREQ_PARAM=0.0,PLL_C2P_WRITE_CLK_FREQ_SIM_STR=0 ps,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_FREQ_STR=,PLL_C2P_WRITE_CLK_MULT=0,PLL_C2P_WRITE_CLK_MULT_CACHE=0,PLL_C2P_WRITE_CLK_MULT_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_DEG=0.0,PLL_C2P_WRITE_CLK_PHASE_DEG_SIM=0.0,PLL_C2P_WRITE_CLK_PHASE_PS=0,PLL_C2P_WRITE_CLK_PHASE_PS_CACHE=0,PLL_C2P_WRITE_CLK_PHASE_PS_PARAM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM=0,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_C2P_WRITE_CLK_PHASE_PS_STR=,PLL_CLK_CACHE_VALID=true,PLL_CLK_PARAM_VALID=true,PLL_CONFIG_CLK_DIV=15000000,PLL_CONFIG_CLK_DIV_CACHE=15000000,PLL_CONFIG_CLK_DIV_PARAM=15000000,PLL_CONFIG_CLK_FREQ=20.0,PLL_CONFIG_CLK_FREQ_CACHE=20.0,PLL_CONFIG_CLK_FREQ_PARAM=20.0,PLL_CONFIG_CLK_FREQ_SIM_STR=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE=50010 ps,PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM=50010 ps,PLL_CONFIG_CLK_FREQ_STR=20.0 MHz,PLL_CONFIG_CLK_MULT=2400000,PLL_CONFIG_CLK_MULT_CACHE=2400000,PLL_CONFIG_CLK_MULT_PARAM=2400000,PLL_CONFIG_CLK_PHASE_DEG=0.0,PLL_CONFIG_CLK_PHASE_DEG_SIM=0.0,PLL_CONFIG_CLK_PHASE_PS=0,PLL_CONFIG_CLK_PHASE_PS_CACHE=0,PLL_CONFIG_CLK_PHASE_PS_PARAM=0,PLL_CONFIG_CLK_PHASE_PS_SIM=0,PLL_CONFIG_CLK_PHASE_PS_SIM_STR=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_CONFIG_CLK_PHASE_PS_STR=0 ps,PLL_DR_CLK_DIV=0,PLL_DR_CLK_DIV_CACHE=0,PLL_DR_CLK_DIV_PARAM=0,PLL_DR_CLK_FREQ=0.0,PLL_DR_CLK_FREQ_CACHE=0.0,PLL_DR_CLK_FREQ_PARAM=0.0,PLL_DR_CLK_FREQ_SIM_STR=0 ps,PLL_DR_CLK_FREQ_SIM_STR_CACHE=,PLL_DR_CLK_FREQ_SIM_STR_PARAM=,PLL_DR_CLK_FREQ_STR=,PLL_DR_CLK_MULT=0,PLL_DR_CLK_MULT_CACHE=0,PLL_DR_CLK_MULT_PARAM=0,PLL_DR_CLK_PHASE_DEG=0.0,PLL_DR_CLK_PHASE_DEG_SIM=0.0,PLL_DR_CLK_PHASE_PS=0,PLL_DR_CLK_PHASE_PS_CACHE=0,PLL_DR_CLK_PHASE_PS_PARAM=0,PLL_DR_CLK_PHASE_PS_SIM=0,PLL_DR_CLK_PHASE_PS_SIM_STR=,PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_DR_CLK_PHASE_PS_STR=,PLL_HR_CLK_DIV=0,PLL_HR_CLK_DIV_CACHE=0,PLL_HR_CLK_DIV_PARAM=0,PLL_HR_CLK_FREQ=0.0,PLL_HR_CLK_FREQ_CACHE=0.0,PLL_HR_CLK_FREQ_PARAM=0.0,PLL_HR_CLK_FREQ_SIM_STR=0 ps,PLL_HR_CLK_FREQ_SIM_STR_CACHE=,PLL_HR_CLK_FREQ_SIM_STR_PARAM=,PLL_HR_CLK_FREQ_STR=,PLL_HR_CLK_MULT=0,PLL_HR_CLK_MULT_CACHE=0,PLL_HR_CLK_MULT_PARAM=0,PLL_HR_CLK_PHASE_DEG=0.0,PLL_HR_CLK_PHASE_DEG_SIM=0.0,PLL_HR_CLK_PHASE_PS=0,PLL_HR_CLK_PHASE_PS_CACHE=0,PLL_HR_CLK_PHASE_PS_PARAM=0,PLL_HR_CLK_PHASE_PS_SIM=0,PLL_HR_CLK_PHASE_PS_SIM_STR=,PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_HR_CLK_PHASE_PS_STR=,PLL_LOCATION=Top_Bottom,PLL_MASTER=true,PLL_MEM_CLK_DIV=1000000,PLL_MEM_CLK_DIV_CACHE=1000000,PLL_MEM_CLK_DIV_PARAM=1000000,PLL_MEM_CLK_FREQ=300.0,PLL_MEM_CLK_FREQ_CACHE=300.0,PLL_MEM_CLK_FREQ_PARAM=300.0,PLL_MEM_CLK_FREQ_SIM_STR=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_MEM_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_MEM_CLK_FREQ_STR=300.0 MHz,PLL_MEM_CLK_MULT=2400000,PLL_MEM_CLK_MULT_CACHE=2400000,PLL_MEM_CLK_MULT_PARAM=2400000,PLL_MEM_CLK_PHASE_DEG=0.0,PLL_MEM_CLK_PHASE_DEG_SIM=0.0,PLL_MEM_CLK_PHASE_PS=0,PLL_MEM_CLK_PHASE_PS_CACHE=0,PLL_MEM_CLK_PHASE_PS_PARAM=0,PLL_MEM_CLK_PHASE_PS_SIM=0,PLL_MEM_CLK_PHASE_PS_SIM_STR=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE=0 ps,PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM=0 ps,PLL_MEM_CLK_PHASE_PS_STR=0 ps,PLL_NIOS_CLK_DIV=5000000,PLL_NIOS_CLK_DIV_CACHE=5000000,PLL_NIOS_CLK_DIV_PARAM=5000000,PLL_NIOS_CLK_FREQ=60.0,PLL_NIOS_CLK_FREQ_CACHE=60.0,PLL_NIOS_CLK_FREQ_PARAM=60.0,PLL_NIOS_CLK_FREQ_SIM_STR=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_CACHE=16670 ps,PLL_NIOS_CLK_FREQ_SIM_STR_PARAM=16670 ps,PLL_NIOS_CLK_FREQ_STR=60.0 MHz,PLL_NIOS_CLK_MULT=2400000,PLL_NIOS_CLK_MULT_CACHE=2400000,PLL_NIOS_CLK_MULT_PARAM=2400000,PLL_NIOS_CLK_PHASE_DEG=9.0,PLL_NIOS_CLK_PHASE_DEG_SIM=10.0,PLL_NIOS_CLK_PHASE_PS=416,PLL_NIOS_CLK_PHASE_PS_CACHE=416,PLL_NIOS_CLK_PHASE_PS_PARAM=416,PLL_NIOS_CLK_PHASE_PS_SIM=463,PLL_NIOS_CLK_PHASE_PS_SIM_STR=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE=463 ps,PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM=463 ps,PLL_NIOS_CLK_PHASE_PS_STR=416 ps,PLL_P2C_READ_CLK_DIV=0,PLL_P2C_READ_CLK_DIV_CACHE=0,PLL_P2C_READ_CLK_DIV_PARAM=0,PLL_P2C_READ_CLK_FREQ=0.0,PLL_P2C_READ_CLK_FREQ_CACHE=0.0,PLL_P2C_READ_CLK_FREQ_PARAM=0.0,PLL_P2C_READ_CLK_FREQ_SIM_STR=0 ps,PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE=,PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM=,PLL_P2C_READ_CLK_FREQ_STR=,PLL_P2C_READ_CLK_MULT=0,PLL_P2C_READ_CLK_MULT_CACHE=0,PLL_P2C_READ_CLK_MULT_PARAM=0,PLL_P2C_READ_CLK_PHASE_DEG=0.0,PLL_P2C_READ_CLK_PHASE_DEG_SIM=0.0,PLL_P2C_READ_CLK_PHASE_PS=0,PLL_P2C_READ_CLK_PHASE_PS_CACHE=0,PLL_P2C_READ_CLK_PHASE_PS_PARAM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM=0,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE=,PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM=,PLL_P2C_READ_CLK_PHASE_PS_STR=,PLL_PHASE_COUNTER_WIDTH=4,PLL_SHARING_MODE=None,PLL_WRITE_CLK_DIV=1000000,PLL_WRITE_CLK_DIV_CACHE=1000000,PLL_WRITE_CLK_DIV_PARAM=1000000,PLL_WRITE_CLK_FREQ=300.0,PLL_WRITE_CLK_FREQ_CACHE=300.0,PLL_WRITE_CLK_FREQ_PARAM=300.0,PLL_WRITE_CLK_FREQ_SIM_STR=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_CACHE=3334 ps,PLL_WRITE_CLK_FREQ_SIM_STR_PARAM=3334 ps,PLL_WRITE_CLK_FREQ_STR=300.0 MHz,PLL_WRITE_CLK_MULT=2400000,PLL_WRITE_CLK_MULT_CACHE=2400000,PLL_WRITE_CLK_MULT_PARAM=2400000,PLL_WRITE_CLK_PHASE_DEG=270.0,PLL_WRITE_CLK_PHASE_DEG_SIM=270.0,PLL_WRITE_CLK_PHASE_PS=2500,PLL_WRITE_CLK_PHASE_PS_CACHE=2500,PLL_WRITE_CLK_PHASE_PS_PARAM=2500,PLL_WRITE_CLK_PHASE_PS_SIM=2500,PLL_WRITE_CLK_PHASE_PS_SIM_STR=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE=2500 ps,PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM=2500 ps,PLL_WRITE_CLK_PHASE_PS_STR=2500 ps,PRE_V_SERIES_FAMILY=false,QVLD_EXTRA_FLOP_STAGES=1,QVLD_WR_ADDRESS_OFFSET=5,RATE=Full,RATE_CACHE=Unknown,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,READ_DQ_DQS_CLOCK_SOURCE=INVERTED_DQS_BUS,READ_FIFO_HALF_RATE=false,READ_FIFO_SIZE=8,READ_VALID_FIFO_SIZE=16,REFRESH_BURST_VALIDATION=false,REFRESH_INTERVAL=15000,REF_CLK_FREQ=125.0,REF_CLK_FREQ_CACHE=0.0,REF_CLK_FREQ_CACHE_VALID=true,REF_CLK_FREQ_MAX_CACHE=500.0,REF_CLK_FREQ_MAX_PARAM=500.0,REF_CLK_FREQ_MIN_CACHE=10.0,REF_CLK_FREQ_MIN_PARAM=10.0,REF_CLK_FREQ_PARAM_VALID=true,REF_CLK_FREQ_STR=125.0 MHz,REF_CLK_NS=8.0,REF_CLK_PS=8000.0,REGISTER_C2P=false,SCC_DATA_WIDTH=1,SEQUENCER_TYPE=NIOS,SEQUENCER_TYPE_CACHE=Unknown,SEQ_BURST_COUNT_WIDTH=2,SEQ_MODE=0,SKIP_MEM_INIT=true,SPEED_GRADE=8,SPEED_GRADE_CACHE=,SYS_INFO_DEVICE_FAMILY=Cyclone V,TB_MEM_CLK_FREQ=300.0,TB_MEM_IF_DQ_WIDTH=16,TB_MEM_IF_READ_DQS_WIDTH=2,TB_PLL_DLL_MASTER=true,TB_RATE=FULL,TIMING_BOARD_AC_EYE_REDUCTION_H=0.0,TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU=0.0,TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED=0.0,TIMING_BOARD_AC_SKEW=0.02,TIMING_BOARD_AC_SLEW_RATE=1.0,TIMING_BOARD_AC_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_AC_TO_CK_SKEW=0.0,TIMING_BOARD_CK_CKN_SLEW_RATE=2.0,TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME=0.0,TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED=0.0,TIMING_BOARD_DERATE_METHOD=AUTO,TIMING_BOARD_DQS_DQSN_SLEW_RATE=2.0,TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED=2.0,TIMING_BOARD_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_DQ_SLEW_RATE=1.0,TIMING_BOARD_DQ_SLEW_RATE_APPLIED=1.0,TIMING_BOARD_DQ_TO_DQS_SKEW=0.0,TIMING_BOARD_ISI_METHOD=AUTO,TIMING_BOARD_MAX_CK_DELAY=0.6,TIMING_BOARD_MAX_DQS_DELAY=0.6,TIMING_BOARD_READ_DQ_EYE_REDUCTION=0.0,TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DIMMS=0.05,TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED=0.0,TIMING_BOARD_SKEW_BETWEEN_DQS=0.02,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED=0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN=-0.01,TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED=-0.01,TIMING_BOARD_SKEW_WITHIN_DQS=0.02,TIMING_BOARD_TDH=0.0,TIMING_BOARD_TDH_APPLIED=0.165,TIMING_BOARD_TDS=0.0,TIMING_BOARD_TDS_APPLIED=0.18,TIMING_BOARD_TIH=0.0,TIMING_BOARD_TIH_APPLIED=0.24,TIMING_BOARD_TIS=0.0,TIMING_BOARD_TIS_APPLIED=0.34,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRACKING_ERROR_TEST=false,TRACKING_WATCH_TEST=false,TREFI=35100,TRFC=350,TRK_PARALLEL_SCC_LOAD=false,USER_DEBUG_LEVEL=1,USE_2X_FF=false,USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE=false,USE_DQS_TRACKING=false,USE_DR_CLK=false,USE_FAKE_PHY=false,USE_FAKE_PHY_INTERNAL=false,USE_HARD_READ_FIFO=false,USE_HPS_DQS_TRACKING=false,USE_LDC_AS_LOW_SKEW_CLOCK=false,USE_LDC_FOR_ADDR_CMD=false,USE_MEM_CLK_FREQ=false,USE_MEM_CLK_FREQ_CACHE=false,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SEQUENCER_BFM=false,USE_SHADOW_REGS=false,USE_USER_RDIMM_VALUE=false,VCALIB_COUNT_WIDTH=2,VFIFO_AS_SHIFT_REG=true"
   instancePathKey="LPC_qsys:.:DDR3_interface:.:s0"
   kind="altera_mem_if_ddr3_qseq"
   version="15.0"
   name="LPC_qsys_DDR3_interface_s0">
  <parameter name="MAKE_INTERNAL_NIOS_VISIBLE" value="false" />
  <parameter name="IO_SHIFT_DQS_EN_WHEN_SHIFT_DQS" value="false" />
  <parameter name="TIMING_BOARD_DERATE_METHOD" value="AUTO" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="MAX_LATENCY_COUNT_WIDTH" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="PLL_AFI_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_STR" value="416 ps" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="PLL_AFI_HALF_CLK_DIV" value="2000000" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ" value="300.0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="ENABLE_LARGE_RW_MGR_DI_BUFFER" value="false" />
  <parameter name="MEM_CLK_MAX_NS" value="1.5" />
  <parameter name="REF_CLK_FREQ_MAX_PARAM" value="500.0" />
  <parameter name="PLL_AFI_CLK_DIV_PARAM" value="1000000" />
  <parameter name="CALIB_REG_WIDTH" value="8" />
  <parameter name="PLL_HR_CLK_FREQ" value="0.0" />
  <parameter name="AFI_DQ_WIDTH" value="32" />
  <parameter name="READ_DQ_DQS_CLOCK_SOURCE" value="INVERTED_DQS_BUS" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS" value="0" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="CALIB_LFIFO_OFFSET" value="8" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="IO_DQS_OUT_RESERVE" value="4" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="ENABLE_EMIT_BFM_MASTER" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_NIOS_CLK_FREQ_STR" value="60.0 MHz" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="ENABLE_EXTRA_REPORTING" value="false" />
  <parameter name="IO_DQ_OUT_RESERVE" value="0" />
  <parameter name="IO_DM_OUT_RESERVE" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_FAKE_PHY_INTERNAL" value="false" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="DELAY_PER_OPA_TAP" value="416" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="TREFI" value="35100" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_CACHE" value="2000000" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="DQS_DELAY_CHAIN_PHASE_SETTING" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DQS" value="0.02" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_CACHE" value="16670 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="PLL_AFI_CLK_MULT_CACHE" value="2400000" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="PLL_DR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_DIV_PARAM" value="2000000" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE" value="2.0" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="PLL_HR_CLK_FREQ_STR" value="" />
  <parameter name="ENABLE_MAX_SIZE_SEQ_MEM" value="false" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="COMMAND_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_HR_CLK_DIV" value="0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="REF_CLK_FREQ_MIN_CACHE" value="10.0" />
  <parameter name="PLL_DR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG_SIM" value="10.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_VOLTAGE" value="1.5V DDR3" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS" value="416" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="ENABLE_LDC_MEM_CK_ADJUSTMENT" value="false" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="IO_DQS_EN_DELAY_OFFSET" value="0" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="MEM_DEVICE" value="MISSING_MODEL" />
  <parameter name="IO_DQS_EN_PHASE_MAX" value="7" />
  <parameter name="USER_DEBUG_LEVEL" value="1" />
  <parameter name="RDIMM" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_CONFIG_CLK_FREQ" value="20.0" />
  <parameter name="PLL_PHASE_COUNTER_WIDTH" value="4" />
  <parameter name="TIMING_BOARD_AC_TO_CK_SKEW" value="0.0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="MEM_CK_LDC_ADJUSTMENT_THRESHOLD" value="0" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="ENABLE_DELAY_CHAIN_WRITE" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="ADD_EXTERNAL_SEQ_DEBUG_NIOS" value="false" />
  <parameter name="PLL_NIOS_CLK_MULT" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_DIV" value="0" />
  <parameter name="DQS_DQSN_MODE" value="DIFFERENTIAL" />
  <parameter name="MEM_CLK_NS" value="3.333" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG" value="0.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_AFI_CLK_MULT" value="2400000" />
  <parameter name="SKIP_MEM_INIT" value="true" />
  <parameter name="PLL_DR_CLK_DIV_PARAM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_MAX_WRITE_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_WRITE_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="RATE" value="Full" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG_SIM" value="270.0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_PARAM" value="6668 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="NUM_WRITE_PATH_FLOP_STAGES" value="1" />
  <parameter name="FORCE_SYNTHESIS_LANGUAGE" value="" />
  <parameter name="DELAY_PER_DQS_EN_DCHAIN_TAP" value="25" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="PLL_DR_CLK_DIV" value="0" />
  <parameter name="USE_SEQUENCER_BFM" value="false" />
  <parameter name="DELAY_PER_DCHAIN_TAP" value="25" />
  <parameter name="MEM_CLK_MAX_PS" value="1500.0" />
  <parameter name="CSR_ADDR_WIDTH" value="8" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_PARAM" value="2400000" />
  <parameter name="HCX_COMPAT_MODE_CACHE" value="false" />
  <parameter name="PLL_P2C_READ_CLK_MULT_PARAM" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="EXPORT_AFI_HALF_CLK" value="false" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE" value="1.0" />
  <parameter name="PLL_AFI_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="IO_DQDQS_OUT_PHASE_MAX" value="0" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="PLL_AFI_PHY_CLK_MULT_CACHE" value="2400000" />
  <parameter name="READ_VALID_FIFO_SIZE" value="16" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="REFRESH_INTERVAL" value="15000" />
  <parameter name="DLL_MASTER" value="true" />
  <parameter name="PLL_WRITE_CLK_DIV_PARAM" value="1000000" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001001001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="AFI_DEBUG_INFO_WIDTH" value="32" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE" value="Unknown" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT" value="0" />
  <parameter name="ED_EXPORT_SEQ_DEBUG" value="false" />
  <parameter name="MEM_TRFC_NS" value="110.0" />
  <parameter name="TIMING_BOARD_TDH_APPLIED" value="0.165" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_CACHE" value="50010 ps" />
  <parameter name="FORCED_NUM_WRITE_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="ENABLE_ISS_PROBES" value="false" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="TIMING_BOARD_TDS_APPLIED" value="0.18" />
  <parameter name="AFI_ODT_WIDTH" value="1" />
  <parameter name="PLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_DIV_PARAM" value="15000000" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE" value="0.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ" value="0.0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="DQ_INPUT_REG_USE_CLKN" value="false" />
  <parameter name="MEM_RTT_NOM" value="ODT Disabled" />
  <parameter name="QVLD_WR_ADDRESS_OFFSET" value="5" />
  <parameter name="TB_MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_PARAM" value="463 ps" />
  <parameter name="TB_PLL_DLL_MASTER" value="true" />
  <parameter name="PLL_CONFIG_CLK_MULT" value="2400000" />
  <parameter name="MEM_IF_DM_WIDTH" value="2" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="AFI_WRANK_WIDTH" value="2" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_BOARD_DQ_TO_DQS_SKEW" value="0.0" />
  <parameter name="PLL_HR_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS" value="0" />
  <parameter name="PHY_CLKBUF" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="FORCE_MAX_LATENCY_COUNT_WIDTH" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_PARAM" value="2500" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="SEQUENCER_TYPE" value="NIOS" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="VFIFO_AS_SHIFT_REG" value="true" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS" value="0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME" value="0.0" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="ENABLE_SEQUENCER_MARGINING_ON_BY_DEFAULT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_WRITE_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_DR_CLK_MULT" value="0" />
  <parameter name="USE_USER_RDIMM_VALUE" value="false" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="NUM_PLL_SHARING_INTERFACES" value="1" />
  <parameter name="PLL_MEM_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_CACHE" value="416" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_CACHE" value="1000000" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="IO_DQS_IN_RESERVE" value="4" />
  <parameter name="TIMING_BOARD_DQ_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_C2P_WRITE_CLK_MULT_PARAM" value="0" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="ENABLE_NIOS_OCI" value="false" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="2" />
  <parameter name="AC_ROM_USER_ADD_0" value="0_0000_0000_0000" />
  <parameter name="AC_ROM_USER_ADD_1" value="0_0000_0000_1000" />
  <parameter name="RATE_CACHE" value="Unknown" />
  <parameter name="COMMAND_PHASE" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_MULT" value="2400000" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="PLL_CONFIG_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_TRFC" value="34" />
  <parameter name="PHY_CSR_ENABLED" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="PLL_WRITE_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_WRITE_CLK_PHASE_DEG" value="270.0" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="NIOS_ROM_DATA_WIDTH" value="32" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_PHASE_DEG" value="0.0" />
  <parameter name="MEM_CK_PHASE" value="0.0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="PLL_DR_CLK_MULT_PARAM" value="0" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN_APPLIED" value="-0.01" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H" value="0.0" />
  <parameter name="TB_RATE" value="FULL" />
  <parameter name="REF_CLK_FREQ_CACHE_VALID" value="true" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_MULT_CACHE" value="2400000" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM" value="463" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="NUM_EXTRA_REPORT_PATH" value="10" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="PLL_HR_CLK_PHASE_PS_STR" value="" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR_PARAM" value="16670 ps" />
  <parameter name="EARLY_ADDR_CMD_CLK_TRANSFER" value="true" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR" value="6668 ps" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="REF_CLK_FREQ_MIN_PARAM" value="10.0" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_CACHE" value="0" />
  <parameter name="PLL_MEM_CLK_MULT" value="2400000" />
  <parameter name="USE_MEM_CLK_FREQ_CACHE" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PLL_HR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV" value="0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_PARAM" value="1000000" />
  <parameter name="VCALIB_COUNT_WIDTH" value="2" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS" value="0" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="PLL_P2C_READ_CLK_DIV_PARAM" value="0" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU_APPLIED" value="0.0" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="PLL_WRITE_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000010000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CALIB_VFIFO_OFFSET" value="6" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_PARAM" value="2500 ps" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_PARAM" value="2400000" />
  <parameter name="TIMING_BOARD_DELTA_READ_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV_PARAM" value="5000000" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="TB_MEM_CLK_FREQ" value="300.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="NUM_SUBGROUP_PER_READ_DQS" value="1" />
  <parameter name="TIMING_BOARD_AC_SKEW" value="0.02" />
  <parameter name="PLL_AFI_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_PARAM" value="2500" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="QVLD_EXTRA_FLOP_STAGES" value="1" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="INCLUDE_MULTIRANK_BOARD_DELAY_MODEL" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM_STR" value="2500 ps" />
  <parameter name="FORCE_SEQUENCER_TCL_DEBUG_MODE" value="false" />
  <parameter name="PLL_WRITE_CLK_FREQ" value="300.0" />
  <parameter name="USE_FAKE_PHY" value="false" />
  <parameter name="EXTRA_SETTINGS" value="" />
  <parameter name="PLL_DR_CLK_FREQ_STR" value="" />
  <parameter name="SEQ_MODE" value="0" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="USE_LDC_AS_LOW_SKEW_CLOCK" value="false" />
  <parameter name="NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_CACHE" value="60.0" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="PLL_DR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="REF_CLK_PS" value="8000.0" />
  <parameter name="PLL_HR_CLK_MULT_PARAM" value="0" />
  <parameter name="DUPLICATE_PLL_FOR_PHY_CLK" value="true" />
  <parameter name="SEQUENCER_TYPE_CACHE" value="Unknown" />
  <parameter name="PLL_MEM_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="CORE_PERIPHERY_DUAL_CLOCK" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_DIV_PARAM" value="0" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="PLL_MEM_CLK_PHASE_DEG" value="0.0" />
  <parameter name="TIMING_BOARD_SKEW_WITHIN_DQS" value="0.02" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="DQS_PHASE_SHIFT" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MARGIN_VARIATION_TEST" value="false" />
  <parameter name="DEPLOY_SEQUENCER_SW_FILES_FOR_DEBUG" value="false" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MIN" value="-0.01" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="TIMING_BOARD_MAX_CK_DELAY" value="0.6" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="IO_IN_DELAY_MAX" value="31" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="PLL_NIOS_CLK_MULT_CACHE" value="2400000" />
  <parameter name="REGISTER_C2P" value="false" />
  <parameter name="FAST_SIM_CALIBRATION" value="false" />
  <parameter name="MEM_WTCL_INT" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_PARAM" value="150.0" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="DQS_EN_DELAY_MAX" value="31" />
  <parameter name="PLL_HR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="ENABLE_NIOS_PRINTF_OUTPUT" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="AVL_ADDR_WIDTH" value="13" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <parameter name="CORE_DEBUG_CONNECTION" value="EXPORT" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_DEG" value="270.0" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="REF_CLK_FREQ" value="125.0" />
  <parameter name="AFI_RRANK_WIDTH" value="2" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_PHASE" value="0" />
  <parameter name="PLL_NIOS_CLK_DIV" value="5000000" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_SIM_STR" value="0 ps" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="PLL_AFI_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="P2C_READ_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="AFI_MAX_READ_LATENCY_COUNT_WIDTH" value="6" />
  <parameter name="PLL_AFI_HALF_CLK_MULT_CACHE" value="2400000" />
  <parameter name="PLL_P2C_READ_CLK_MULT" value="0" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="TIMING_BOARD_MAX_DQS_DELAY" value="0.6" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV" value="1000000" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="PLL_HR_CLK_MULT_CACHE" value="0" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_BOARD_DELTA_DQS_ARRIVAL_TIME_APPLIED" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="PLL_DR_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="TIMING_BOARD_TIS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_MULT_PARAM" value="2400000" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="NIOS_HEX_FILE_LOCATION" value="../" />
  <parameter name="DUAL_WRITE_CLOCK" value="false" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION_APPLIED" value="0.0" />
  <parameter name="TIMING_BOARD_TIH" value="0.0" />
  <parameter name="PLL_WRITE_CLK_MULT" value="2400000" />
  <parameter name="PHY_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="REF_CLK_FREQ_PARAM_VALID" value="true" />
  <parameter name="PLL_MEM_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_TDS" value="0.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_PARAM" value="416" />
  <parameter name="NIOS_ROM_ADDRESS_WIDTH" value="13" />
  <parameter name="AFI_BANKADDR_WIDTH" value="3" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_HR_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TIMING_BOARD_TDH" value="0.0" />
  <parameter name="PACKAGE_DESKEW" value="false" />
  <parameter name="PLL_NIOS_CLK_PHASE_DEG" value="9.0" />
  <parameter name="TRACKING_WATCH_TEST" value="false" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="NUM_AC_FR_CYCLE_SHIFTS" value="0" />
  <parameter name="AFI_DM_WIDTH" value="4" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR" value="50010 ps" />
  <parameter name="PLL_CONFIG_CLK_DIV" value="15000000" />
  <parameter name="TIMING_BOARD_AC_SLEW_RATE_APPLIED" value="1.0" />
  <parameter name="PLL_HR_CLK_FREQ_SIM_STR_CACHE" value="" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_H_APPLIED" value="0.0" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="REF_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="TRACKING_ERROR_TEST" value="false" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_MEM_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="REF_CLK_FREQ_STR" value="125.0 MHz" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_SIM_STR_CACHE" value="0 ps" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_DR_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_CLK_FREQ_MAX" value="666.667" />
  <parameter name="FORCED_NON_LDC_ADDR_CMD_MEM_CK_INVERT" value="false" />
  <parameter name="MR1_RTT" value="0" />
  <parameter name="PLL_MEM_CLK_MULT_PARAM" value="2400000" />
  <parameter name="READ_FIFO_HALF_RATE" value="false" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="GENERIC_PLL" value="true" />
  <parameter name="PLL_CONFIG_CLK_FREQ_PARAM" value="20.0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011001000" />
  <parameter name="ENABLE_NON_DES_CAL" value="false" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="C2P_WRITE_CLOCK_ADD_PHASE_CACHE" value="0.0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CSR_DATA_WIDTH" value="32" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE" value="2.0" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_CACHE" value="150.0" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="PLL_ADDR_CMD_CLK_DIV_PARAM" value="1000000" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ" value="300.0" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="REF_CLK_NS" value="8.0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="PLL_CONFIG_CLK_DIV_CACHE" value="15000000" />
  <parameter name="IO_OUT2_DELAY_MAX" value="0" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="USE_LDC_FOR_ADDR_CMD" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_SIM_STR_PARAM" value="3334 ps" />
  <parameter name="PLL_CLK_CACHE_VALID" value="true" />
  <parameter name="DELAYED_CLOCK_PHASE_SETTING" value="2" />
  <parameter name="PLL_MEM_CLK_MULT_CACHE" value="2400000" />
  <parameter name="USE_ALL_AFI_PHASES_FOR_COMMAND_ISSUE" value="false" />
  <parameter name="ENABLE_EXPORT_SEQ_DEBUG_BRIDGE" value="false" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PLL_HR_CLK_MULT" value="0" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="AC_ROM_MR0" value="0001000110001" />
  <parameter name="PLL_NIOS_CLK_FREQ_PARAM" value="60.0" />
  <parameter name="PLL_HR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="TIMING_BOARD_ISI_METHOD" value="AUTO" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM" value="0" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_CACHE" value="20.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="ENABLE_NIOS_JTAG_UART" value="false" />
  <parameter name="PLL_HR_CLK_DIV_PARAM" value="0" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="CALIBRATION_MODE" value="Skip" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="PLL_MEM_CLK_DIV" value="1000000" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="AC_ROM_MR2" value="0000000001000" />
  <parameter name="AC_ROM_MR1" value="0000000000000" />
  <parameter name="PLL_NIOS_CLK_FREQ" value="60.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV" value="1000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS" value="2500" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="USE_HARD_READ_FIFO" value="false" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_SIM_STR_CACHE" value="6668 ps" />
  <parameter name="PLL_P2C_READ_CLK_FREQ_STR" value="" />
  <parameter name="AFI_ADDR_WIDTH" value="13" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="PHY_VERSION_NUMBER" value="150" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="TIMING_BOARD_TIH_APPLIED" value="0.24" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_WRITE_CLK_MULT_CACHE" value="2400000" />
  <parameter name="EXTRA_VFIFO_SHIFT" value="0" />
  <parameter name="MEM_CK_PHASE_CACHE" value="0.0" />
  <parameter name="PLL_AFI_PHY_CLK_PHASE_PS" value="0" />
  <parameter name="ENABLE_NON_DESTRUCTIVE_CALIB" value="false" />
  <parameter name="PLL_AFI_CLK_PHASE_PS" value="0" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="PLL_CLK_PARAM_VALID" value="true" />
  <parameter name="MEM_CLK_FREQ_CACHE" value="0.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG" value="0.0" />
  <parameter name="PLL_NIOS_CLK_DIV_CACHE" value="5000000" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE_CACHE" value="0.0" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ" value="150.0" />
  <parameter name="PLL_DR_CLK_FREQ_SIM_STR_PARAM" value="" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="PLL_DR_CLK_PHASE_PS_STR" value="" />
  <parameter name="PLL_WRITE_CLK_DIV_CACHE" value="1000000" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="TIMING_BOARD_TIS_APPLIED" value="0.34" />
  <parameter name="TIMING_BOARD_SKEW_CKDQS_DIMM_MAX_APPLIED" value="0.01" />
  <parameter name="PLL_AFI_PHY_CLK_MULT" value="2400000" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x0" />
  <parameter name="PLL_CONFIG_CLK_FREQ_SIM_STR_PARAM" value="50010 ps" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="PLL_DR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="MEM_T_WL" value="6" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR_CACHE" value="463 ps" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="MEM_CLK_PS" value="3333.0" />
  <parameter name="IS_ES_DEVICE_CACHE" value="false" />
  <parameter name="PLL_AFI_CLK_FREQ" value="300.0" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="IO_OUT1_DELAY_MAX" value="31" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_MULT" value="2400000" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="DQS_IN_DELAY_MAX" value="31" />
  <parameter name="PLL_WRITE_CLK_FREQ_PARAM" value="300.0" />
  <parameter name="AC_PACKAGE_DESKEW" value="false" />
  <parameter name="MR0_CAS_LATENCY" value="3" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS_APPLIED" value="0.0" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ_STR" value="" />
  <parameter name="PLL_HR_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="TIMING_BOARD_DQS_DQSN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="SEQ_BURST_COUNT_WIDTH" value="2" />
  <parameter name="PLL_MEM_CLK_FREQ_STR" value="300.0 MHz" />
  <parameter name="PLL_AFI_PHY_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_AFI_PHY_CLK_DIV_CACHE" value="1000000" />
  <parameter name="PHY_ONLY" value="false" />
  <parameter name="TIMING_BOARD_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="PLL_HR_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="PLL_DR_CLK_PHASE_PS_SIM_STR" value="" />
  <parameter name="PERFORM_READ_AFTER_WRITE_CALIBRATION" value="true" />
  <parameter name="TRFC" value="350" />
  <parameter name="TIMING_BOARD_AC_EYE_REDUCTION_SU" value="0.0" />
  <parameter name="PLL_WRITE_CLK_FREQ_SIM_STR_CACHE" value="3334 ps" />
  <parameter name="IO_STANDARD" value="SSTL-15" />
  <parameter name="PLL_MEM_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="INCLUDE_BOARD_DELAY_MODEL" value="false" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="SPEED_GRADE_CACHE" value="" />
  <parameter name="PLL_CONFIG_CLK_PHASE_PS_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_MEM_CLK_FREQ_SIM_STR" value="3334 ps" />
  <parameter name="PLL_P2C_READ_CLK_DIV_CACHE" value="0" />
  <parameter name="READ_FIFO_SIZE" value="8" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR_PARAM" value="0 ps" />
  <parameter name="USE_2X_FF" value="false" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="PLL_DR_CLK_FREQ" value="0.0" />
  <parameter name="TB_MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="PLL_C2P_WRITE_CLK_FREQ" value="0.0" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="2500 ps" />
  <parameter name="NEGATIVE_WRITE_CK_PHASE" value="true" />
  <parameter name="PLL_DR_CLK_FREQ_PARAM" value="0.0" />
  <parameter name="ADVANCED_CK_PHASES" value="false" />
  <parameter name="TIMING_BOARD_READ_DQ_EYE_REDUCTION" value="0.0" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="ACV_PHY_CLK_ADD_FR_PHASE" value="0.0" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="true" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="MEM_T_RL" value="7" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="USE_DR_CLK" value="false" />
  <parameter name="TIMING_BOARD_SKEW_BETWEEN_DIMMS" value="0.05" />
  <parameter name="PLL_CONFIG_CLK_FREQ_STR" value="20.0 MHz" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_CACHE" value="0" />
  <parameter name="ENABLE_NON_DES_CAL_TEST" value="false" />
  <parameter name="PLL_HR_CLK_PHASE_PS_SIM_STR_PARAM" value="" />
  <parameter name="PLL_ADDR_CMD_CLK_FREQ_CACHE" value="300.0" />
  <parameter name="PLL_NIOS_CLK_PHASE_PS_SIM_STR" value="463 ps" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_CACHE" value="2500" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="ENABLE_EMIT_JTAG_MASTER" value="true" />
  <parameter name="MEM_IF_DQS_WIDTH" value="2" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CSR_BE_WIDTH" value="4" />
  <parameter name="PLL_LOCATION" value="Top_Bottom" />
  <parameter name="PLL_WRITE_CLK_PHASE_PS_STR" value="2500 ps" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="PLL_CONFIG_CLK_MULT_PARAM" value="2400000" />
  <parameter name="PLL_SHARING_MODE" value="None" />
  <parameter name="PLL_DR_CLK_MULT_CACHE" value="0" />
  <parameter name="LDC_FOR_ADDR_CMD_MEM_CK_CPS_INVERT" value="true" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="PLL_AFI_HALF_CLK_PHASE_PS_PARAM" value="0" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="PLL_NIOS_CLK_FREQ_SIM_STR" value="16670 ps" />
  <parameter name="PLL_P2C_READ_CLK_PHASE_DEG_SIM" value="0.0" />
  <parameter name="PLL_AFI_HALF_CLK_FREQ_STR" value="150.0 MHz" />
  <parameter name="ENABLE_CSR_SOFT_RESET_REQ" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="MAX_WRITE_LATENCY_COUNT_WIDTH" value="4" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="MAX10_RTL_SEQ" value="false" />
  <parameter name="PLL_ADDR_CMD_CLK_PHASE_PS_SIM" value="2500" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="TIMING_BOARD_CK_CKN_SLEW_RATE_APPLIED" value="2.0" />
  <parameter name="ADD_EFFICIENCY_MONITOR" value="false" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="REF_CLK_FREQ_MAX_CACHE" value="500.0" />
  <parameter name="PLL_C2P_WRITE_CLK_PHASE_PS_SIM_STR_CACHE" value="" />
  <parameter name="PLL_AFI_CLK_PHASE_PS_SIM_STR" value="0 ps" />
  <parameter name="PLL_AFI_CLK_DIV" value="1000000" />
  <parameter name="ADVERTIZE_SEQUENCER_SW_BUILD_FILES" value="false" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_software/sequencer.c"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_software/sequencer.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_software/sequencer_defines.h"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_make_qsys_seq.tcl"
       type="OTHER"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_mm_bridge.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_AC_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_inst_ROM.hex"
       type="HEX"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_sequencer_mem.hex"
       type="HEX"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_qseq/altera_mem_if_ddr3_qseq/altera_mem_if_ddr3_qseq_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_DDR3_interface" as="s0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 69 starting:altera_mem_if_ddr3_qseq "submodules/LPC_qsys_DDR3_interface_s0"</message>
   <message level="Info" culprit="s0">Generating Qsys sequencer system</message>
   <message level="Info" culprit="s0">QSYS sequencer system generated successfully</message>
   <message level="Info" culprit="s0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_qseq</b> "<b>s0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_ddr3_hard_memory_controller:15.0:AC_PARITY=false,AC_ROM_MR0=0001000110001,AC_ROM_MR0_CALIB=,AC_ROM_MR0_DLL_RESET=0001100110000,AC_ROM_MR0_DLL_RESET_MIRR=0001011001000,AC_ROM_MR0_MIRR=0001001001001,AC_ROM_MR1=0000000000000,AC_ROM_MR1_CALIB=,AC_ROM_MR1_MIRR=0000000000000,AC_ROM_MR1_OCD_ENABLE=,AC_ROM_MR2=0000000001000,AC_ROM_MR2_MIRR=0000000010000,AC_ROM_MR3=0000000000000,AC_ROM_MR3_MIRR=0000000000000,ADDR_CMD_DDR=0,ADDR_ORDER=0,ADDR_RATE_RATIO=1,AFI_ADDR_WIDTH=13,AFI_BANKADDR_WIDTH=3,AFI_CLK_EN_WIDTH=1,AFI_CLK_PAIR_COUNT=1,AFI_CONTROL_WIDTH=1,AFI_CS_WIDTH=1,AFI_DM_WIDTH=4,AFI_DQ_WIDTH=32,AFI_ODT_WIDTH=1,AFI_RATE_RATIO=1,AFI_RLAT_WIDTH=6,AFI_RRANK_WIDTH=2,AFI_WLAT_WIDTH=6,AFI_WRANK_WIDTH=2,AFI_WRITE_DQS_WIDTH=2,ALLOCATED_RFIFO_PORT=F0,F1,F2,None,None,None,ALLOCATED_WFIFO_PORT=F0,F1,F2,None,None,None,ALTMEMPHY_COMPATIBLE_MODE=false,AP_MODE=false,AP_MODE_EN=0,AUTO_PD_CYCLES=0,AUTO_POWERDN_EN=false,AVL_ADDR_WIDTH=25,AVL_ADDR_WIDTH_PORT_0=25,AVL_ADDR_WIDTH_PORT_1=25,AVL_ADDR_WIDTH_PORT_2=25,AVL_ADDR_WIDTH_PORT_3=1,AVL_ADDR_WIDTH_PORT_4=1,AVL_ADDR_WIDTH_PORT_5=1,AVL_BE_WIDTH=4,AVL_DATA_WIDTH=32,AVL_DATA_WIDTH_PORT=32,32,32,32,32,32,AVL_DATA_WIDTH_PORT_0=32,AVL_DATA_WIDTH_PORT_1=32,AVL_DATA_WIDTH_PORT_2=32,AVL_DATA_WIDTH_PORT_3=1,AVL_DATA_WIDTH_PORT_4=1,AVL_DATA_WIDTH_PORT_5=1,AVL_MAX_SIZE=4,AVL_NUM_SYMBOLS=4,AVL_NUM_SYMBOLS_PORT_0=4,AVL_NUM_SYMBOLS_PORT_1=4,AVL_NUM_SYMBOLS_PORT_2=4,AVL_NUM_SYMBOLS_PORT_3=1,AVL_NUM_SYMBOLS_PORT_4=1,AVL_NUM_SYMBOLS_PORT_5=1,AVL_PORT=Port 0,Port 1,Port 2,AVL_SIZE_WIDTH=3,AVL_SYMBOL_WIDTH=8,AV_PORT_0_CONNECT_TO_CV_PORT=0,AV_PORT_1_CONNECT_TO_CV_PORT=1,AV_PORT_2_CONNECT_TO_CV_PORT=2,AV_PORT_3_CONNECT_TO_CV_PORT=3,AV_PORT_4_CONNECT_TO_CV_PORT=4,AV_PORT_5_CONNECT_TO_CV_PORT=5,BYTE_ENABLE=true,CFG_ADDR_ORDER=0,CFG_BURST_LENGTH=8,CFG_CLR_INTR=0,CFG_DATA_REORDERING_TYPE=INTER_BANK,CFG_ECC_DECODER_REG=0,CFG_ENABLE_NO_DM=0,CFG_ERRCMD_FIFO_REG=0,CFG_INTERFACE_WIDTH=16,CFG_MEM_CLK_ENTRY_CYCLES=10,CFG_PDN_EXIT_CYCLES=10,CFG_PORT_WIDTH_READ_ODT_CHIP=1,CFG_PORT_WIDTH_WRITE_ODT_CHIP=1,CFG_POWER_SAVING_EXIT_CYCLES=5,CFG_READ_ODT_CHIP=0,CFG_REORDER_DATA=true,CFG_SELF_RFSH_EXIT_CYCLES=512,CFG_STARVE_LIMIT=10,CFG_TCCD=1,CFG_TCCD_NS=2.5,CFG_TYPE=2,CFG_WRITE_ODT_CHIP=1,CONTINUE_AFTER_CAL_FAIL=false,CONTROLLER_LATENCY=5,CONTROLLER_TYPE=nextgen_v110,CPORT_TYPE_PORT=Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,CPORT_TYPE_PORT_0=3,CPORT_TYPE_PORT_1=3,CPORT_TYPE_PORT_2=3,CPORT_TYPE_PORT_3=0,CPORT_TYPE_PORT_4=0,CPORT_TYPE_PORT_5=0,CSR_ADDR_WIDTH=10,CSR_BE_WIDTH=1,CSR_DATA_WIDTH=8,CTL_AUTOPCH_EN=false,CTL_CMD_QUEUE_DEPTH=8,CTL_CSR_CONNECTION=INTERNAL_JTAG,CTL_CSR_ENABLED=false,CTL_CSR_READ_ONLY=1,CTL_CS_WIDTH=1,CTL_DEEP_POWERDN_EN=false,CTL_DYNAMIC_BANK_ALLOCATION=false,CTL_DYNAMIC_BANK_NUM=4,CTL_ECC_AUTO_CORRECTION_ENABLED=false,CTL_ECC_CSR_ENABLED=false,CTL_ECC_ENABLED=false,CTL_ECC_MULTIPLES_16_24_40_72=1,CTL_ECC_MULTIPLES_40_72=1,CTL_ENABLE_BURST_INTERRUPT=false,CTL_ENABLE_BURST_INTERRUPT_INT=false,CTL_ENABLE_BURST_TERMINATE=false,CTL_ENABLE_BURST_TERMINATE_INT=false,CTL_ENABLE_WDATA_PATH_LATENCY=false,CTL_HRB_ENABLED=false,CTL_LOOK_AHEAD_DEPTH=4,CTL_ODT_ENABLED=false,CTL_OUTPUT_REGD=false,CTL_RD_TO_PCH_EXTRA_CLK=0,CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK=1,CTL_RD_TO_RD_EXTRA_CLK=0,CTL_REGDIMM_ENABLED=false,CTL_SELF_REFRESH=0,CTL_SELF_REFRESH_EN=false,CTL_TBP_NUM=4,CTL_USR_REFRESH=0,CTL_USR_REFRESH_EN=false,CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK=2,CTL_WR_TO_WR_EXTRA_CLK=0,CTL_ZQCAL_EN=false,CUT_NEW_FAMILY_TIMING=true,CV_AVL_ADDR_WIDTH_PORT_0=25,CV_AVL_ADDR_WIDTH_PORT_1=25,CV_AVL_ADDR_WIDTH_PORT_2=25,CV_AVL_ADDR_WIDTH_PORT_3=1,CV_AVL_ADDR_WIDTH_PORT_4=1,CV_AVL_ADDR_WIDTH_PORT_5=1,CV_AVL_DATA_WIDTH_PORT_0=32,CV_AVL_DATA_WIDTH_PORT_1=32,CV_AVL_DATA_WIDTH_PORT_2=32,CV_AVL_DATA_WIDTH_PORT_3=1,CV_AVL_DATA_WIDTH_PORT_4=1,CV_AVL_DATA_WIDTH_PORT_5=1,CV_AVL_NUM_SYMBOLS_PORT_0=4,CV_AVL_NUM_SYMBOLS_PORT_1=4,CV_AVL_NUM_SYMBOLS_PORT_2=4,CV_AVL_NUM_SYMBOLS_PORT_3=1,CV_AVL_NUM_SYMBOLS_PORT_4=1,CV_AVL_NUM_SYMBOLS_PORT_5=1,CV_CPORT_TYPE_PORT_0=3,CV_CPORT_TYPE_PORT_1=3,CV_CPORT_TYPE_PORT_2=3,CV_CPORT_TYPE_PORT_3=0,CV_CPORT_TYPE_PORT_4=0,CV_CPORT_TYPE_PORT_5=0,CV_ENUM_AUTO_PCH_ENABLE_0=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_1=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_2=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_3=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_4=DISABLED,CV_ENUM_AUTO_PCH_ENABLE_5=DISABLED,CV_ENUM_CMD_PORT_IN_USE_0=TRUE,CV_ENUM_CMD_PORT_IN_USE_1=TRUE,CV_ENUM_CMD_PORT_IN_USE_2=TRUE,CV_ENUM_CMD_PORT_IN_USE_3=FALSE,CV_ENUM_CMD_PORT_IN_USE_4=FALSE,CV_ENUM_CMD_PORT_IN_USE_5=FALSE,CV_ENUM_CPORT0_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT0_TYPE=BI_DIRECTION,CV_ENUM_CPORT0_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT1_RFIFO_MAP=FIFO_1,CV_ENUM_CPORT1_TYPE=BI_DIRECTION,CV_ENUM_CPORT1_WFIFO_MAP=FIFO_1,CV_ENUM_CPORT2_RFIFO_MAP=FIFO_2,CV_ENUM_CPORT2_TYPE=BI_DIRECTION,CV_ENUM_CPORT2_WFIFO_MAP=FIFO_2,CV_ENUM_CPORT3_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT3_TYPE=DISABLE,CV_ENUM_CPORT3_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT4_TYPE=DISABLE,CV_ENUM_CPORT4_WFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_RFIFO_MAP=FIFO_0,CV_ENUM_CPORT5_TYPE=DISABLE,CV_ENUM_CPORT5_WFIFO_MAP=FIFO_0,CV_ENUM_ENABLE_BONDING_0=DISABLED,CV_ENUM_ENABLE_BONDING_1=DISABLED,CV_ENUM_ENABLE_BONDING_2=DISABLED,CV_ENUM_ENABLE_BONDING_3=DISABLED,CV_ENUM_ENABLE_BONDING_4=DISABLED,CV_ENUM_ENABLE_BONDING_5=DISABLED,CV_ENUM_PORT0_WIDTH=PORT_32_BIT,CV_ENUM_PORT1_WIDTH=PORT_32_BIT,CV_ENUM_PORT2_WIDTH=PORT_32_BIT,CV_ENUM_PORT3_WIDTH=PORT_32_BIT,CV_ENUM_PORT4_WIDTH=PORT_32_BIT,CV_ENUM_PORT5_WIDTH=PORT_32_BIT,CV_ENUM_PRIORITY_0_0=WEIGHT_0,CV_ENUM_PRIORITY_0_1=WEIGHT_0,CV_ENUM_PRIORITY_0_2=WEIGHT_0,CV_ENUM_PRIORITY_0_3=WEIGHT_0,CV_ENUM_PRIORITY_0_4=WEIGHT_0,CV_ENUM_PRIORITY_0_5=WEIGHT_0,CV_ENUM_PRIORITY_1_0=WEIGHT_0,CV_ENUM_PRIORITY_1_1=WEIGHT_0,CV_ENUM_PRIORITY_1_2=WEIGHT_0,CV_ENUM_PRIORITY_1_3=WEIGHT_0,CV_ENUM_PRIORITY_1_4=WEIGHT_0,CV_ENUM_PRIORITY_1_5=WEIGHT_0,CV_ENUM_PRIORITY_2_0=WEIGHT_0,CV_ENUM_PRIORITY_2_1=WEIGHT_0,CV_ENUM_PRIORITY_2_2=WEIGHT_0,CV_ENUM_PRIORITY_2_3=WEIGHT_0,CV_ENUM_PRIORITY_2_4=WEIGHT_0,CV_ENUM_PRIORITY_2_5=WEIGHT_0,CV_ENUM_PRIORITY_3_0=WEIGHT_0,CV_ENUM_PRIORITY_3_1=WEIGHT_0,CV_ENUM_PRIORITY_3_2=WEIGHT_0,CV_ENUM_PRIORITY_3_3=WEIGHT_0,CV_ENUM_PRIORITY_3_4=WEIGHT_0,CV_ENUM_PRIORITY_3_5=WEIGHT_0,CV_ENUM_PRIORITY_4_0=WEIGHT_0,CV_ENUM_PRIORITY_4_1=WEIGHT_0,CV_ENUM_PRIORITY_4_2=WEIGHT_0,CV_ENUM_PRIORITY_4_3=WEIGHT_0,CV_ENUM_PRIORITY_4_4=WEIGHT_0,CV_ENUM_PRIORITY_4_5=WEIGHT_0,CV_ENUM_PRIORITY_5_0=WEIGHT_0,CV_ENUM_PRIORITY_5_1=WEIGHT_0,CV_ENUM_PRIORITY_5_2=WEIGHT_0,CV_ENUM_PRIORITY_5_3=WEIGHT_0,CV_ENUM_PRIORITY_5_4=WEIGHT_0,CV_ENUM_PRIORITY_5_5=WEIGHT_0,CV_ENUM_PRIORITY_6_0=WEIGHT_0,CV_ENUM_PRIORITY_6_1=WEIGHT_0,CV_ENUM_PRIORITY_6_2=WEIGHT_0,CV_ENUM_PRIORITY_6_3=WEIGHT_0,CV_ENUM_PRIORITY_6_4=WEIGHT_0,CV_ENUM_PRIORITY_6_5=WEIGHT_0,CV_ENUM_PRIORITY_7_0=WEIGHT_0,CV_ENUM_PRIORITY_7_1=WEIGHT_0,CV_ENUM_PRIORITY_7_2=WEIGHT_0,CV_ENUM_PRIORITY_7_3=WEIGHT_0,CV_ENUM_PRIORITY_7_4=WEIGHT_0,CV_ENUM_PRIORITY_7_5=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_RD_DWIDTH_0=DWIDTH_32,CV_ENUM_RD_DWIDTH_1=DWIDTH_32,CV_ENUM_RD_DWIDTH_2=DWIDTH_32,CV_ENUM_RD_DWIDTH_3=DWIDTH_0,CV_ENUM_RD_DWIDTH_4=DWIDTH_0,CV_ENUM_RD_DWIDTH_5=DWIDTH_0,CV_ENUM_RD_PORT_INFO_0=USE_0,CV_ENUM_RD_PORT_INFO_1=USE_1,CV_ENUM_RD_PORT_INFO_2=USE_2,CV_ENUM_RD_PORT_INFO_3=USE_NO,CV_ENUM_RD_PORT_INFO_4=USE_NO,CV_ENUM_RD_PORT_INFO_5=USE_NO,CV_ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_RFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_RFIFO2_CPORT_MAP=CMD_PORT_2,CV_ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_STATIC_WEIGHT_0=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_1=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_2=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_3=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_4=WEIGHT_0,CV_ENUM_STATIC_WEIGHT_5=WEIGHT_0,CV_ENUM_USER_PRIORITY_0=PRIORITY_1,CV_ENUM_USER_PRIORITY_1=PRIORITY_1,CV_ENUM_USER_PRIORITY_2=PRIORITY_1,CV_ENUM_USER_PRIORITY_3=PRIORITY_1,CV_ENUM_USER_PRIORITY_4=PRIORITY_1,CV_ENUM_USER_PRIORITY_5=PRIORITY_1,CV_ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,CV_ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,CV_ENUM_WFIFO2_CPORT_MAP=CMD_PORT_2,CV_ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,CV_ENUM_WR_DWIDTH_0=DWIDTH_32,CV_ENUM_WR_DWIDTH_1=DWIDTH_32,CV_ENUM_WR_DWIDTH_2=DWIDTH_32,CV_ENUM_WR_DWIDTH_3=DWIDTH_0,CV_ENUM_WR_DWIDTH_4=DWIDTH_0,CV_ENUM_WR_DWIDTH_5=DWIDTH_0,CV_ENUM_WR_PORT_INFO_0=USE_0,CV_ENUM_WR_PORT_INFO_1=USE_1,CV_ENUM_WR_PORT_INFO_2=USE_2,CV_ENUM_WR_PORT_INFO_3=USE_NO,CV_ENUM_WR_PORT_INFO_4=USE_NO,CV_ENUM_WR_PORT_INFO_5=USE_NO,CV_INTG_RCFG_SUM_WT_PRIORITY_0=0,CV_INTG_RCFG_SUM_WT_PRIORITY_1=0,CV_INTG_RCFG_SUM_WT_PRIORITY_2=0,CV_INTG_RCFG_SUM_WT_PRIORITY_3=0,CV_INTG_RCFG_SUM_WT_PRIORITY_4=0,CV_INTG_RCFG_SUM_WT_PRIORITY_5=0,CV_INTG_RCFG_SUM_WT_PRIORITY_6=0,CV_INTG_RCFG_SUM_WT_PRIORITY_7=0,CV_INTG_SUM_WT_PRIORITY_0=0,CV_INTG_SUM_WT_PRIORITY_1=0,CV_INTG_SUM_WT_PRIORITY_2=0,CV_INTG_SUM_WT_PRIORITY_3=0,CV_INTG_SUM_WT_PRIORITY_4=0,CV_INTG_SUM_WT_PRIORITY_5=0,CV_INTG_SUM_WT_PRIORITY_6=0,CV_INTG_SUM_WT_PRIORITY_7=0,CV_LSB_RFIFO_PORT_0=0,CV_LSB_RFIFO_PORT_1=1,CV_LSB_RFIFO_PORT_2=2,CV_LSB_RFIFO_PORT_3=5,CV_LSB_RFIFO_PORT_4=5,CV_LSB_RFIFO_PORT_5=5,CV_LSB_WFIFO_PORT_0=0,CV_LSB_WFIFO_PORT_1=1,CV_LSB_WFIFO_PORT_2=2,CV_LSB_WFIFO_PORT_3=5,CV_LSB_WFIFO_PORT_4=5,CV_LSB_WFIFO_PORT_5=5,CV_MSB_RFIFO_PORT_0=0,CV_MSB_RFIFO_PORT_1=1,CV_MSB_RFIFO_PORT_2=2,CV_MSB_RFIFO_PORT_3=5,CV_MSB_RFIFO_PORT_4=5,CV_MSB_RFIFO_PORT_5=5,CV_MSB_WFIFO_PORT_0=0,CV_MSB_WFIFO_PORT_1=1,CV_MSB_WFIFO_PORT_2=2,CV_MSB_WFIFO_PORT_3=5,CV_MSB_WFIFO_PORT_4=5,CV_MSB_WFIFO_PORT_5=5,CV_PORT_0_CONNECT_TO_AV_PORT=0,CV_PORT_1_CONNECT_TO_AV_PORT=1,CV_PORT_2_CONNECT_TO_AV_PORT=2,CV_PORT_3_CONNECT_TO_AV_PORT=3,CV_PORT_4_CONNECT_TO_AV_PORT=4,CV_PORT_5_CONNECT_TO_AV_PORT=5,DATA_RATE_RATIO=2,DAT_DATA_WIDTH=32,DEBUG_MODE=false,DEVICE_DEPTH=1,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DEVICE_WIDTH=1,DISABLE_CHILD_MESSAGING=true,DISCRETE_FLY_BY=true,DQ_DDR=1,DUPLICATE_AC=false,DWIDTH_RATIO=2,ENABLE_BONDING=false,ENABLE_BURST_MERGE=false,ENABLE_CTRL_AVALON_INTERFACE=true,ENABLE_USER_ECC=false,ENUM_ATTR_COUNTER_ONE_RESET=DISABLED,ENUM_ATTR_COUNTER_ZERO_RESET=DISABLED,ENUM_ATTR_STATIC_CONFIG_VALID=DISABLED,ENUM_AUTO_PCH_ENABLE_0=DISABLED,ENUM_AUTO_PCH_ENABLE_1=DISABLED,ENUM_AUTO_PCH_ENABLE_2=DISABLED,ENUM_AUTO_PCH_ENABLE_3=DISABLED,ENUM_AUTO_PCH_ENABLE_4=DISABLED,ENUM_AUTO_PCH_ENABLE_5=DISABLED,ENUM_CAL_REQ=DISABLED,ENUM_CFG_BURST_LENGTH=BL_8,ENUM_CFG_INTERFACE_WIDTH=DWIDTH_16,ENUM_CFG_SELF_RFSH_EXIT_CYCLES=SELF_RFSH_EXIT_CYCLES_512,ENUM_CFG_STARVE_LIMIT=STARVE_LIMIT_10,ENUM_CFG_TYPE=DDR3,ENUM_CLOCK_OFF_0=DISABLED,ENUM_CLOCK_OFF_1=DISABLED,ENUM_CLOCK_OFF_2=DISABLED,ENUM_CLOCK_OFF_3=DISABLED,ENUM_CLOCK_OFF_4=DISABLED,ENUM_CLOCK_OFF_5=DISABLED,ENUM_CLR_INTR=NO_CLR_INTR,ENUM_CMD_PORT_IN_USE_0=TRUE,ENUM_CMD_PORT_IN_USE_1=TRUE,ENUM_CMD_PORT_IN_USE_2=TRUE,ENUM_CMD_PORT_IN_USE_3=FALSE,ENUM_CMD_PORT_IN_USE_4=FALSE,ENUM_CMD_PORT_IN_USE_5=FALSE,ENUM_CPORT0_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT0_RFIFO_MAP=FIFO_0,ENUM_CPORT0_TYPE=BI_DIRECTION,ENUM_CPORT0_WFIFO_MAP=FIFO_0,ENUM_CPORT1_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT1_RFIFO_MAP=FIFO_1,ENUM_CPORT1_TYPE=BI_DIRECTION,ENUM_CPORT1_WFIFO_MAP=FIFO_1,ENUM_CPORT2_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT2_RFIFO_MAP=FIFO_2,ENUM_CPORT2_TYPE=BI_DIRECTION,ENUM_CPORT2_WFIFO_MAP=FIFO_2,ENUM_CPORT3_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT3_RFIFO_MAP=FIFO_0,ENUM_CPORT3_TYPE=DISABLE,ENUM_CPORT3_WFIFO_MAP=FIFO_0,ENUM_CPORT4_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT4_RFIFO_MAP=FIFO_0,ENUM_CPORT4_TYPE=DISABLE,ENUM_CPORT4_WFIFO_MAP=FIFO_0,ENUM_CPORT5_RDY_ALMOST_FULL=NOT_FULL,ENUM_CPORT5_RFIFO_MAP=FIFO_0,ENUM_CPORT5_TYPE=DISABLE,ENUM_CPORT5_WFIFO_MAP=FIFO_0,ENUM_CTL_ADDR_ORDER=CHIP_ROW_BANK_COL,ENUM_CTL_ECC_ENABLED=CTL_ECC_DISABLED,ENUM_CTL_ECC_RMW_ENABLED=CTL_ECC_RMW_DISABLED,ENUM_CTL_REGDIMM_ENABLED=REGDIMM_DISABLED,ENUM_CTL_USR_REFRESH=CTL_USR_REFRESH_DISABLED,ENUM_CTRL_WIDTH=DATA_WIDTH_32_BIT,ENUM_DELAY_BONDING=BONDING_LATENCY_0,ENUM_DFX_BYPASS_ENABLE=DFX_BYPASS_DISABLED,ENUM_DISABLE_MERGING=MERGING_ENABLED,ENUM_ECC_DQ_WIDTH=ECC_DQ_WIDTH_0,ENUM_ENABLE_ATPG=DISABLED,ENUM_ENABLE_BONDING_0=DISABLED,ENUM_ENABLE_BONDING_1=DISABLED,ENUM_ENABLE_BONDING_2=DISABLED,ENUM_ENABLE_BONDING_3=DISABLED,ENUM_ENABLE_BONDING_4=DISABLED,ENUM_ENABLE_BONDING_5=DISABLED,ENUM_ENABLE_BONDING_WRAPBACK=DISABLED,ENUM_ENABLE_BURST_INTERRUPT=DISABLED,ENUM_ENABLE_BURST_TERMINATE=DISABLED,ENUM_ENABLE_DQS_TRACKING=DISABLED,ENUM_ENABLE_ECC_CODE_OVERWRITES=DISABLED,ENUM_ENABLE_FAST_EXIT_PPD=DISABLED,ENUM_ENABLE_INTR=DISABLED,ENUM_ENABLE_NO_DM=DISABLED,ENUM_ENABLE_PIPELINEGLOBAL=DISABLED,ENUM_GANGED_ARF=DISABLED,ENUM_GEN_DBE=GEN_DBE_DISABLED,ENUM_GEN_SBE=GEN_SBE_DISABLED,ENUM_INC_SYNC=FIFO_SET_2,ENUM_LOCAL_IF_CS_WIDTH=ADDR_WIDTH_0,ENUM_MASK_CORR_DROPPED_INTR=DISABLED,ENUM_MASK_DBE_INTR=DISABLED,ENUM_MASK_SBE_INTR=DISABLED,ENUM_MEM_IF_AL=AL_0,ENUM_MEM_IF_BANKADDR_WIDTH=ADDR_WIDTH_3,ENUM_MEM_IF_BURSTLENGTH=MEM_IF_BURSTLENGTH_8,ENUM_MEM_IF_COLADDR_WIDTH=ADDR_WIDTH_10,ENUM_MEM_IF_CS_PER_RANK=MEM_IF_CS_PER_RANK_1,ENUM_MEM_IF_CS_WIDTH=MEM_IF_CS_WIDTH_1,ENUM_MEM_IF_DQS_WIDTH=DQS_WIDTH_2,ENUM_MEM_IF_DQ_PER_CHIP=MEM_IF_DQ_PER_CHIP_8,ENUM_MEM_IF_DWIDTH=MEM_IF_DWIDTH_16,ENUM_MEM_IF_MEMTYPE=DDR3_SDRAM,ENUM_MEM_IF_ROWADDR_WIDTH=ADDR_WIDTH_13,ENUM_MEM_IF_SPEEDBIN=DDR3_1600_8_8_8,ENUM_MEM_IF_TCCD=TCCD_4,ENUM_MEM_IF_TCL=TCL_7,ENUM_MEM_IF_TCWL=TCWL_6,ENUM_MEM_IF_TFAW=TFAW_14,ENUM_MEM_IF_TMRD=TMRD_4,ENUM_MEM_IF_TRAS=TRAS_11,ENUM_MEM_IF_TRC=TRC_15,ENUM_MEM_IF_TRCD=TRCD_5,ENUM_MEM_IF_TRP=TRP_5,ENUM_MEM_IF_TRRD=TRRD_3,ENUM_MEM_IF_TRTP=TRTP_3,ENUM_MEM_IF_TWR=TWR_5,ENUM_MEM_IF_TWTR=TWTR_5,ENUM_MMR_CFG_MEM_BL=MP_BL_8,ENUM_OUTPUT_REGD=DISABLED,ENUM_PDN_EXIT_CYCLES=SLOW_EXIT,ENUM_PORT0_WIDTH=PORT_32_BIT,ENUM_PORT1_WIDTH=PORT_32_BIT,ENUM_PORT2_WIDTH=PORT_32_BIT,ENUM_PORT3_WIDTH=PORT_32_BIT,ENUM_PORT4_WIDTH=PORT_32_BIT,ENUM_PORT5_WIDTH=PORT_32_BIT,ENUM_PRIORITY_0_0=WEIGHT_0,ENUM_PRIORITY_0_1=WEIGHT_0,ENUM_PRIORITY_0_2=WEIGHT_0,ENUM_PRIORITY_0_3=WEIGHT_0,ENUM_PRIORITY_0_4=WEIGHT_0,ENUM_PRIORITY_0_5=WEIGHT_0,ENUM_PRIORITY_1_0=WEIGHT_0,ENUM_PRIORITY_1_1=WEIGHT_0,ENUM_PRIORITY_1_2=WEIGHT_0,ENUM_PRIORITY_1_3=WEIGHT_0,ENUM_PRIORITY_1_4=WEIGHT_0,ENUM_PRIORITY_1_5=WEIGHT_0,ENUM_PRIORITY_2_0=WEIGHT_0,ENUM_PRIORITY_2_1=WEIGHT_0,ENUM_PRIORITY_2_2=WEIGHT_0,ENUM_PRIORITY_2_3=WEIGHT_0,ENUM_PRIORITY_2_4=WEIGHT_0,ENUM_PRIORITY_2_5=WEIGHT_0,ENUM_PRIORITY_3_0=WEIGHT_0,ENUM_PRIORITY_3_1=WEIGHT_0,ENUM_PRIORITY_3_2=WEIGHT_0,ENUM_PRIORITY_3_3=WEIGHT_0,ENUM_PRIORITY_3_4=WEIGHT_0,ENUM_PRIORITY_3_5=WEIGHT_0,ENUM_PRIORITY_4_0=WEIGHT_0,ENUM_PRIORITY_4_1=WEIGHT_0,ENUM_PRIORITY_4_2=WEIGHT_0,ENUM_PRIORITY_4_3=WEIGHT_0,ENUM_PRIORITY_4_4=WEIGHT_0,ENUM_PRIORITY_4_5=WEIGHT_0,ENUM_PRIORITY_5_0=WEIGHT_0,ENUM_PRIORITY_5_1=WEIGHT_0,ENUM_PRIORITY_5_2=WEIGHT_0,ENUM_PRIORITY_5_3=WEIGHT_0,ENUM_PRIORITY_5_4=WEIGHT_0,ENUM_PRIORITY_5_5=WEIGHT_0,ENUM_PRIORITY_6_0=WEIGHT_0,ENUM_PRIORITY_6_1=WEIGHT_0,ENUM_PRIORITY_6_2=WEIGHT_0,ENUM_PRIORITY_6_3=WEIGHT_0,ENUM_PRIORITY_6_4=WEIGHT_0,ENUM_PRIORITY_6_5=WEIGHT_0,ENUM_PRIORITY_7_0=WEIGHT_0,ENUM_PRIORITY_7_1=WEIGHT_0,ENUM_PRIORITY_7_2=WEIGHT_0,ENUM_PRIORITY_7_3=WEIGHT_0,ENUM_PRIORITY_7_4=WEIGHT_0,ENUM_PRIORITY_7_5=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_0=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_1=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_2=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_3=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_4=WEIGHT_0,ENUM_RCFG_STATIC_WEIGHT_5=WEIGHT_0,ENUM_RCFG_USER_PRIORITY_0=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_1=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_2=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_3=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_4=PRIORITY_1,ENUM_RCFG_USER_PRIORITY_5=PRIORITY_1,ENUM_RD_DWIDTH_0=DWIDTH_32,ENUM_RD_DWIDTH_1=DWIDTH_32,ENUM_RD_DWIDTH_2=DWIDTH_32,ENUM_RD_DWIDTH_3=DWIDTH_0,ENUM_RD_DWIDTH_4=DWIDTH_0,ENUM_RD_DWIDTH_5=DWIDTH_0,ENUM_RD_FIFO_IN_USE_0=TRUE,ENUM_RD_FIFO_IN_USE_1=TRUE,ENUM_RD_FIFO_IN_USE_2=TRUE,ENUM_RD_FIFO_IN_USE_3=FALSE,ENUM_RD_PORT_INFO_0=USE_0,ENUM_RD_PORT_INFO_1=USE_1,ENUM_RD_PORT_INFO_2=USE_2,ENUM_RD_PORT_INFO_3=USE_NO,ENUM_RD_PORT_INFO_4=USE_NO,ENUM_RD_PORT_INFO_5=USE_NO,ENUM_READ_ODT_CHIP=ODT_DISABLED,ENUM_REORDER_DATA=DATA_REORDERING,ENUM_RFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_RFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_RFIFO2_CPORT_MAP=CMD_PORT_2,ENUM_RFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_SINGLE_READY_0=CONCATENATE_RDY,ENUM_SINGLE_READY_1=CONCATENATE_RDY,ENUM_SINGLE_READY_2=CONCATENATE_RDY,ENUM_SINGLE_READY_3=CONCATENATE_RDY,ENUM_STATIC_WEIGHT_0=WEIGHT_0,ENUM_STATIC_WEIGHT_1=WEIGHT_0,ENUM_STATIC_WEIGHT_2=WEIGHT_0,ENUM_STATIC_WEIGHT_3=WEIGHT_0,ENUM_STATIC_WEIGHT_4=WEIGHT_0,ENUM_STATIC_WEIGHT_5=WEIGHT_0,ENUM_SYNC_MODE_0=ASYNCHRONOUS,ENUM_SYNC_MODE_1=ASYNCHRONOUS,ENUM_SYNC_MODE_2=ASYNCHRONOUS,ENUM_SYNC_MODE_3=ASYNCHRONOUS,ENUM_SYNC_MODE_4=ASYNCHRONOUS,ENUM_SYNC_MODE_5=ASYNCHRONOUS,ENUM_TEST_MODE=NORMAL_MODE,ENUM_THLD_JAR1_0=THRESHOLD_32,ENUM_THLD_JAR1_1=THRESHOLD_32,ENUM_THLD_JAR1_2=THRESHOLD_32,ENUM_THLD_JAR1_3=THRESHOLD_32,ENUM_THLD_JAR1_4=THRESHOLD_32,ENUM_THLD_JAR1_5=THRESHOLD_32,ENUM_THLD_JAR2_0=THRESHOLD_16,ENUM_THLD_JAR2_1=THRESHOLD_16,ENUM_THLD_JAR2_2=THRESHOLD_16,ENUM_THLD_JAR2_3=THRESHOLD_16,ENUM_THLD_JAR2_4=THRESHOLD_16,ENUM_THLD_JAR2_5=THRESHOLD_16,ENUM_USER_ECC_EN=DISABLE,ENUM_USER_PRIORITY_0=PRIORITY_1,ENUM_USER_PRIORITY_1=PRIORITY_1,ENUM_USER_PRIORITY_2=PRIORITY_1,ENUM_USER_PRIORITY_3=PRIORITY_1,ENUM_USER_PRIORITY_4=PRIORITY_1,ENUM_USER_PRIORITY_5=PRIORITY_1,ENUM_USE_ALMOST_EMPTY_0=EMPTY,ENUM_USE_ALMOST_EMPTY_1=EMPTY,ENUM_USE_ALMOST_EMPTY_2=EMPTY,ENUM_USE_ALMOST_EMPTY_3=EMPTY,ENUM_WFIFO0_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO0_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO1_CPORT_MAP=CMD_PORT_1,ENUM_WFIFO1_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO2_CPORT_MAP=CMD_PORT_2,ENUM_WFIFO2_RDY_ALMOST_FULL=NOT_FULL,ENUM_WFIFO3_CPORT_MAP=CMD_PORT_0,ENUM_WFIFO3_RDY_ALMOST_FULL=NOT_FULL,ENUM_WRITE_ODT_CHIP=ODT_DISABLED,ENUM_WR_DWIDTH_0=DWIDTH_32,ENUM_WR_DWIDTH_1=DWIDTH_32,ENUM_WR_DWIDTH_2=DWIDTH_32,ENUM_WR_DWIDTH_3=DWIDTH_0,ENUM_WR_DWIDTH_4=DWIDTH_0,ENUM_WR_DWIDTH_5=DWIDTH_0,ENUM_WR_FIFO_IN_USE_0=TRUE,ENUM_WR_FIFO_IN_USE_1=TRUE,ENUM_WR_FIFO_IN_USE_2=TRUE,ENUM_WR_FIFO_IN_USE_3=FALSE,ENUM_WR_PORT_INFO_0=USE_0,ENUM_WR_PORT_INFO_1=USE_1,ENUM_WR_PORT_INFO_2=USE_2,ENUM_WR_PORT_INFO_3=USE_NO,ENUM_WR_PORT_INFO_4=USE_NO,ENUM_WR_PORT_INFO_5=USE_NO,EXPORT_CSR_PORT=false,FLY_BY=true,FORCE_DQS_TRACKING=AUTO,FORCE_SHADOW_REGS=AUTO,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,HR_DDIO_OUT_HAS_THREE_REGS=false,INTG_CYC_TO_RLD_JARS_0=1,INTG_CYC_TO_RLD_JARS_1=1,INTG_CYC_TO_RLD_JARS_2=1,INTG_CYC_TO_RLD_JARS_3=1,INTG_CYC_TO_RLD_JARS_4=1,INTG_CYC_TO_RLD_JARS_5=1,INTG_EXTRA_CTL_CLK_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK=0,INTG_EXTRA_CTL_CLK_ACT_TO_PCH=0,INTG_EXTRA_CTL_CLK_ACT_TO_RDWR=0,INTG_EXTRA_CTL_CLK_ARF_PERIOD=0,INTG_EXTRA_CTL_CLK_ARF_TO_VALID=0,INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT=0,INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID=0,INTG_EXTRA_CTL_CLK_PCH_TO_VALID=0,INTG_EXTRA_CTL_CLK_PDN_PERIOD=0,INTG_EXTRA_CTL_CLK_PDN_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_RD_TO_PCH=0,INTG_EXTRA_CTL_CLK_RD_TO_RD=0,INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP=0,INTG_EXTRA_CTL_CLK_RD_TO_WR=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_BC=2,INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP=2,INTG_EXTRA_CTL_CLK_SRF_TO_VALID=0,INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL=0,INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID=0,INTG_EXTRA_CTL_CLK_WR_TO_PCH=0,INTG_EXTRA_CTL_CLK_WR_TO_RD=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_BC=3,INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP=3,INTG_EXTRA_CTL_CLK_WR_TO_WR=0,INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP=0,INTG_MEM_AUTO_PD_CYCLES=0,INTG_MEM_CLK_ENTRY_CYCLES=10,INTG_MEM_IF_TREFI=2341,INTG_MEM_IF_TRFC=34,INTG_POWER_SAVING_EXIT_CYCLES=5,INTG_RCFG_SUM_WT_PRIORITY_0=0,INTG_RCFG_SUM_WT_PRIORITY_1=0,INTG_RCFG_SUM_WT_PRIORITY_2=0,INTG_RCFG_SUM_WT_PRIORITY_3=0,INTG_RCFG_SUM_WT_PRIORITY_4=0,INTG_RCFG_SUM_WT_PRIORITY_5=0,INTG_RCFG_SUM_WT_PRIORITY_6=0,INTG_RCFG_SUM_WT_PRIORITY_7=0,INTG_SUM_WT_PRIORITY_0=0,INTG_SUM_WT_PRIORITY_1=0,INTG_SUM_WT_PRIORITY_2=0,INTG_SUM_WT_PRIORITY_3=0,INTG_SUM_WT_PRIORITY_4=0,INTG_SUM_WT_PRIORITY_5=0,INTG_SUM_WT_PRIORITY_6=0,INTG_SUM_WT_PRIORITY_7=0,IS_ES_DEVICE=false,LOCAL_CS_WIDTH=0,LOCAL_ID_WIDTH=8,LOW_LATENCY=false,LRDIMM=false,LRDIMM_EXTENDED_CONFIG=0x0,LRDIMM_INT=0,LSB_RFIFO_PORT_0=0,LSB_RFIFO_PORT_1=1,LSB_RFIFO_PORT_2=2,LSB_RFIFO_PORT_3=5,LSB_RFIFO_PORT_4=5,LSB_RFIFO_PORT_5=5,LSB_WFIFO_PORT_0=0,LSB_WFIFO_PORT_1=1,LSB_WFIFO_PORT_2=2,LSB_WFIFO_PORT_3=5,LSB_WFIFO_PORT_4=5,LSB_WFIFO_PORT_5=5,MAX10_CFG=false,MAX_PENDING_RD_CMD=32,MAX_PENDING_READ_TRANSACTION=48,MAX_PENDING_WR_CMD=16,MEM_ADD_LAT=0,MEM_ASR=Manual,MEM_ATCL=Disabled,MEM_ATCL_INT=0,MEM_AUTO_LEVELING_MODE=true,MEM_AUTO_PD_CYCLES=0,MEM_BANKADDR_WIDTH=3,MEM_BL=OTF,MEM_BT=Sequential,MEM_BURST_LENGTH=8,MEM_CK_WIDTH=1,MEM_CLK_EN_WIDTH=1,MEM_CLK_FREQ=300.0,MEM_CLK_FREQ_MAX=666.667,MEM_CLK_MAX_NS=1.5,MEM_CLK_MAX_PS=1500.0,MEM_CLK_TO_DQS_CAPTURE_DELAY=100000,MEM_COL_ADDR_WIDTH=10,MEM_CS_WIDTH=1,MEM_DLL_EN=true,MEM_DQS_TO_CLK_CAPTURE_DELAY=450,MEM_DQ_PER_DQS=8,MEM_DQ_WIDTH=16,MEM_DRV_STR=RZQ/6,MEM_FORMAT=DISCRETE,MEM_GUARANTEED_WRITE_INIT=false,MEM_IF_ADDR_WIDTH=13,MEM_IF_ADDR_WIDTH_MIN=13,MEM_IF_BANKADDR_WIDTH=3,MEM_IF_BOARD_BASE_DELAY=10,MEM_IF_CHIP_BITS=1,MEM_IF_CK_WIDTH=1,MEM_IF_CLK_EN_WIDTH=1,MEM_IF_CLK_PAIR_COUNT=1,MEM_IF_COL_ADDR_WIDTH=10,MEM_IF_CONTROL_WIDTH=1,MEM_IF_CS_PER_DIMM=1,MEM_IF_CS_PER_RANK=1,MEM_IF_CS_WIDTH=1,MEM_IF_DM_PINS_EN=true,MEM_IF_DM_WIDTH=2,MEM_IF_DQSN_EN=true,MEM_IF_DQS_WIDTH=2,MEM_IF_DQ_WIDTH=16,MEM_IF_LRDIMM_RM=0,MEM_IF_NUMBER_OF_RANKS=1,MEM_IF_ODT_WIDTH=1,MEM_IF_RD_TO_WR_TURNAROUND_OCT=2,MEM_IF_READ_DQS_WIDTH=2,MEM_IF_ROW_ADDR_WIDTH=13,MEM_IF_SIM_VALID_WINDOW=0,MEM_IF_WRITE_DQS_WIDTH=2,MEM_IF_WR_TO_RD_TURNAROUND_OCT=3,MEM_INIT_EN=false,MEM_INIT_FILE=,MEM_LEVELING=false,MEM_LRDIMM_ENABLED=false,MEM_MIRROR_ADDRESSING=0,MEM_MIRROR_ADDRESSING_DEC=0,MEM_NUMBER_OF_DIMMS=1,MEM_NUMBER_OF_RANKS_PER_DEVICE=1,MEM_NUMBER_OF_RANKS_PER_DIMM=1,MEM_PD=DLL off,MEM_RANK_MULTIPLICATION_FACTOR=1,MEM_REGDIMM_ENABLED=false,MEM_ROW_ADDR_WIDTH=13,MEM_RTT_NOM=ODT Disabled,MEM_RTT_WR=Dynamic ODT off,MEM_SRT=Normal,MEM_TCL=7,MEM_TDQSCK=1,MEM_TFAW=14,MEM_TFAW_NS=45.0,MEM_TINIT_CK=150000,MEM_TINIT_US=500,MEM_TMRD_CK=4,MEM_TRAS=11,MEM_TRAS_NS=36.0,MEM_TRC=15,MEM_TRCD=5,MEM_TRCD_NS=13.5,MEM_TREFI=2341,MEM_TREFI_US=7.8,MEM_TRFC=34,MEM_TRFC_NS=110.0,MEM_TRP=5,MEM_TRP_NS=13.5,MEM_TRRD=3,MEM_TRRD_NS=7.5,MEM_TRTP=3,MEM_TRTP_NS=7.5,MEM_TWR=5,MEM_TWR_NS=15.0,MEM_TWTR=5,MEM_TYPE=DDR3,MEM_USER_LEVELING_MODE=Leveling,MEM_VENDOR=Micron,MEM_VERBOSE=true,MEM_WTCL=6,MEM_WTCL_INT=6,MR0_BL=1,MR0_BT=0,MR0_CAS_LATENCY=3,MR0_DLL=1,MR0_PD=0,MR0_WR=1,MR1_AL=0,MR1_DLL=0,MR1_DQS=0,MR1_ODS=0,MR1_QOFF=0,MR1_RDQS=0,MR1_RTT=0,MR1_TDQS=0,MR1_WL=0,MR2_ASR=0,MR2_CWL=1,MR2_RTT_WR=0,MR2_SRF=0,MR2_SRT=0,MR3_MPR=0,MR3_MPR_AA=0,MR3_MPR_RF=0,MRS_MIRROR_PING_PONG_ATSO=false,MSB_RFIFO_PORT_0=0,MSB_RFIFO_PORT_1=1,MSB_RFIFO_PORT_2=2,MSB_RFIFO_PORT_3=5,MSB_RFIFO_PORT_4=5,MSB_RFIFO_PORT_5=5,MSB_WFIFO_PORT_0=0,MSB_WFIFO_PORT_1=1,MSB_WFIFO_PORT_2=2,MSB_WFIFO_PORT_3=5,MSB_WFIFO_PORT_4=5,MSB_WFIFO_PORT_5=5,MULTICAST_EN=false,NEXTGEN=true,NUM_OF_PORTS=3,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PINGPONGPHY_EN=false,POWER_OF_TWO_BUS=false,PRE_V_SERIES_FAMILY=false,PRIORITY_PORT=1,1,1,1,1,1,PRIORITY_PORT_0=1,PRIORITY_PORT_1=1,PRIORITY_PORT_2=1,PRIORITY_PORT_3=1,PRIORITY_PORT_4=1,PRIORITY_PORT_5=1,RATE=Full,RDBUFFER_ADDR_WIDTH=8,RDIMM=false,RDIMM_CONFIG=0,RDIMM_INT=0,REFRESH_BURST_VALIDATION=false,SCC_DATA_WIDTH=1,SOPC_COMPAT_RESET=false,SPEED_GRADE=8,STARVE_LIMIT=10,SYS_INFO_DEVICE_FAMILY=Cyclone V,TG_TEMP_PORT_0=3,TG_TEMP_PORT_1=3,TG_TEMP_PORT_2=3,TG_TEMP_PORT_3=0,TG_TEMP_PORT_4=0,TG_TEMP_PORT_5=0,TIMING_TDH=65,TIMING_TDQSCK=255,TIMING_TDQSCKDL=1200,TIMING_TDQSCKDM=900,TIMING_TDQSCKDS=450,TIMING_TDQSQ=125,TIMING_TDQSS=0.25,TIMING_TDS=30,TIMING_TDSH=0.2,TIMING_TDSS=0.2,TIMING_TIH=140,TIMING_TIS=190,TIMING_TQH=0.38,TIMING_TQSH=0.4,TRK_PARALLEL_SCC_LOAD=false,USE_AXI_ADAPTOR=false,USE_DQS_TRACKING=false,USE_HPS_DQS_TRACKING=false,USE_MEM_CLK_FREQ=false,USE_MM_ADAPTOR=true,USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY=true,USE_SHADOW_REGS=false,VECT_ATTR_COUNTER_ONE_MASK=0,VECT_ATTR_COUNTER_ONE_MATCH=0,VECT_ATTR_COUNTER_ZERO_MASK=0,VECT_ATTR_COUNTER_ZERO_MATCH=0,VECT_ATTR_DEBUG_SELECT_BYTE=0,WEIGHT_PORT=0,0,0,0,0,0,WEIGHT_PORT_0=0,WEIGHT_PORT_1=0,WEIGHT_PORT_2=0,WEIGHT_PORT_3=0,WEIGHT_PORT_4=0,WEIGHT_PORT_5=0,WRBUFFER_ADDR_WIDTH=6"
   instancePathKey="LPC_qsys:.:DDR3_interface:.:c0"
   kind="altera_mem_if_ddr3_hard_memory_controller"
   version="15.0"
   name="altera_mem_if_hard_memory_controller_top_cyclonev">
  <parameter name="VECT_ATTR_COUNTER_ZERO_MATCH" value="0" />
  <parameter name="ENUM_GANGED_ARF" value="DISABLED" />
  <parameter name="LRDIMM_INT" value="0" />
  <parameter name="ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_ADDR_WIDTH_MIN" value="13" />
  <parameter name="MEM_DQS_TO_CLK_CAPTURE_DELAY" value="450" />
  <parameter name="CFG_DATA_REORDERING_TYPE" value="INTER_BANK" />
  <parameter name="MEM_LEVELING" value="false" />
  <parameter name="CV_ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRRD" value="TRRD_3" />
  <parameter name="CV_ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_ATTR_COUNTER_ZERO_RESET" value="DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="MEM_ADD_LAT" value="0" />
  <parameter name="CV_ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR" value="2" />
  <parameter name="CV_ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT" value="0" />
  <parameter name="CTL_RD_TO_RD_EXTRA_CLK" value="0" />
  <parameter name="WEIGHT_PORT" value="0,0,0,0,0,0" />
  <parameter name="ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_MEM_IF_TRFC" value="34" />
  <parameter name="MEM_REGDIMM_ENABLED" value="false" />
  <parameter name="AFI_DQ_WIDTH" value="32" />
  <parameter name="AP_MODE_EN" value="0" />
  <parameter name="ENUM_CPORT5_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="ENUM_CPORT2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="VECT_ATTR_COUNTER_ZERO_MASK" value="0" />
  <parameter name="ALLOCATED_WFIFO_PORT" value="F0,F1,F2,None,None,None" />
  <parameter name="MEM_TRAS_NS" value="36.0" />
  <parameter name="INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_ENUM_CPORT2_WFIFO_MAP" value="FIFO_2" />
  <parameter name="INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENABLE_BONDING" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_BC" value="2" />
  <parameter name="CV_ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP" value="3" />
  <parameter name="ENUM_CPORT1_RFIFO_MAP" value="FIFO_1" />
  <parameter name="RDIMM_CONFIG" value="0" />
  <parameter name="CV_ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_ENABLE_INTR" value="DISABLED" />
  <parameter name="INTG_MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="AVL_DATA_WIDTH" value="32" />
  <parameter name="MEM_IF_BOARD_BASE_DELAY" value="10" />
  <parameter name="CTL_DYNAMIC_BANK_NUM" value="4" />
  <parameter name="MR1_RDQS" value="0" />
  <parameter name="ENUM_MEM_IF_ROWADDR_WIDTH" value="ADDR_WIDTH_13" />
  <parameter name="MR0_PD" value="0" />
  <parameter name="MEM_VENDOR" value="Micron" />
  <parameter name="MEM_IF_CS_PER_RANK" value="1" />
  <parameter name="CV_PORT_1_CONNECT_TO_AV_PORT" value="1" />
  <parameter name="TRK_PARALLEL_SCC_LOAD" value="false" />
  <parameter name="CV_ENUM_CPORT1_TYPE" value="BI_DIRECTION" />
  <parameter name="USE_MEM_CLK_FREQ" value="false" />
  <parameter name="CV_MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_READ_ODT_CHIP" value="0" />
  <parameter name="CV_MSB_WFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_WFIFO_PORT_3" value="5" />
  <parameter name="RDIMM" value="false" />
  <parameter name="ENUM_MEM_IF_COLADDR_WIDTH" value="ADDR_WIDTH_10" />
  <parameter name="ENABLE_USER_ECC" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_PERIOD" value="0" />
  <parameter name="MEM_TRC" value="15" />
  <parameter name="AVL_ADDR_WIDTH_PORT_2" value="25" />
  <parameter name="ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID" value="0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="AVL_ADDR_WIDTH_PORT_1" value="25" />
  <parameter name="ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_2" value="USE_2" />
  <parameter name="AVL_ADDR_WIDTH_PORT_0" value="25" />
  <parameter name="ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="AFI_CS_WIDTH" value="1" />
  <parameter name="AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_1" value="USE_1" />
  <parameter name="AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_MSB_WFIFO_PORT_2" value="2" />
  <parameter name="CV_MSB_WFIFO_PORT_1" value="1" />
  <parameter name="ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_WFIFO_PORT_0" value="0" />
  <parameter name="TG_TEMP_PORT_5" value="0" />
  <parameter name="TG_TEMP_PORT_3" value="0" />
  <parameter name="TG_TEMP_PORT_4" value="0" />
  <parameter name="TG_TEMP_PORT_1" value="3" />
  <parameter name="TG_TEMP_PORT_2" value="3" />
  <parameter name="TG_TEMP_PORT_0" value="3" />
  <parameter name="ENUM_MEM_IF_BURSTLENGTH" value="MEM_IF_BURSTLENGTH_8" />
  <parameter name="CFG_ENABLE_NO_DM" value="0" />
  <parameter name="MR1_TDQS" value="0" />
  <parameter name="INTG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DIMM" value="1" />
  <parameter name="CTL_ECC_MULTIPLES_16_24_40_72" value="1" />
  <parameter name="CV_ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TCWL" value="TCWL_6" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE" value="false" />
  <parameter name="REFRESH_BURST_VALIDATION" value="false" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID" value="0" />
  <parameter name="ENUM_MEM_IF_TRTP" value="TRTP_3" />
  <parameter name="INTG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="MEM_IF_ADDR_WIDTH" value="13" />
  <parameter name="CSR_ADDR_WIDTH" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_VALID" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_WR_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="RDIMM_INT" value="0" />
  <parameter name="CV_ENUM_WR_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="CTL_CSR_READ_ONLY" value="1" />
  <parameter name="ENUM_MASK_DBE_INTR" value="DISABLED" />
  <parameter name="CV_ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="CV_ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="AC_ROM_MR0_MIRR" value="0001001001001" />
  <parameter name="MEM_TWTR" value="5" />
  <parameter name="ENUM_ENABLE_BURST_INTERRUPT" value="DISABLED" />
  <parameter name="CV_ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="WEIGHT_PORT_2" value="0" />
  <parameter name="WEIGHT_PORT_1" value="0" />
  <parameter name="WEIGHT_PORT_0" value="0" />
  <parameter name="WEIGHT_PORT_5" value="0" />
  <parameter name="WEIGHT_PORT_4" value="0" />
  <parameter name="WEIGHT_PORT_3" value="0" />
  <parameter name="ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="CV_ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="MEM_TRFC_NS" value="110.0" />
  <parameter name="CV_ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="MR2_RTT_WR" value="0" />
  <parameter name="ENUM_MEM_IF_TFAW" value="TFAW_14" />
  <parameter name="AFI_ODT_WIDTH" value="1" />
  <parameter name="CV_ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="ENUM_WFIFO0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="DISCRETE_FLY_BY" value="true" />
  <parameter name="AVL_SYMBOL_WIDTH" value="8" />
  <parameter name="MEM_IF_DM_WIDTH" value="2" />
  <parameter name="LOCAL_CS_WIDTH" value="0" />
  <parameter name="CTL_ECC_ENABLED" value="false" />
  <parameter name="AUTO_POWERDN_EN" value="false" />
  <parameter name="ENUM_WFIFO3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MAX_PENDING_WR_CMD" value="16" />
  <parameter name="MAX_PENDING_READ_TRANSACTION" value="48" />
  <parameter name="ENUM_ATTR_COUNTER_ONE_RESET" value="DISABLED" />
  <parameter name="ENUM_WRITE_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="MEM_IF_CHIP_BITS" value="1" />
  <parameter name="ENUM_MEM_IF_CS_PER_RANK" value="MEM_IF_CS_PER_RANK_1" />
  <parameter name="MEM_IF_CK_WIDTH" value="1" />
  <parameter name="MEM_TCL" value="7" />
  <parameter name="ENUM_LOCAL_IF_CS_WIDTH" value="ADDR_WIDTH_0" />
  <parameter name="TIMING_TDQSCK" value="255" />
  <parameter name="CTL_USR_REFRESH_EN" value="false" />
  <parameter name="ENUM_WR_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_2" value="TRUE" />
  <parameter name="CFG_PORT_WIDTH_READ_ODT_CHIP" value="1" />
  <parameter name="ENUM_WR_FIFO_IN_USE_1" value="TRUE" />
  <parameter name="ENUM_WR_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="AFI_RATE_RATIO" value="1" />
  <parameter name="ENUM_THLD_JAR2_3" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_4" value="THRESHOLD_16" />
  <parameter name="ENUM_THLD_JAR2_5" value="THRESHOLD_16" />
  <parameter name="AV_PORT_0_CONNECT_TO_CV_PORT" value="0" />
  <parameter name="ENUM_CTL_ECC_RMW_ENABLED" value="CTL_ECC_RMW_DISABLED" />
  <parameter name="CFG_TCCD_NS" value="2.5" />
  <parameter name="AVL_NUM_SYMBOLS" value="4" />
  <parameter name="CTL_OUTPUT_REGD" value="false" />
  <parameter name="CV_PORT_0_CONNECT_TO_AV_PORT" value="0" />
  <parameter name="CTL_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_PCH" value="0" />
  <parameter name="DQ_DDR" value="1" />
  <parameter name="MEM_INIT_FILE" value="" />
  <parameter name="AVL_PORT" value="Port 0,Port 1,Port 2" />
  <parameter name="ALLOCATED_RFIFO_PORT" value="F0,F1,F2,None,None,None" />
  <parameter name="MEM_CK_WIDTH" value="1" />
  <parameter name="MEM_ATCL" value="Disabled" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="AC_ROM_MR0_DLL_RESET" value="0001100110000" />
  <parameter name="MEM_TDQSCK" value="1" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD" value="0" />
  <parameter name="MEM_WTCL" value="6" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP" value="0" />
  <parameter name="CV_ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_IF_CS_PER_DIMM" value="1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="CTL_ECC_CSR_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP" value="2" />
  <parameter name="MEM_AUTO_PD_CYCLES" value="0" />
  <parameter name="CV_ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="AVL_DATA_WIDTH_PORT" value="32,32,32,32,32,32" />
  <parameter name="CTL_ECC_MULTIPLES_40_72" value="1" />
  <parameter name="MSB_RFIFO_PORT_2" value="2" />
  <parameter name="MSB_RFIFO_PORT_3" value="5" />
  <parameter name="MSB_RFIFO_PORT_4" value="5" />
  <parameter name="MSB_RFIFO_PORT_5" value="5" />
  <parameter name="CV_ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_DRV_STR" value="RZQ/6" />
  <parameter name="MEM_TREFI" value="2341" />
  <parameter name="MSB_RFIFO_PORT_0" value="0" />
  <parameter name="MEM_TRP_NS" value="13.5" />
  <parameter name="MSB_RFIFO_PORT_1" value="1" />
  <parameter name="CTL_HRB_ENABLED" value="false" />
  <parameter name="ENUM_MMR_CFG_MEM_BL" value="MP_BL_8" />
  <parameter name="MEM_IF_CS_WIDTH" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_1" value="USE_1" />
  <parameter name="STARVE_LIMIT" value="10" />
  <parameter name="CV_ENUM_WR_PORT_INFO_2" value="USE_2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="CFG_PORT_WIDTH_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_USR_REFRESH" value="0" />
  <parameter name="AV_PORT_2_CONNECT_TO_CV_PORT" value="2" />
  <parameter name="CV_ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MR0_BT" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL" value="0" />
  <parameter name="MR1_AL" value="0" />
  <parameter name="MR0_BL" value="1" />
  <parameter name="MEM_TRCD" value="5" />
  <parameter name="MEM_IF_WR_TO_RD_TURNAROUND_OCT" value="3" />
  <parameter name="MAX_PENDING_RD_CMD" value="32" />
  <parameter name="MEM_WTCL_INT" value="6" />
  <parameter name="MEM_IF_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_CPORT1_TYPE" value="BI_DIRECTION" />
  <parameter name="AV_PORT_5_CONNECT_TO_CV_PORT" value="5" />
  <parameter name="MR0_DLL" value="1" />
  <parameter name="FORCE_SHADOW_REGS" value="AUTO" />
  <parameter name="PINGPONGPHY_EN" value="false" />
  <parameter name="CFG_WRITE_ODT_CHIP" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="MR2_ASR" value="0" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_1" value="4" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_2" value="4" />
  <parameter name="MR2_CWL" value="1" />
  <parameter name="CV_AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="MEM_IF_LRDIMM_RM" value="0" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MATCH" value="0" />
  <parameter name="ENUM_PRIORITY_1_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_1_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="DUPLICATE_AC" value="false" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_5" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_1" value="4" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_2" value="4" />
  <parameter name="AC_ROM_MR1_MIRR" value="0000000000000" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_3" value="1" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_4" value="1" />
  <parameter name="CFG_POWER_SAVING_EXIT_CYCLES" value="5" />
  <parameter name="AVL_NUM_SYMBOLS_PORT_0" value="4" />
  <parameter name="CV_PORT_2_CONNECT_TO_AV_PORT" value="2" />
  <parameter name="ENABLE_CTRL_AVALON_INTERFACE" value="true" />
  <parameter name="AUTO_PD_CYCLES" value="0" />
  <parameter name="ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_PERIOD" value="0" />
  <parameter name="AFI_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="ENUM_THLD_JAR2_0" value="THRESHOLD_16" />
  <parameter name="CTL_DEEP_POWERDN_EN" value="false" />
  <parameter name="CTL_TBP_NUM" value="4" />
  <parameter name="ENUM_THLD_JAR2_1" value="THRESHOLD_16" />
  <parameter name="MEM_COL_ADDR_WIDTH" value="10" />
  <parameter name="ENUM_THLD_JAR2_2" value="THRESHOLD_16" />
  <parameter name="CTL_ENABLE_BURST_TERMINATE_INT" value="false" />
  <parameter name="CFG_ECC_DECODER_REG" value="0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT_INT" value="false" />
  <parameter name="MEM_CLK_FREQ_MAX" value="666.667" />
  <parameter name="MR1_RTT" value="0" />
  <parameter name="AC_ROM_MR0_DLL_RESET_MIRR" value="0001011001000" />
  <parameter name="CTL_DYNAMIC_BANK_ALLOCATION" value="false" />
  <parameter name="CSR_DATA_WIDTH" value="8" />
  <parameter name="MEM_DLL_EN" value="true" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="USE_MM_ADAPTOR" value="true" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_1" value="WEIGHT_0" />
  <parameter name="ALTMEMPHY_COMPATIBLE_MODE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_6_0" value="WEIGHT_0" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="MEM_IF_DQSN_EN" value="true" />
  <parameter name="ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_ROM_MR0" value="0001000110001" />
  <parameter name="MEM_TRAS" value="11" />
  <parameter name="ENUM_ECC_DQ_WIDTH" value="ECC_DQ_WIDTH_0" />
  <parameter name="CTL_ECC_AUTO_CORRECTION_ENABLED" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP" value="0" />
  <parameter name="MEM_TINIT_US" value="500" />
  <parameter name="CTL_SELF_REFRESH" value="0" />
  <parameter name="ENUM_MEM_IF_TWTR" value="TWTR_5" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_USER_ECC_EN" value="DISABLE" />
  <parameter name="AC_ROM_MR2" value="0000000001000" />
  <parameter name="AC_ROM_MR1" value="0000000000000" />
  <parameter name="AC_ROM_MR3" value="0000000000000" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_PCH" value="0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_TO_VALID" value="0" />
  <parameter name="ENUM_CFG_BURST_LENGTH" value="BL_8" />
  <parameter name="MEM_IF_CLK_PAIR_COUNT" value="1" />
  <parameter name="CV_ENUM_PRIORITY_6_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_2" value="WEIGHT_0" />
  <parameter name="MEM_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PRIORITY_6_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_6_4" value="WEIGHT_0" />
  <parameter name="MEM_SRT" value="Normal" />
  <parameter name="MEM_NUMBER_OF_DIMMS" value="1" />
  <parameter name="MEM_IF_READ_DQS_WIDTH" value="2" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="CV_ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="CFG_TYPE" value="2" />
  <parameter name="ENUM_CLR_INTR" value="NO_CLR_INTR" />
  <parameter name="ENUM_CPORT3_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_RD_DIFF_CHIP_EXTRA_CLK" value="1" />
  <parameter name="AV_PORT_1_CONNECT_TO_CV_PORT" value="1" />
  <parameter name="CV_PORT_5_CONNECT_TO_AV_PORT" value="5" />
  <parameter name="CTL_WR_TO_WR_DIFF_CHIP_EXTRA_CLK" value="2" />
  <parameter name="MEM_TMRD_CK" value="4" />
  <parameter name="CFG_INTERFACE_WIDTH" value="16" />
  <parameter name="DEVICE_DEPTH" value="1" />
  <parameter name="HR_DDIO_OUT_HAS_THREE_REGS" value="false" />
  <parameter name="CV_ENUM_RFIFO2_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="ENUM_MASK_CORR_DROPPED_INTR" value="DISABLED" />
  <parameter name="ENUM_ATTR_STATIC_CONFIG_VALID" value="DISABLED" />
  <parameter name="CTL_ENABLE_WDATA_PATH_LATENCY" value="false" />
  <parameter name="ENUM_CLOCK_OFF_2" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_1" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_0" value="DISABLED" />
  <parameter name="CFG_BURST_LENGTH" value="8" />
  <parameter name="ENUM_CLOCK_OFF_5" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_4" value="DISABLED" />
  <parameter name="ENUM_CLOCK_OFF_3" value="DISABLED" />
  <parameter name="PRIORITY_PORT" value="1,1,1,1,1,1" />
  <parameter name="CV_ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="CFG_MEM_CLK_ENTRY_CYCLES" value="10" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="WRBUFFER_ADDR_WIDTH" value="6" />
  <parameter name="ENUM_CFG_INTERFACE_WIDTH" value="DWIDTH_16" />
  <parameter name="ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="MEM_ATCL_INT" value="0" />
  <parameter name="ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="CV_ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="TIMING_TDSS" value="0.2" />
  <parameter name="CV_ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="CSR_BE_WIDTH" value="1" />
  <parameter name="CV_ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="MEM_TRTP_NS" value="7.5" />
  <parameter name="CV_CPORT_TYPE_PORT_2" value="3" />
  <parameter name="CV_CPORT_TYPE_PORT_3" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_0" value="3" />
  <parameter name="CV_CPORT_TYPE_PORT_1" value="3" />
  <parameter name="CV_CPORT_TYPE_PORT_4" value="0" />
  <parameter name="CV_CPORT_TYPE_PORT_5" value="0" />
  <parameter name="ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="MEM_CLK_TO_DQS_CAPTURE_DELAY" value="100000" />
  <parameter name="AP_MODE" value="false" />
  <parameter name="ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_MEMTYPE" value="DDR3_SDRAM" />
  <parameter name="MEM_PD" value="DLL off" />
  <parameter name="TIMING_TDSH" value="0.2" />
  <parameter name="CTL_AUTOPCH_EN" value="false" />
  <parameter name="ENUM_PDN_EXIT_CYCLES" value="SLOW_EXIT" />
  <parameter name="INTG_EXTRA_CTL_CLK_PDN_TO_VALID" value="0" />
  <parameter name="MEM_DQ_WIDTH" value="16" />
  <parameter
     name="ENUM_CFG_SELF_RFSH_EXIT_CYCLES"
     value="SELF_RFSH_EXIT_CYCLES_512" />
  <parameter name="ENUM_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="FLY_BY" value="true" />
  <parameter name="ENUM_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="TIMING_TQSH" value="0.4" />
  <parameter name="CV_ENUM_CPORT4_WFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_0" value="0" />
  <parameter name="AFI_CLK_PAIR_COUNT" value="1" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="LSB_RFIFO_PORT_5" value="5" />
  <parameter name="LSB_RFIFO_PORT_3" value="5" />
  <parameter name="LSB_RFIFO_PORT_4" value="5" />
  <parameter name="LSB_RFIFO_PORT_1" value="1" />
  <parameter name="CV_ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="LSB_RFIFO_PORT_2" value="2" />
  <parameter name="MEM_CLK_MAX_NS" value="1.5" />
  <parameter name="DWIDTH_RATIO" value="2" />
  <parameter name="INTG_MEM_IF_TREFI" value="2341" />
  <parameter name="CFG_CLR_INTR" value="0" />
  <parameter name="ENUM_CPORT3_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_ENABLE_NO_DM" value="DISABLED" />
  <parameter name="ENUM_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="MEM_TINIT_CK" value="150000" />
  <parameter name="ENUM_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="AC_ROM_MR1_OCD_ENABLE" value="" />
  <parameter name="MEM_IF_SIM_VALID_WINDOW" value="0" />
  <parameter name="MEM_BL" value="OTF" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="MEM_BT" value="Sequential" />
  <parameter name="ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CONTROLLER_LATENCY" value="5" />
  <parameter name="MEM_TRTP" value="3" />
  <parameter name="ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="MEM_DQ_PER_DQS" value="8" />
  <parameter name="CV_ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_REGDIMM_ENABLED" value="REGDIMM_DISABLED" />
  <parameter name="CV_ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENABLE_BURST_MERGE" value="false" />
  <parameter name="CV_ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT2_WFIFO_MAP" value="FIFO_2" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT5_TYPE" value="DISABLE" />
  <parameter name="ENUM_ENABLE_BURST_TERMINATE" value="DISABLED" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="CTL_ENABLE_BURST_INTERRUPT" value="false" />
  <parameter name="VECT_ATTR_DEBUG_SELECT_BYTE" value="0" />
  <parameter name="CV_PORT_4_CONNECT_TO_AV_PORT" value="4" />
  <parameter name="CTL_LOOK_AHEAD_DEPTH" value="4" />
  <parameter name="DEVICE_WIDTH" value="1" />
  <parameter name="SOPC_COMPAT_RESET" value="false" />
  <parameter name="ENUM_ENABLE_PIPELINEGLOBAL" value="DISABLED" />
  <parameter name="AFI_CONTROL_WIDTH" value="1" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="MEM_IF_DM_PINS_EN" value="true" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CV_INTG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_RD_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_SINGLE_READY_3" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_1" value="CONCATENATE_RDY" />
  <parameter name="ENUM_SINGLE_READY_2" value="CONCATENATE_RDY" />
  <parameter name="ENUM_WFIFO2_CPORT_MAP" value="CMD_PORT_2" />
  <parameter name="ENUM_GEN_DBE" value="GEN_DBE_DISABLED" />
  <parameter name="ENUM_SINGLE_READY_0" value="CONCATENATE_RDY" />
  <parameter name="DATA_RATE_RATIO" value="2" />
  <parameter name="ENUM_ENABLE_DQS_TRACKING" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_3" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_2" value="DISABLED" />
  <parameter name="ENUM_ENABLE_BONDING_5" value="DISABLED" />
  <parameter name="ENUM_MEM_IF_TCL" value="TCL_7" />
  <parameter name="ENUM_ENABLE_BONDING_4" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="CV_ENUM_CPORT1_RFIFO_MAP" value="FIFO_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="LOW_LATENCY" value="false" />
  <parameter name="ENUM_ENABLE_BONDING_1" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_ENABLE_BONDING_0" value="DISABLED" />
  <parameter name="CV_ENUM_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="CV_ENUM_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="ENUM_MEM_IF_DQ_PER_CHIP" value="MEM_IF_DQ_PER_CHIP_8" />
  <parameter name="ENUM_RFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="RATE" value="Full" />
  <parameter name="MR1_WL" value="0" />
  <parameter name="POWER_OF_TWO_BUS" value="false" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="MR3_MPR_RF" value="0" />
  <parameter name="MEM_IF_CONTROL_WIDTH" value="1" />
  <parameter name="DEBUG_MODE" value="false" />
  <parameter name="MEM_RTT_WR" value="Dynamic ODT off" />
  <parameter name="CFG_STARVE_LIMIT" value="10" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT" value="0" />
  <parameter name="ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="MEM_CLK_MAX_PS" value="1500.0" />
  <parameter name="ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="MEM_IF_NUMBER_OF_RANKS" value="1" />
  <parameter name="MEM_IF_RD_TO_WR_TURNAROUND_OCT" value="2" />
  <parameter name="ENUM_WR_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="MEM_BURST_LENGTH" value="8" />
  <parameter name="ENUM_WR_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_WR_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="MEM_TRRD" value="3" />
  <parameter name="ENUM_WR_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="ENUM_WR_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="MEM_INIT_EN" value="false" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_PCH" value="0" />
  <parameter name="ADDR_RATE_RATIO" value="1" />
  <parameter name="CFG_SELF_RFSH_EXIT_CYCLES" value="512" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_0" value="0" />
  <parameter name="CTL_REGDIMM_ENABLED" value="false" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_1" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_1" value="1" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_2" value="0" />
  <parameter name="CV_LSB_WFIFO_PORT_0" value="0" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_3" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_0" value="25" />
  <parameter name="CV_ENUM_WFIFO1_CPORT_MAP" value="CMD_PORT_1" />
  <parameter name="ENUM_GEN_SBE" value="GEN_SBE_DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_4" value="0" />
  <parameter name="ENUM_ENABLE_BONDING_WRAPBACK" value="DISABLED" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_5" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_2" value="25" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_6" value="0" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_1" value="25" />
  <parameter name="INTG_RCFG_SUM_WT_PRIORITY_7" value="0" />
  <parameter name="MEM_RANK_MULTIPLICATION_FACTOR" value="1" />
  <parameter name="ENUM_THLD_JAR1_4" value="THRESHOLD_32" />
  <parameter name="MEM_RTT_NOM" value="ODT Disabled" />
  <parameter name="ENUM_THLD_JAR1_5" value="THRESHOLD_32" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_4" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_3" value="1" />
  <parameter name="CV_AVL_ADDR_WIDTH_PORT_5" value="1" />
  <parameter name="AFI_WRANK_WIDTH" value="2" />
  <parameter name="LRDIMM" value="false" />
  <parameter name="MR1_DLL" value="0" />
  <parameter name="CFG_ADDR_ORDER" value="0" />
  <parameter name="ENUM_WR_PORT_INFO_0" value="USE_0" />
  <parameter name="CTL_ODT_ENABLED" value="false" />
  <parameter name="ENUM_WR_PORT_INFO_5" value="USE_NO" />
  <parameter name="MEM_IF_CLK_EN_WIDTH" value="1" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ENUM_WR_PORT_INFO_1" value="USE_1" />
  <parameter name="ENUM_WR_PORT_INFO_2" value="USE_2" />
  <parameter name="ENUM_WR_PORT_INFO_3" value="USE_NO" />
  <parameter name="ENUM_WR_PORT_INFO_4" value="USE_NO" />
  <parameter name="MEM_ROW_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_THLD_JAR1_0" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_1" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_2" value="THRESHOLD_32" />
  <parameter name="ENUM_THLD_JAR1_3" value="THRESHOLD_32" />
  <parameter name="ENUM_CPORT2_TYPE" value="BI_DIRECTION" />
  <parameter name="ENUM_ENABLE_ATPG" value="DISABLED" />
  <parameter name="MEM_FORMAT" value="DISCRETE" />
  <parameter name="CONTROLLER_TYPE" value="nextgen_v110" />
  <parameter name="AFI_WLAT_WIDTH" value="6" />
  <parameter name="MEM_IF_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CTL_CSR_CONNECTION" value="INTERNAL_JTAG" />
  <parameter name="CTL_CS_WIDTH" value="1" />
  <parameter name="ENUM_OUTPUT_REGD" value="DISABLED" />
  <parameter name="MR1_ODS" value="0" />
  <parameter name="MEM_TRFC" value="34" />
  <parameter name="AV_PORT_4_CONNECT_TO_CV_PORT" value="4" />
  <parameter name="ENUM_SYNC_MODE_1" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_5" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_0" value="ASYNCHRONOUS" />
  <parameter name="ENUM_SYNC_MODE_3" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_3" value="WEIGHT_0" />
  <parameter name="ENUM_SYNC_MODE_2" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_4" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_5" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_1" value="WEIGHT_0" />
  <parameter name="ENUM_CPORT4_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="ENUM_SYNC_MODE_4" value="ASYNCHRONOUS" />
  <parameter name="CV_ENUM_RCFG_STATIC_WEIGHT_2" value="WEIGHT_0" />
  <parameter name="FORCE_DQS_TRACKING" value="AUTO" />
  <parameter name="ENUM_CFG_TYPE" value="DDR3" />
  <parameter name="CV_ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="ADDR_ORDER" value="0" />
  <parameter name="MEM_VERBOSE" value="true" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="MR2_SRF" value="0" />
  <parameter name="ENUM_CPORT4_TYPE" value="DISABLE" />
  <parameter name="ENUM_MEM_IF_BANKADDR_WIDTH" value="ADDR_WIDTH_3" />
  <parameter name="ENUM_MASK_SBE_INTR" value="DISABLED" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK" value="0" />
  <parameter name="MRS_MIRROR_PING_PONG_ATSO" value="false" />
  <parameter name="ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_READ_ODT_CHIP" value="ODT_DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_5" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_4" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_3" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_2" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_1" value="DISABLED" />
  <parameter name="ENUM_AUTO_PCH_ENABLE_0" value="DISABLED" />
  <parameter name="VECT_ATTR_COUNTER_ONE_MASK" value="0" />
  <parameter name="MULTICAST_EN" value="false" />
  <parameter name="CV_ENUM_PORT4_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_GUARANTEED_WRITE_INIT" value="false" />
  <parameter name="ENUM_RFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="AC_PARITY" value="false" />
  <parameter name="AC_ROM_MR2_MIRR" value="0000000010000" />
  <parameter name="MR1_DQS" value="0" />
  <parameter name="ENUM_ENABLE_ECC_CODE_OVERWRITES" value="DISABLED" />
  <parameter name="MR2_SRT" value="0" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="ENUM_MEM_IF_TMRD" value="TMRD_4" />
  <parameter name="CV_LSB_WFIFO_PORT_3" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_2" value="2" />
  <parameter name="CV_LSB_WFIFO_PORT_5" value="5" />
  <parameter name="CV_LSB_WFIFO_PORT_4" value="5" />
  <parameter name="MEM_USER_LEVELING_MODE" value="Leveling" />
  <parameter name="MR1_QOFF" value="0" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="MEM_CLK_EN_WIDTH" value="1" />
  <parameter name="CV_ENUM_WFIFO0_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_MEM_IF_TWR" value="TWR_5" />
  <parameter name="ENUM_CPORT2_RFIFO_MAP" value="FIFO_2" />
  <parameter name="MEM_TYPE" value="DDR3" />
  <parameter name="ENUM_MEM_IF_TRAS" value="TRAS_11" />
  <parameter name="ENUM_INC_SYNC" value="FIFO_SET_2" />
  <parameter name="ENUM_MEM_IF_TRCD" value="TRCD_5" />
  <parameter name="TIMING_TIS" value="190" />
  <parameter name="ENUM_PRIORITY_0_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_5" value="WEIGHT_0" />
  <parameter name="CTL_RD_TO_PCH_EXTRA_CLK" value="0" />
  <parameter name="ENUM_PRIORITY_0_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_3" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_ARF_TO_VALID" value="0" />
  <parameter name="ENUM_PRIORITY_0_0" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_0_1" value="WEIGHT_0" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_WR" value="0" />
  <parameter name="CTL_CMD_QUEUE_DEPTH" value="8" />
  <parameter name="AVL_ADDR_WIDTH" value="25" />
  <parameter name="CV_ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="MAX10_CFG" value="false" />
  <parameter name="CFG_REORDER_DATA" value="true" />
  <parameter name="ENUM_ENABLE_FAST_EXIT_PPD" value="DISABLED" />
  <parameter name="ENUM_CPORT1_WFIFO_MAP" value="FIFO_1" />
  <parameter name="ENUM_CPORT4_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_PORT3_WIDTH" value="PORT_32_BIT" />
  <parameter name="CONTINUE_AFTER_CAL_FAIL" value="false" />
  <parameter name="AFI_RRANK_WIDTH" value="2" />
  <parameter name="ENUM_WFIFO1_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="MR3_MPR" value="0" />
  <parameter name="ENUM_CFG_STARVE_LIMIT" value="STARVE_LIMIT_10" />
  <parameter name="MEM_IF_ODT_WIDTH" value="1" />
  <parameter name="TIMING_TDQSCKDL" value="1200" />
  <parameter name="TIMING_TDQSCKDS" value="450" />
  <parameter name="TIMING_TDQSCKDM" value="900" />
  <parameter name="ENUM_MEM_IF_TCCD" value="TCCD_4" />
  <parameter name="CV_ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="AVL_BE_WIDTH" value="4" />
  <parameter name="AVL_MAX_SIZE" value="4" />
  <parameter name="ENUM_CTL_USR_REFRESH" value="CTL_USR_REFRESH_DISABLED" />
  <parameter name="CV_ENUM_CPORT2_RFIFO_MAP" value="FIFO_2" />
  <parameter name="CFG_ERRCMD_FIFO_REG" value="0" />
  <parameter name="ENUM_DISABLE_MERGING" value="MERGING_ENABLED" />
  <parameter name="CV_ENUM_PRIORITY_7_0" value="WEIGHT_0" />
  <parameter name="ENUM_CTL_ADDR_ORDER" value="CHIP_ROW_BANK_COL" />
  <parameter name="AFI_DM_WIDTH" value="4" />
  <parameter name="ENUM_CTL_ECC_ENABLED" value="CTL_ECC_DISABLED" />
  <parameter name="BYTE_ENABLE" value="true" />
  <parameter name="USE_SHADOW_REGS" value="false" />
  <parameter name="ENUM_MEM_IF_CS_WIDTH" value="MEM_IF_CS_WIDTH_1" />
  <parameter name="MEM_IF_BANKADDR_WIDTH" value="3" />
  <parameter name="CV_ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="ENUM_CAL_REQ" value="DISABLED" />
  <parameter name="ENUM_PORT0_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_IF_DQ_WIDTH" value="16" />
  <parameter name="ADDR_CMD_DDR" value="0" />
  <parameter name="MR3_MPR_AA" value="0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_1" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="MEM_TFAW_NS" value="45.0" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_2" value="32" />
  <parameter name="AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_3" value="1" />
  <parameter name="AVL_DATA_WIDTH_PORT_2" value="32" />
  <parameter name="AVL_DATA_WIDTH_PORT_1" value="32" />
  <parameter name="AVL_DATA_WIDTH_PORT_0" value="32" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_5" value="1" />
  <parameter name="MEM_AUTO_LEVELING_MODE" value="true" />
  <parameter name="CV_AVL_DATA_WIDTH_PORT_4" value="1" />
  <parameter name="AFI_CLK_EN_WIDTH" value="1" />
  <parameter name="TIMING_TQH" value="0.38" />
  <parameter name="ENUM_MEM_IF_DWIDTH" value="MEM_IF_DWIDTH_16" />
  <parameter name="ENUM_RD_PORT_INFO_2" value="USE_2" />
  <parameter name="CV_ENUM_RD_DWIDTH_3" value="DWIDTH_0" />
  <parameter name="ENUM_RD_PORT_INFO_3" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_2" value="DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_4" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_5" value="DWIDTH_0" />
  <parameter name="ENUM_MEM_IF_SPEEDBIN" value="DDR3_1600_8_8_8" />
  <parameter name="ENUM_RD_PORT_INFO_5" value="USE_NO" />
  <parameter name="CV_ENUM_RD_DWIDTH_4" value="DWIDTH_0" />
  <parameter name="ENUM_CPORT0_TYPE" value="BI_DIRECTION" />
  <parameter name="CV_ENUM_PRIORITY_7_2" value="WEIGHT_0" />
  <parameter name="ENUM_MEM_IF_TRP" value="TRP_5" />
  <parameter name="CV_ENUM_PRIORITY_7_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_7_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_ENUM_PRIORITY_7_5" value="WEIGHT_0" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="CV_ENUM_WFIFO3_CPORT_MAP" value="CMD_PORT_0" />
  <parameter name="ENUM_CPORT3_WFIFO_MAP" value="FIFO_0" />
  <parameter name="AVL_SIZE_WIDTH" value="3" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="MEM_MIRROR_ADDRESSING" value="0" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_2" value="TRUE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_1" value="TRUE" />
  <parameter name="RDBUFFER_ADDR_WIDTH" value="8" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_MEM_IF_TRC" value="TRC_15" />
  <parameter name="ENUM_RD_PORT_INFO_0" value="USE_0" />
  <parameter name="CV_ENUM_RD_DWIDTH_1" value="DWIDTH_32" />
  <parameter name="ENUM_RD_PORT_INFO_1" value="USE_1" />
  <parameter name="CV_ENUM_RD_DWIDTH_0" value="DWIDTH_32" />
  <parameter name="CV_ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="DAT_DATA_WIDTH" value="32" />
  <parameter
     name="CPORT_TYPE_PORT"
     value="Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional,Bidirectional" />
  <parameter name="AC_ROM_MR1_CALIB" value="" />
  <parameter name="INTG_CYC_TO_RLD_JARS_5" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_4" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_3" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_2" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_1" value="1" />
  <parameter name="INTG_CYC_TO_RLD_JARS_0" value="1" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="CV_ENUM_PRIORITY_5_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_2" value="WEIGHT_0" />
  <parameter name="ENUM_PORT1_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_1" value="WEIGHT_0" />
  <parameter name="MEM_TRCD_NS" value="13.5" />
  <parameter name="ENUM_PRIORITY_4_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_5" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_4_0" value="WEIGHT_0" />
  <parameter name="AFI_ADDR_WIDTH" value="13" />
  <parameter name="ENUM_PRIORITY_4_1" value="WEIGHT_0" />
  <parameter name="USE_HPS_DQS_TRACKING" value="false" />
  <parameter name="MEM_IF_COL_ADDR_WIDTH" value="10" />
  <parameter name="EXPORT_CSR_PORT" value="false" />
  <parameter name="CTL_SELF_REFRESH_EN" value="false" />
  <parameter name="MSB_WFIFO_PORT_0" value="0" />
  <parameter name="CV_LSB_RFIFO_PORT_5" value="5" />
  <parameter name="MSB_WFIFO_PORT_1" value="1" />
  <parameter name="TIMING_TDS" value="30" />
  <parameter name="MSB_WFIFO_PORT_2" value="2" />
  <parameter name="MSB_WFIFO_PORT_3" value="5" />
  <parameter name="MSB_WFIFO_PORT_4" value="5" />
  <parameter name="MSB_WFIFO_PORT_5" value="5" />
  <parameter name="CFG_TCCD" value="1" />
  <parameter name="ENUM_MEM_IF_AL" value="AL_0" />
  <parameter name="ENUM_TEST_MODE" value="NORMAL_MODE" />
  <parameter name="MEM_CS_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_0" value="0" />
  <parameter name="ENUM_CPORT0_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_LSB_RFIFO_PORT_2" value="2" />
  <parameter name="CV_LSB_RFIFO_PORT_1" value="1" />
  <parameter name="TIMING_TDH" value="65" />
  <parameter name="AV_PORT_3_CONNECT_TO_CV_PORT" value="3" />
  <parameter name="CV_LSB_RFIFO_PORT_4" value="5" />
  <parameter name="SCC_DATA_WIDTH" value="1" />
  <parameter name="CV_LSB_RFIFO_PORT_3" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD_BC" value="3" />
  <parameter name="CV_ENUM_CPORT0_RFIFO_MAP" value="FIFO_0" />
  <parameter name="MEM_TREFI_US" value="7.8" />
  <parameter name="USE_DQS_TRACKING" value="false" />
  <parameter name="MEM_LRDIMM_ENABLED" value="false" />
  <parameter name="ENUM_CPORT5_WFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_MEM_IF_DQS_WIDTH" value="DQS_WIDTH_2" />
  <parameter name="CTL_ZQCAL_EN" value="false" />
  <parameter name="LRDIMM_EXTENDED_CONFIG" value="0x0" />
  <parameter name="ENUM_DFX_BYPASS_ENABLE" value="DFX_BYPASS_DISABLED" />
  <parameter name="AC_ROM_MR0_CALIB" value="" />
  <parameter name="MEM_TWR_NS" value="15.0" />
  <parameter name="ENUM_CTRL_WIDTH" value="DATA_WIDTH_32_BIT" />
  <parameter name="CV_ENUM_PRIORITY_5_4" value="WEIGHT_0" />
  <parameter name="AFI_WRITE_DQS_WIDTH" value="2" />
  <parameter name="CV_ENUM_PRIORITY_5_3" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_5_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT2_TYPE" value="BI_DIRECTION" />
  <parameter name="AFI_RLAT_WIDTH" value="6" />
  <parameter name="ENUM_PORT2_WIDTH" value="PORT_32_BIT" />
  <parameter name="MEM_TRP" value="5" />
  <parameter name="INTG_EXTRA_CTL_CLK_ACT_TO_RDWR" value="0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_1" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_2" value="EMPTY" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_3" value="EMPTY" />
  <parameter name="MEM_TRRD_NS" value="7.5" />
  <parameter name="CV_PORT_3_CONNECT_TO_AV_PORT" value="3" />
  <parameter name="ENUM_DELAY_BONDING" value="BONDING_LATENCY_0" />
  <parameter name="ENUM_USE_ALMOST_EMPTY_0" value="EMPTY" />
  <parameter name="LSB_WFIFO_PORT_4" value="5" />
  <parameter name="LSB_WFIFO_PORT_5" value="5" />
  <parameter name="LSB_WFIFO_PORT_2" value="2" />
  <parameter name="LSB_WFIFO_PORT_3" value="5" />
  <parameter name="MR0_CAS_LATENCY" value="3" />
  <parameter name="LSB_WFIFO_PORT_0" value="0" />
  <parameter name="LSB_WFIFO_PORT_1" value="1" />
  <parameter name="CFG_PDN_EXIT_CYCLES" value="10" />
  <parameter name="MR0_WR" value="1" />
  <parameter name="ENUM_WFIFO2_RDY_ALMOST_FULL" value="NOT_FULL" />
  <parameter name="CV_ENUM_PRIORITY_3_0" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_2" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_1" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_4" value="WEIGHT_0" />
  <parameter name="CV_ENUM_PRIORITY_3_3" value="WEIGHT_0" />
  <parameter name="LOCAL_ID_WIDTH" value="8" />
  <parameter name="TIMING_TDQSS" value="0.25" />
  <parameter name="TIMING_TDQSQ" value="125" />
  <parameter name="ENUM_PRIORITY_2_4" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_5" value="WEIGHT_0" />
  <parameter name="CV_ENUM_CPORT1_WFIFO_MAP" value="FIFO_1" />
  <parameter name="ENUM_PRIORITY_2_2" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_3" value="WEIGHT_0" />
  <parameter name="ENUM_PRIORITY_2_0" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_3" value="PRIORITY_1" />
  <parameter name="ENUM_PRIORITY_2_1" value="WEIGHT_0" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_2" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_5" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_4" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_1" value="PRIORITY_1" />
  <parameter name="ENUM_RCFG_USER_PRIORITY_0" value="PRIORITY_1" />
  <parameter name="MEM_ASR" value="Manual" />
  <parameter name="ENUM_RD_FIFO_IN_USE_2" value="TRUE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_3" value="FALSE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_0" value="TRUE" />
  <parameter name="ENUM_RD_FIFO_IN_USE_1" value="TRUE" />
  <parameter name="ENUM_REORDER_DATA" value="DATA_REORDERING" />
  <parameter name="NEXTGEN" value="true" />
  <parameter name="USE_NEG_EDGE_AC_TRANSFER_FOR_HPHY" value="true" />
  <parameter name="PRIORITY_PORT_0" value="1" />
  <parameter name="MEM_TWR" value="5" />
  <parameter name="PRIORITY_PORT_2" value="1" />
  <parameter name="PRIORITY_PORT_1" value="1" />
  <parameter name="AC_ROM_MR3_MIRR" value="0000000000000" />
  <parameter name="CPORT_TYPE_PORT_3" value="0" />
  <parameter name="MEM_IF_DQS_WIDTH" value="2" />
  <parameter name="CPORT_TYPE_PORT_2" value="3" />
  <parameter name="CPORT_TYPE_PORT_1" value="3" />
  <parameter name="TIMING_TIH" value="140" />
  <parameter name="CPORT_TYPE_PORT_0" value="3" />
  <parameter name="INTG_EXTRA_CTL_CLK_WR_TO_RD" value="3" />
  <parameter name="USE_AXI_ADAPTOR" value="false" />
  <parameter name="PRIORITY_PORT_4" value="1" />
  <parameter name="PRIORITY_PORT_3" value="1" />
  <parameter name="PRIORITY_PORT_5" value="1" />
  <parameter name="MEM_MIRROR_ADDRESSING_DEC" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_5" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_4" value="FALSE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_3" value="FALSE" />
  <parameter name="CTL_WR_TO_WR_EXTRA_CLK" value="0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_2" value="TRUE" />
  <parameter name="ENUM_CPORT5_RFIFO_MAP" value="FIFO_0" />
  <parameter name="ENUM_CMD_PORT_IN_USE_1" value="TRUE" />
  <parameter name="ENUM_CMD_PORT_IN_USE_0" value="TRUE" />
  <parameter name="NUM_OF_PORTS" value="3" />
  <parameter name="CV_ENUM_PRIORITY_3_5" value="WEIGHT_0" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="ENUM_CPORT3_TYPE" value="DISABLE" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="CPORT_TYPE_PORT_5" value="0" />
  <parameter name="CPORT_TYPE_PORT_4" value="0" />
  <parameter name="MEM_NUMBER_OF_RANKS_PER_DEVICE" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_1" value="1" />
  <parameter name="CV_MSB_RFIFO_PORT_0" value="0" />
  <parameter name="ENUM_PORT5_WIDTH" value="PORT_32_BIT" />
  <parameter name="CV_MSB_RFIFO_PORT_5" value="5" />
  <parameter name="MEM_TFAW" value="14" />
  <parameter name="CV_MSB_RFIFO_PORT_4" value="5" />
  <parameter name="CV_MSB_RFIFO_PORT_3" value="5" />
  <parameter name="CV_ENUM_CPORT0_WFIFO_MAP" value="FIFO_0" />
  <parameter name="CV_MSB_RFIFO_PORT_2" value="2" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/alt_mem_if_controllers/altera_mem_if_ddr3_hard_memory_controller/altera_mem_if_ddr3_hard_memory_controller_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_DDR3_interface" as="c0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 67 starting:altera_mem_if_ddr3_hard_memory_controller "submodules/altera_mem_if_hard_memory_controller_top_cyclonev"</message>
   <message level="Info" culprit="c0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_ddr3_hard_memory_controller</b> "<b>c0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_oct:15.0:CUT_NEW_FAMILY_TIMING=true,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,HARD_EMIF=true,HARD_PHY=true,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,NUM_OCT_SHARING_INTERFACES=1,OCT_SHARING_MODE=None,OCT_TERM_CONTROL_WIDTH=16,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="LPC_qsys:.:DDR3_interface:.:oct0"
   kind="altera_mem_if_oct"
   version="15.0"
   name="altera_mem_if_oct_cyclonev">
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="NUM_OCT_SHARING_INTERFACES" value="1" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="OCT_TERM_CONTROL_WIDTH" value="16" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="OCT_SHARING_MODE" value="None" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_oct/altera_mem_if_oct_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_DDR3_interface" as="oct0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 66 starting:altera_mem_if_oct "submodules/altera_mem_if_oct_cyclonev"</message>
   <message level="Info" culprit="oct0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_oct</b> "<b>oct0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mem_if_dll:15.0:ABSTRACT_REAL_COMPARE_TEST=false,CUT_NEW_FAMILY_TIMING=true,DELAY_BUFFER_MODE=HIGH,DELAY_CHAIN_LENGTH=8,DEVICE_FAMILY=Cyclone V,DEVICE_FAMILY_PARAM=Cyclone V,DISABLE_CHILD_MESSAGING=true,DLL_DELAY_CTRL_WIDTH=7,DLL_INPUT_FREQUENCY_PS_STR=3333 ps,DLL_OFFSET_CTRL_WIDTH=6,DLL_SHARING_MODE=None,DLL_USE_DR_CLK=false,HARD_EMIF=true,HARD_PHY=true,HCX_COMPAT_MODE=false,HHP_HPS=false,HHP_HPS_SIMULATION=false,HHP_HPS_VERIFICATION=false,HPS_PROTOCOL=DEFAULT,IS_ES_DEVICE=false,MEM_CLK_FREQ=300.0,NUM_DLL_SHARING_INTERFACES=1,PARSE_FRIENDLY_DEVICE_FAMILY=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID=true,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM=CYCLONEV,PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID=true,PRE_V_SERIES_FAMILY=false,SPEED_GRADE=8,SYS_INFO_DEVICE_FAMILY=Cyclone V"
   instancePathKey="LPC_qsys:.:DDR3_interface:.:dll0"
   kind="altera_mem_if_dll"
   version="15.0"
   name="altera_mem_if_dll_cyclonev">
  <parameter name="DLL_OFFSET_CTRL_WIDTH" value="6" />
  <parameter name="IS_ES_DEVICE" value="false" />
  <parameter name="PRE_V_SERIES_FAMILY" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY" value="CYCLONEV" />
  <parameter name="DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="SYS_INFO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ABSTRACT_REAL_COMPARE_TEST" value="false" />
  <parameter name="DLL_INPUT_FREQUENCY_PS_STR" value="3333 ps" />
  <parameter name="DEVICE_FAMILY_PARAM" value="Cyclone V" />
  <parameter name="HHP_HPS_VERIFICATION" value="false" />
  <parameter name="DELAY_CHAIN_LENGTH" value="8" />
  <parameter name="HHP_HPS_SIMULATION" value="false" />
  <parameter name="SPEED_GRADE" value="8" />
  <parameter name="DLL_USE_DR_CLK" value="false" />
  <parameter name="HARD_EMIF" value="true" />
  <parameter name="DLL_SHARING_MODE" value="None" />
  <parameter name="CUT_NEW_FAMILY_TIMING" value="true" />
  <parameter name="HPS_PROTOCOL" value="DEFAULT" />
  <parameter name="DISABLE_CHILD_MESSAGING" value="true" />
  <parameter name="HCX_COMPAT_MODE" value="false" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_CACHE_VALID" value="true" />
  <parameter name="PARSE_FRIENDLY_DEVICE_FAMILY_PARAM" value="CYCLONEV" />
  <parameter name="HARD_PHY" value="true" />
  <parameter name="HHP_HPS" value="false" />
  <parameter name="DLL_DELAY_CTRL_WIDTH" value="7" />
  <parameter name="MEM_CLK_FREQ" value="300.0" />
  <parameter name="NUM_DLL_SHARING_INTERFACES" value="1" />
  <parameter name="DELAY_BUFFER_MODE" value="HIGH" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/alt_mem_if/altera_mem_if_dll/altera_mem_if_dll_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.hwtclvalidator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.privateinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/guava-15.0.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.entityinterfaces.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.infrastructure.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.jdbcsqlite.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.version.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.model.common.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.utilities.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/hamcrest-all-1.3.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-lang3-3.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/javasysmon.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-impl.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-api.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jaxb-core.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/commons-logging-1.1.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopclibrary.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.atlantic.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.components.tclmodule.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlcomponent.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.hdlwriter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.minieval2.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.generator.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.cmsis.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.qsys.ipxact.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopc.qsymbol.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcmodel.transforms.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcdocument.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.sopcreport.build.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/com.altera.tcl.interpreter.jar" />
   <file
       path="/home/eric/altera/15.0/quartus/sopc_builder/model/lib/jacl1.3.2a.jar" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_DDR3_interface" as="dll0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_mem_if_dll "submodules/altera_mem_if_dll_cyclonev"</message>
   <message level="Info" culprit="dll0"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mem_if_dll</b> "<b>dll0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dmaster_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dmaster_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dmaster_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_READ} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dmaster_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dmaster_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dmaster_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dmaster_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {s0_seq_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s0_seq_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READ} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s0_seq_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s0_seq_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dmaster_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dmaster_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {p0_avl_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {p0_avl_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {60000000};set_instance_parameter_value {p0_avl_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dmaster_master_translator.avalon_universal_master_0} {s0_seq_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {dmaster_master_translator.reset} {reset};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {s0_seq_debug_translator.reset} {reset};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {s0_seq_debug_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_clk_reset_reset_bridge.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator_reset_reset_bridge.clk} {clock};add_interface {p0_avl_clk} {clock} {slave};set_interface_property {p0_avl_clk} {EXPORT_OF} {p0_avl_clk_clock_bridge.in_clk};add_interface {dmaster_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_clk_reset_reset_bridge.in_reset};add_interface {dmaster_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_master_translator_reset_reset_bridge.in_reset};add_interface {dmaster_master} {avalon} {slave};set_interface_property {dmaster_master} {EXPORT_OF} {dmaster_master_translator.avalon_anti_master_0};add_interface {s0_seq_debug} {avalon} {master};set_interface_property {s0_seq_debug} {EXPORT_OF} {s0_seq_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dmaster.master} {0};set_module_assignment {interconnect_id.s0.seq_debug} {0};(altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=60000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=60000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=60000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=60000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.0:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:15.0:)(reset:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)(clock:15.0:)"
   instancePathKey="LPC_qsys:.:DDR3_interface:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="15.0"
   name="LPC_qsys_DDR3_interface_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dmaster_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {dmaster_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dmaster_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dmaster_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dmaster_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dmaster_master_translator} {USE_READ} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dmaster_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dmaster_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dmaster_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dmaster_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dmaster_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dmaster_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dmaster_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dmaster_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dmaster_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dmaster_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dmaster_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dmaster_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dmaster_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dmaster_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};add_instance {s0_seq_debug_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {s0_seq_debug_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s0_seq_debug_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READ} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_LOCK} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s0_seq_debug_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s0_seq_debug_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s0_seq_debug_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s0_seq_debug_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dmaster_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {dmaster_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dmaster_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {p0_avl_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {p0_avl_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {60000000};set_instance_parameter_value {p0_avl_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dmaster_master_translator.avalon_universal_master_0} {s0_seq_debug_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dmaster_master_translator.avalon_universal_master_0/s0_seq_debug_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {dmaster_master_translator.reset} {reset};add_connection {dmaster_master_translator_reset_reset_bridge.out_reset} {s0_seq_debug_translator.reset} {reset};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {s0_seq_debug_translator.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_clk_reset_reset_bridge.clk} {clock};add_connection {p0_avl_clk_clock_bridge.out_clk} {dmaster_master_translator_reset_reset_bridge.clk} {clock};add_interface {p0_avl_clk} {clock} {slave};set_interface_property {p0_avl_clk} {EXPORT_OF} {p0_avl_clk_clock_bridge.in_clk};add_interface {dmaster_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_clk_reset_reset_bridge.in_reset};add_interface {dmaster_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dmaster_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {dmaster_master_translator_reset_reset_bridge.in_reset};add_interface {dmaster_master} {avalon} {slave};set_interface_property {dmaster_master} {EXPORT_OF} {dmaster_master_translator.avalon_anti_master_0};add_interface {s0_seq_debug} {avalon} {master};set_interface_property {s0_seq_debug} {EXPORT_OF} {s0_seq_debug_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dmaster.master} {0};set_module_assignment {interconnect_id.s0.seq_debug} {0};" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys_DDR3_interface" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:altera_mm_interconnect "submodules/LPC_qsys_DDR3_interface_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>DDR3_interface</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_read_master_ddr3_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 55 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>DDR3_interface_avl_1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:100.99.98.97:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="LPC_qsys:.:JTAG_master:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="100.99.98.97"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_JTAG_master"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 65 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="LPC_qsys:.:JTAG_master:.:timing_adt"
   kind="timing_adapter"
   version="15.0"
   name="LPC_qsys_JTAG_master_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 64 starting:timing_adapter "submodules/LPC_qsys_JTAG_master_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>JTAG_master</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.0:AUTO_DEVICE_FAMILY=Cyclone V,BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="LPC_qsys:.:JTAG_master:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="15.0"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="fifo" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_0"
     as="DDR3_interface_avl_1_agent_rsp_fifo" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_1"
     as="DDR3_interface_avl_2_agent_rsp_fifo" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="ddr3_read_master_avalon_slave_0_agent_rsp_fifo,ddr3_write_master_avalon_slave_0_agent_rsp_fifo,DDR3_interface_avl_0_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 63 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="LPC_qsys:.:JTAG_master:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="15.0"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="b2p" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 62 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:15.0:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=Cyclone V,CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="LPC_qsys:.:JTAG_master:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="15.0"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="p2b" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 61 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:15.0:AUTO_DEVICE_FAMILY=Cyclone V,EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="LPC_qsys:.:JTAG_master:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="15.0"
   name="altera_avalon_packets_to_master">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="transacto" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 60 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>JTAG_master</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="LPC_qsys:.:JTAG_master:.:b2p_adapter"
   kind="channel_adapter"
   version="15.0"
   name="LPC_qsys_JTAG_master_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 59 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:15.0:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="LPC_qsys:.:JTAG_master:.:p2b_adapter"
   kind="channel_adapter"
   version="15.0"
   name="LPC_qsys_JTAG_master_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_JTAG_master" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 58 starting:channel_adapter "submodules/LPC_qsys_JTAG_master_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>JTAG_master</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:ddr3_read_master_ddr3_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="15.0"
   name="altera_merlin_master_translator">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_0"
     as="ddr3_read_master_ddr3_avalon_master_translator" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_1"
     as="ddr3_write_master_ddr3_avalon_master_translator" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="JTAG_master_master_translator" />
  <instantiator
     instantiator="LPC_qsys_DDR3_interface_mm_interconnect_1"
     as="dmaster_master_translator" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 56 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>ddr3_read_master_ddr3_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.0:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=3,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=48,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=5,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=1,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:DDR3_interface_avl_1_translator"
   kind="altera_merlin_slave_translator"
   version="15.0"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_0"
     as="DDR3_interface_avl_1_translator" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_1"
     as="DDR3_interface_avl_2_translator" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="ddr3_read_master_avalon_slave_0_translator,ddr3_write_master_avalon_slave_0_translator,DDR3_interface_avl_0_translator" />
  <instantiator
     instantiator="LPC_qsys_DDR3_interface_mm_interconnect_1"
     as="s0_seq_debug_translator" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 55 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>DDR3_interface_avl_1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.0:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;DDR3_interface_avl_1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000008000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=67,PKT_ADDR_SIDEBAND_L=67,PKT_BEGIN_BURST=69,PKT_BURSTWRAP_H=61,PKT_BURSTWRAP_L=61,PKT_BURST_SIZE_H=64,PKT_BURST_SIZE_L=62,PKT_BURST_TYPE_H=66,PKT_BURST_TYPE_L=65,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=60,PKT_BYTE_CNT_L=56,PKT_CACHE_H=80,PKT_CACHE_L=77,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=68,PKT_DATA_SIDEBAND_L=68,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_ORI_BURST_SIZE_H=85,PKT_ORI_BURST_SIZE_L=83,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_QOS_H=70,PKT_QOS_L=70,PKT_RESPONSE_STATUS_H=82,PKT_RESPONSE_STATUS_L=81,PKT_SRC_ID_H=71,PKT_SRC_ID_L=71,PKT_THREAD_ID_H=73,PKT_THREAD_ID_L=73,PKT_TRANS_COMPRESSED_READ=50,PKT_TRANS_EXCLUSIVE=55,PKT_TRANS_LOCK=54,PKT_TRANS_POSTED=51,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=86,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:ddr3_read_master_ddr3_avalon_master_agent"
   kind="altera_merlin_master_agent"
   version="15.0"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_0"
     as="ddr3_read_master_ddr3_avalon_master_agent" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_1"
     as="ddr3_write_master_ddr3_avalon_master_agent" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="JTAG_master_master_agent" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 54 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="ddr3_read_master_ddr3_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>ddr3_read_master_ddr3_avalon_master_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.0:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=5,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=16,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=87,PKT_BURSTWRAP_H=79,PKT_BURSTWRAP_L=79,PKT_BURST_SIZE_H=82,PKT_BURST_SIZE_L=80,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=90,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=103,PKT_ORI_BURST_SIZE_L=101,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_RESPONSE_STATUS_H=100,PKT_RESPONSE_STATUS_L=99,PKT_SRC_ID_H=89,PKT_SRC_ID_L=89,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=104,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:DDR3_interface_avl_1_agent"
   kind="altera_merlin_slave_agent"
   version="15.0"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_0"
     as="DDR3_interface_avl_1_agent" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_1"
     as="DDR3_interface_avl_2_agent" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="ddr3_read_master_avalon_slave_0_agent,ddr3_write_master_avalon_slave_0_agent,DDR3_interface_avl_0_agent" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 53 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>DDR3_interface_avl_1_agent</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x8000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=49,PKT_ADDR_L=18,PKT_DEST_ID_H=72,PKT_DEST_ID_L=72,PKT_PROTECTION_H=76,PKT_PROTECTION_L=74,PKT_TRANS_READ=53,PKT_TRANS_WRITE=52,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x8000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=86,TYPE_OF_TRANSACTION=both"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="15.0"
   name="LPC_qsys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="53" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x8000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="49" />
  <parameter name="PKT_DEST_ID_H" value="72" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="72" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="76" />
  <parameter name="END_ADDRESS" value="0x8000000" />
  <parameter name="PKT_PROTECTION_L" value="74" />
  <parameter name="PKT_TRANS_WRITE" value="52" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_0" as="router" />
  <instantiator instantiator="LPC_qsys_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 51 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=90,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=104,TYPE_OF_TRANSACTION=read"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="15.0"
   name="LPC_qsys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 50 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=86,VALID_WIDTH=1"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_0" as="cmd_demux,rsp_demux" />
  <instantiator instantiator="LPC_qsys_mm_interconnect_1" as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 49 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=54,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_0" as="cmd_mux" />
  <instantiator instantiator="LPC_qsys_mm_interconnect_1" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 48 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=54,ST_CHANNEL_W=1,ST_DATA_W=86,USE_EXTERNAL_ARB=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="86" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="54" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_0" as="rsp_mux" />
  <instantiator instantiator="LPC_qsys_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 46 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:15.0:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=49,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=61,IN_PKT_BURSTWRAP_L=61,IN_PKT_BURST_SIZE_H=64,IN_PKT_BURST_SIZE_L=62,IN_PKT_BURST_TYPE_H=66,IN_PKT_BURST_TYPE_L=65,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=60,IN_PKT_BYTE_CNT_L=56,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=85,IN_PKT_ORI_BURST_SIZE_L=83,IN_PKT_RESPONSE_STATUS_H=82,IN_PKT_RESPONSE_STATUS_L=81,IN_PKT_TRANS_COMPRESSED_READ=50,IN_PKT_TRANS_EXCLUSIVE=55,IN_PKT_TRANS_WRITE=52,IN_ST_DATA_W=86,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=82,OUT_PKT_BURST_SIZE_L=80,OUT_PKT_BURST_TYPE_H=84,OUT_PKT_BURST_TYPE_L=83,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=78,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=103,OUT_PKT_ORI_BURST_SIZE_L=101,OUT_PKT_RESPONSE_STATUS_H=100,OUT_PKT_RESPONSE_STATUS_L=99,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=104,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:DDR3_interface_avl_1_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="15.0"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="103" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="101" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="85" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(85:83) response_status(82:81) cache(80:77) protection(76:74) thread_id(73) dest_id(72) src_id(71) qos(70) begin_burst(69) data_sideband(68) addr_sideband(67) burst_type(66:65) burst_size(64:62) burstwrap(61) byte_cnt(60:56) trans_exclusive(55) trans_lock(54) trans_read(53) trans_write(52) trans_posted(51) trans_compressed_read(50) addr(49:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="83" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_0"
     as="DDR3_interface_avl_1_cmd_width_adapter,DDR3_interface_avl_1_rsp_width_adapter" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_1"
     as="DDR3_interface_avl_2_cmd_width_adapter,DDR3_interface_avl_2_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 45 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="DDR3_interface_avl_1_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>DDR3_interface_avl_1_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.0:AUTO_DEVICE=5CEFA2F23C8,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.0:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.0:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.0:)(clock:15.0:)(reset:15.0:)"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.0"
   name="LPC_qsys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CEFA2F23C8" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="LPC_qsys_mm_interconnect_0" as="avalon_st_adapter" />
  <instantiator instantiator="LPC_qsys_mm_interconnect_1" as="avalon_st_adapter" />
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 43 starting:altera_avalon_st_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=90,PKT_DEST_ID_L=90,PKT_PROTECTION_H=94,PKT_PROTECTION_L=92,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=104,TYPE_OF_TRANSACTION=write"
   instancePathKey="LPC_qsys:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="15.0"
   name="LPC_qsys_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="90" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(103:101) response_status(100:99) cache(98:95) protection(94:92) thread_id(91) dest_id(90) src_id(89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="104" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="94" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="92" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_1" as="router_001" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 37 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=100,010,001,DECODER_TYPE=0,DEFAULT_CHANNEL=2,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,2,1,END_ADDRESS=0x8000000,0x8000020,0x8000040,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=0:100:0x0:0x8000000:both:1:0:0:1,2:010:0x8000000:0x8000020:both:1:0:0:1,1:001:0x8000020:0x8000040:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x8000000,0x8000020,ST_CHANNEL_W=3,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:router"
   kind="altera_merlin_router"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_router">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x8000000,0x8000020" />
  <parameter name="DEFAULT_CHANNEL" value="2" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:100:0x0:0x8000000:both:1:0:0:1,2:010:0x8000000:0x8000020:both:1:0:0:1,1:001:0x8000020:0x8000040:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="91" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="100,010,001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="END_ADDRESS" value="0x8000000,0x8000020,0x8000040" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,2,1" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_2" as="router" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 18 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.0:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=3,ST_DATA_W=106,TYPE_OF_TRANSACTION=both"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:router_001"
   kind="altera_merlin_router"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_router_001">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="91" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="router_001,router_002,router_003" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 17 starting:altera_merlin_router "submodules/LPC_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:15.0:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=48,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=78,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=91,PKT_SRC_ID_H=90,PKT_SRC_ID_L=89,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=3,ST_DATA_W=106,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=3"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:JTAG_master_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="15.0"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="JTAG_master_master_limiter" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 14 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="JTAG_master_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>JTAG_master_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=3,ST_DATA_W=106,VALID_WIDTH=3"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_2" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 13 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 12 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.0:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=3,ST_DATA_W=106,VALID_WIDTH=1"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_2"
     as="rsp_demux,rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 9 starting:altera_merlin_demultiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.0:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=3,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="LPC_qsys:.:mm_interconnect_2:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.0"
   name="LPC_qsys_mm_interconnect_2_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:91) src_id(90:89) qos(88) begin_burst(87) data_sideband(86) addr_sideband(85) burst_type(84:83) burst_size(82:80) burstwrap(79) byte_cnt(78:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/eric/altera/15.0/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="LPC_qsys_mm_interconnect_2" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 6 starting:altera_merlin_multiplexer "submodules/LPC_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.0:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="LPC_qsys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.0"
   name="LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/eric/altera/15.0/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="LPC_qsys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="LPC_qsys">queue size: 0 starting:error_adapter "submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
