Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Jun 13 22:27:37 2022
| Host         : DESKTOP-F9B13MH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vend_control_sets_placed.rpt
| Design       : vend
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              82 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------+------------------------------------+------------------+----------------+
|    Clock Signal    |            Enable Signal           |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+--------------------+------------------------------------+------------------------------------+------------------+----------------+
|  sys_clk_IBUF_BUFG | cnter/sec_0                        | cnter/detect_coin5/SR[0]           |                3 |             16 |
|  sys_clk_IBUF_BUFG | cnter/_en_clock_/counter_reg[15]_0 | x7seg1/in[3]_i_1_n_0               |                5 |             20 |
|  sys_clk_IBUF_BUFG |                                    |                                    |                7 |             28 |
|  sys_clk_IBUF_BUFG |                                    | cnter/_en_clock_/counter_reg[15]_0 |                4 |             30 |
|  sys_clk_IBUF_BUFG |                                    | cnter/detect_coin5/SR[0]           |                7 |             52 |
+--------------------+------------------------------------+------------------------------------+------------------+----------------+


