
*** Running vivado
    with args -log xcl_design_debug_bridge_xsdbm_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_debug_bridge_xsdbm_0.tcl



****** Vivado v2016.4_sdx (64-bit)
  **** SW Build 1806307 on Thu Mar  9 15:24:31 MST 2017
  **** IP Build 1759159 on Thu Jan 26 07:31:30 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Xilinx/SDx/2016.4/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 16 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_debug_bridge_xsdbm_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 425.160 ; gain = 214.961
INFO: [Synth 8-638] synthesizing module 'xcl_design_debug_bridge_xsdbm_0' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/synth/xcl_design_debug_bridge_xsdbm_0.v:58]
INFO: [Synth 8-638] synthesizing module 'bd_6ad6' [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/bd_0/hdl/bd_6ad6.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_6ad6_lut_buffer_0' [C:/Sim/sdaccelku/xcl_design/xcl_design.runs/xcl_design_debug_bridge_xsdbm_0_synth_1/.Xil/Vivado-34788-SakinderLaptop1/realtime/bd_6ad6_lut_buffer_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_6ad6_lut_buffer_0' (1#1) [C:/Sim/sdaccelku/xcl_design/xcl_design.runs/xcl_design_debug_bridge_xsdbm_0_synth_1/.Xil/Vivado-34788-SakinderLaptop1/realtime/bd_6ad6_lut_buffer_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'bd_6ad6_xsdbm_0' [C:/Sim/sdaccelku/xcl_design/xcl_design.runs/xcl_design_debug_bridge_xsdbm_0_synth_1/.Xil/Vivado-34788-SakinderLaptop1/realtime/bd_6ad6_xsdbm_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_6ad6_xsdbm_0' (2#1) [C:/Sim/sdaccelku/xcl_design/xcl_design.runs/xcl_design_debug_bridge_xsdbm_0_synth_1/.Xil/Vivado-34788-SakinderLaptop1/realtime/bd_6ad6_xsdbm_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'bd_6ad6' (3#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/bd_0/hdl/bd_6ad6.v:13]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_debug_bridge_xsdbm_0' (4#1) [c:/Sim/sdaccelku/xcl_design/xcl_design.srcs/sources_1/bd/xcl_design/ip/xcl_design_debug_bridge_xsdbm_0/synth/xcl_design_debug_bridge_xsdbm_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 462.555 ; gain = 252.355
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 462.555 ; gain = 252.355
INFO: [Device 21-403] Loading part xcku115-flvb2104-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1014.520 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1014.520 ; gain = 804.320
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1014.520 ; gain = 804.320
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1014.520 ; gain = 804.320
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1014.520 ; gain = 804.320
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1014.520 ; gain = 804.320
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1255.625 ; gain = 1045.426
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1255.629 ; gain = 1045.430
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 1265.336 ; gain = 1055.137
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1265.336 ; gain = 1055.137
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1265.336 ; gain = 1055.137
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1265.336 ; gain = 1055.137
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1265.336 ; gain = 1055.137
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1265.336 ; gain = 1055.137
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1265.336 ; gain = 1055.137

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |bd_6ad6_lut_buffer_0 |     1|
|2     |bd_6ad6_xsdbm_0      |     1|
+------+---------------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1265.336 ; gain = 1055.137
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 1340.809 ; gain = 995.086
