###################################################################

# Created by write_sdc on Thu Dec 21 02:28:45 2023

###################################################################
set sdc_version 2.1

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
set_wire_load_mode top
set_wire_load_model -name Small -library                                       \
sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c
set_load -pin_load 0.05 [get_ports out_valid]
set_load -pin_load 0.05 [get_ports {Pooling[63]}]
set_load -pin_load 0.05 [get_ports {Pooling[62]}]
set_load -pin_load 0.05 [get_ports {Pooling[61]}]
set_load -pin_load 0.05 [get_ports {Pooling[60]}]
set_load -pin_load 0.05 [get_ports {Pooling[59]}]
set_load -pin_load 0.05 [get_ports {Pooling[58]}]
set_load -pin_load 0.05 [get_ports {Pooling[57]}]
set_load -pin_load 0.05 [get_ports {Pooling[56]}]
set_load -pin_load 0.05 [get_ports {Pooling[55]}]
set_load -pin_load 0.05 [get_ports {Pooling[54]}]
set_load -pin_load 0.05 [get_ports {Pooling[53]}]
set_load -pin_load 0.05 [get_ports {Pooling[52]}]
set_load -pin_load 0.05 [get_ports {Pooling[51]}]
set_load -pin_load 0.05 [get_ports {Pooling[50]}]
set_load -pin_load 0.05 [get_ports {Pooling[49]}]
set_load -pin_load 0.05 [get_ports {Pooling[48]}]
set_load -pin_load 0.05 [get_ports {Pooling[47]}]
set_load -pin_load 0.05 [get_ports {Pooling[46]}]
set_load -pin_load 0.05 [get_ports {Pooling[45]}]
set_load -pin_load 0.05 [get_ports {Pooling[44]}]
set_load -pin_load 0.05 [get_ports {Pooling[43]}]
set_load -pin_load 0.05 [get_ports {Pooling[42]}]
set_load -pin_load 0.05 [get_ports {Pooling[41]}]
set_load -pin_load 0.05 [get_ports {Pooling[40]}]
set_load -pin_load 0.05 [get_ports {Pooling[39]}]
set_load -pin_load 0.05 [get_ports {Pooling[38]}]
set_load -pin_load 0.05 [get_ports {Pooling[37]}]
set_load -pin_load 0.05 [get_ports {Pooling[36]}]
set_load -pin_load 0.05 [get_ports {Pooling[35]}]
set_load -pin_load 0.05 [get_ports {Pooling[34]}]
set_load -pin_load 0.05 [get_ports {Pooling[33]}]
set_load -pin_load 0.05 [get_ports {Pooling[32]}]
set_load -pin_load 0.05 [get_ports {Pooling[31]}]
set_load -pin_load 0.05 [get_ports {Pooling[30]}]
set_load -pin_load 0.05 [get_ports {Pooling[29]}]
set_load -pin_load 0.05 [get_ports {Pooling[28]}]
set_load -pin_load 0.05 [get_ports {Pooling[27]}]
set_load -pin_load 0.05 [get_ports {Pooling[26]}]
set_load -pin_load 0.05 [get_ports {Pooling[25]}]
set_load -pin_load 0.05 [get_ports {Pooling[24]}]
set_load -pin_load 0.05 [get_ports {Pooling[23]}]
set_load -pin_load 0.05 [get_ports {Pooling[22]}]
set_load -pin_load 0.05 [get_ports {Pooling[21]}]
set_load -pin_load 0.05 [get_ports {Pooling[20]}]
set_load -pin_load 0.05 [get_ports {Pooling[19]}]
set_load -pin_load 0.05 [get_ports {Pooling[18]}]
set_load -pin_load 0.05 [get_ports {Pooling[17]}]
set_load -pin_load 0.05 [get_ports {Pooling[16]}]
set_load -pin_load 0.05 [get_ports {Pooling[15]}]
set_load -pin_load 0.05 [get_ports {Pooling[14]}]
set_load -pin_load 0.05 [get_ports {Pooling[13]}]
set_load -pin_load 0.05 [get_ports {Pooling[12]}]
set_load -pin_load 0.05 [get_ports {Pooling[11]}]
set_load -pin_load 0.05 [get_ports {Pooling[10]}]
set_load -pin_load 0.05 [get_ports {Pooling[9]}]
set_load -pin_load 0.05 [get_ports {Pooling[8]}]
set_load -pin_load 0.05 [get_ports {Pooling[7]}]
set_load -pin_load 0.05 [get_ports {Pooling[6]}]
set_load -pin_load 0.05 [get_ports {Pooling[5]}]
set_load -pin_load 0.05 [get_ports {Pooling[4]}]
set_load -pin_load 0.05 [get_ports {Pooling[3]}]
set_load -pin_load 0.05 [get_ports {Pooling[2]}]
set_load -pin_load 0.05 [get_ports {Pooling[1]}]
set_load -pin_load 0.05 [get_ports {Pooling[0]}]
set_ideal_network -no_propagate  [get_ports clk]
create_clock [get_ports clk]  -period 26.5625  -waveform {0 13.2812}
set_input_delay -clock clk  0  [get_ports clk]
set_input_delay -clock clk  0  [get_ports rst_n]
set_input_delay -clock clk  13.2812  [get_ports in_valid]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[255]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[254]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[253]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[252]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[251]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[250]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[249]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[248]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[247]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[246]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[245]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[244]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[243]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[242]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[241]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[240]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[239]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[238]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[237]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[236]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[235]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[234]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[233]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[232]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[231]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[230]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[229]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[228]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[227]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[226]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[225]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[224]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[223]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[222]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[221]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[220]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[219]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[218]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[217]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[216]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[215]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[214]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[213]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[212]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[211]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[210]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[209]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[208]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[207]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[206]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[205]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[204]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[203]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[202]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[201]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[200]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[199]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[198]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[197]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[196]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[195]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[194]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[193]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[192]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[191]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[190]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[189]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[188]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[187]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[186]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[185]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[184]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[183]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[182]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[181]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[180]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[179]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[178]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[177]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[176]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[175]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[174]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[173]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[172]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[171]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[170]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[169]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[168]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[167]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[166]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[165]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[164]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[163]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[162]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[161]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[160]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[159]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[158]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[157]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[156]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[155]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[154]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[153]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[152]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[151]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[150]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[149]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[148]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[147]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[146]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[145]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[144]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[143]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[142]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[141]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[140]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[139]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[138]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[137]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[136]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[135]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[134]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[133]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[132]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[131]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[130]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[129]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[128]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[127]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[126]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[125]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[124]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[123]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[122]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[121]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[120]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[119]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[118]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[117]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[116]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[115]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[114]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[113]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[112]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[111]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[110]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[109]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[108]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[107]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[106]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[105]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[104]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[103]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[102]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[101]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[100]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[99]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[98]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[97]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[96]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[95]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[94]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[93]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[92]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[91]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[90]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[89]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[88]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[87]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[86]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[85]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[84]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[83]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[82]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[81]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[80]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[79]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[78]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[77]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[76]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[75]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[74]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[73]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[72]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[71]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[70]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[69]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[68]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[67]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[66]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[65]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[64]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[63]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[62]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[61]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[60]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[59]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[58]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[57]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[56]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[55]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[54]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[53]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[52]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[51]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[50]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[49]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[48]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[47]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[46]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[45]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[44]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[43]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[42]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[41]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[40]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[39]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[38]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[37]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[36]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[35]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[34]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[33]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[32]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[31]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[30]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[29]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[28]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[27]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[26]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[25]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[24]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[23]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[22]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[21]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[20]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[19]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[18]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[17]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[16]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[15]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[14]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[13]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[12]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[11]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[10]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[9]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[8]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[7]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[6]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[5]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[4]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[3]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[2]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[1]}]
set_input_delay -clock clk  13.2812  [get_ports {ACTIVATION[0]}]
set_output_delay -clock clk  13.2812  [get_ports out_valid]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[63]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[62]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[61]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[60]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[59]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[58]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[57]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[56]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[55]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[54]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[53]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[52]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[51]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[50]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[49]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[48]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[47]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[46]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[45]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[44]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[43]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[42]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[41]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[40]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[39]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[38]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[37]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[36]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[35]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[34]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[33]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[32]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[31]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[30]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[29]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[28]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[27]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[26]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[25]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[24]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[23]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[22]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[21]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[20]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[19]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[18]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[17]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[16]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[15]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[14]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[13]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[12]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[11]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[10]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[9]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[8]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[7]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[6]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[5]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[4]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[3]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[2]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[1]}]
set_output_delay -clock clk  13.2812  [get_ports {Pooling[0]}]
