#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Jan 15 18:58:15 2018
# Process ID: 6952
# Current directory: f:/FifoTeam/bat_tools/boot
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8112
# Log file: f:/FifoTeam/bat_tools/boot/vivado.log
# Journal file: f:/FifoTeam/bat_tools/boot\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/managed_ip_project/managed_ip_project.xpr
set_property -dict [list CONFIG.PortAWidth {14} CONFIG.OutputWidthHigh {29}] [get_ips packet_byte_addr_mul]
generate_target all [get_files  F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/packet_byte_addr_mul/packet_byte_addr_mul.xci]
catch { config_ip_cache -export [get_ips -all packet_byte_addr_mul] }
export_ip_user_files -of_objects [get_files F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/packet_byte_addr_mul/packet_byte_addr_mul.xci] -no_script -sync -force -quiet
launch_runs -jobs 8 packet_byte_addr_mul_synth_1
export_simulation -of_objects [get_files F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/packet_byte_addr_mul/packet_byte_addr_mul.xci] -directory F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/ip_user_files/sim_scripts -ip_user_files_dir F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/ip_user_files -ipstatic_source_dir F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/ddr3_read_ctrl/packet_byte_addr_mul/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_project
open_project F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/managed_ip_project/managed_ip_project.xpr
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_b.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips mig_7series_0]
launch_runs mig_7series_0_synth_1 -jobs 8
wait_on_run mig_7series_0_synth_1
close_project
open_project F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/managed_ip_project/managed_ip_project.xpr
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips mig_7series_0]
generate_target {instantiation_template} [get_files f:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/mig_7series_0/mig_7series_0.xci]
generate_target all [get_files  F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/mig_7series_0/mig_7series_0.xci]
catch { config_ip_cache -export [get_ips -all mig_7series_0] }
export_ip_user_files -of_objects [get_files F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
reset_run mig_7series_0_synth_1
launch_runs -jobs 8 mig_7series_0_synth_1
export_simulation -of_objects [get_files F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/mig_7series_0/mig_7series_0.xci] -directory F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/ip_user_files/sim_scripts -ip_user_files_dir F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/ip_user_files -ipstatic_source_dir F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=F:/DAHENG/hw_mars/branches/xinghaitao/gige/mars_1230_9gx/fpga_module/mig_ip_7s/src/mig_7series/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
