
---------- Begin Simulation Statistics ----------
final_tick                                 1468262400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192475                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406832                       # Number of bytes of host memory used
host_op_rate                                   346764                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.82                       # Real time elapsed on the host
host_tick_rate                               87282892                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3237774                       # Number of instructions simulated
sim_ops                                       5833211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001468                       # Number of seconds simulated
sim_ticks                                  1468262400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               650896                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28302                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            682474                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             358238                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          650896                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           292658                       # Number of indirect misses.
system.cpu.branchPred.lookups                  746404                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30222                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        14022                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3671728                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2706974                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             28394                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     583270                       # Number of branches committed
system.cpu.commit.bw_lim_events                944542                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             745                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          993749                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3237774                       # Number of instructions committed
system.cpu.commit.committedOps                5833211                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3237624                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.801695                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.707236                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1261284     38.96%     38.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       374562     11.57%     50.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       291227      9.00%     59.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       366009     11.30%     70.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       944542     29.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3237624                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     148403                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                27550                       # Number of function calls committed.
system.cpu.commit.int_insts                   5714795                       # Number of committed integer instructions.
system.cpu.commit.loads                        758369                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        28616      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4550497     78.01%     78.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           13982      0.24%     78.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38354      0.66%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5923      0.10%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.02%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6238      0.11%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           23537      0.40%     80.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24456      0.42%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          34196      0.59%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1184      0.02%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          730955     12.53%     93.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         332484      5.70%     99.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        27414      0.47%     99.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        14159      0.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5833211                       # Class of committed instruction
system.cpu.commit.refs                        1105012                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3237774                       # Number of Instructions Simulated
system.cpu.committedOps                       5833211                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.133698                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.133698                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8066                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        35143                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50263                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4593                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1053431                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                7074261                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   516301                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1812891                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  28475                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 96093                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      853815                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1988                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      368380                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           164                       # TLB misses on write requests
system.cpu.fetch.Branches                      746404                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    450277                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2934353                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5323                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4093234                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           782                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   56950                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.203343                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             543452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             388460                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.115123                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3507191                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.098849                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.910029                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1472776     41.99%     41.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   157762      4.50%     46.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    91846      2.62%     49.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   119618      3.41%     52.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1665189     47.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3507191                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    246803                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   131811                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    335601200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    335601200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    335601200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    335601200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    335601200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    335600800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     11275200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     11274800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       870400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       870400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       870000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       870000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      9715600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      9340000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      9824000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      9794000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    123871200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    123913200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    123867200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    123843600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2573806400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          163466                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                33483                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   619646                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.751358                       # Inst execution rate
system.cpu.iew.exec_refs                      1223381                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     367918                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  709158                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                893399                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                959                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               544                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               382486                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6826920                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                855463                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             40800                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               6428635                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3237                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8653                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  28475                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14794                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           599                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            54945                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       135028                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        35842                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             97                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        23932                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9551                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8404464                       # num instructions consuming a value
system.cpu.iew.wb_count                       6404159                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.584460                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4912070                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.744690                       # insts written-back per cycle
system.cpu.iew.wb_sent                        6412174                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9857232                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5370710                       # number of integer regfile writes
system.cpu.ipc                               0.882069                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.882069                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             34919      0.54%      0.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5034018     77.81%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14004      0.22%     78.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42371      0.65%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7444      0.12%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.02%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6812      0.11%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                26907      0.42%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                26045      0.40%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               34717      0.54%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2203      0.03%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               834703     12.90%     93.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              355704      5.50%     99.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           32983      0.51%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15350      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6469438                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  163962                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              329264                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       160619                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             203045                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6270557                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           16138187                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6243540                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           7617668                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6825745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6469438                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1175                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          993698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             21387                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            430                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1475763                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3507191                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.844621                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.635649                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1270587     36.23%     36.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              318735      9.09%     45.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              478693     13.65%     58.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              563387     16.06%     75.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              875789     24.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3507191                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.762474                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      450389                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           365                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             21246                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5230                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               893399                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              382486                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2509540                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          3670657                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     60                       # Number of system calls
system.cpu.rename.BlockCycles                  856600                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               7517629                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               19                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  50533                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   571443                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18395                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5333                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18135115                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6991226                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9058809                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1844714                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  28475                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                185852                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1541157                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            280491                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         10922422                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20107                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                882                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    220125                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            932                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      9120042                       # The number of ROB reads
system.cpu.rob.rob_writes                    13924426                       # The number of ROB writes
system.cpu.timesIdled                            1599                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18563                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          447                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38404                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              447                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          686                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            686                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              110                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9520                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23167                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12165                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1335                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8185                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1482                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1482                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12165                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       958848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       958848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  958848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13647                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13647    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13647                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11430609                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29620791                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17611                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4133                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24039                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                976                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2231                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2231                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17611                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8310                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49934                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58244                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       182656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1266176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1448832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10588                       # Total snoops (count)
system.l2bus.snoopTraffic                       85568                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30428                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015019                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121630                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29971     98.50%     98.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                      457      1.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30428                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20384796                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19030593                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3427599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1468262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       446738                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           446738                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       446738                       # number of overall hits
system.cpu.icache.overall_hits::total          446738                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3538                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3538                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3538                       # number of overall misses
system.cpu.icache.overall_misses::total          3538                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    177520400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    177520400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    177520400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    177520400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       450276                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       450276                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       450276                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       450276                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007857                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007857                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50175.353307                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50175.353307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50175.353307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50175.353307                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          682                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          682                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          682                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          682                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2856                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2856                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2856                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2856                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    143908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    143908000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    143908000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    143908000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006343                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006343                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006343                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006343                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50387.955182                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50387.955182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50387.955182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50387.955182                       # average overall mshr miss latency
system.cpu.icache.replacements                   2600                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       446738                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          446738                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3538                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3538                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    177520400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    177520400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       450276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       450276                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50175.353307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50175.353307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          682                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          682                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2856                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2856                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    143908000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    143908000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006343                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50387.955182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50387.955182                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.090243                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              334136                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2600                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            128.513846                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.090243                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992540                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            903408                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           903408                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1110193                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1110193                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1110193                       # number of overall hits
system.cpu.dcache.overall_hits::total         1110193                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34605                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34605                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34605                       # number of overall misses
system.cpu.dcache.overall_misses::total         34605                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1683008800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1683008800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1683008800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1683008800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1144798                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1144798                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1144798                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1144798                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030228                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030228                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030228                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030228                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48634.844676                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48634.844676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48634.844676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48634.844676                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27997                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          138                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               752                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.230053                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          138                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1785                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2798                       # number of writebacks
system.cpu.dcache.writebacks::total              2798                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22006                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22006                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22006                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12599                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4387                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16986                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    584217200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    584217200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    584217200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    250882468                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    835099668                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011005                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011005                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011005                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014838                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46370.124613                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46370.124613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46370.124613                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57187.706405                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49163.997881                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15962                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       765353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          765353                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32341                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1567942000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1567942000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       797694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       797694                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040543                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040543                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48481.555920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48481.555920                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21973                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21973                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10368                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    472281600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    472281600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45551.851852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45551.851852                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       344840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         344840                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2264                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2264                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    115066800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    115066800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       347104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       347104                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006523                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006523                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50824.558304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50824.558304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    111935600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111935600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006427                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50172.837293                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50172.837293                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4387                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4387                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    250882468                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    250882468                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57187.706405                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57187.706405                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           987.311899                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637575                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15962                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.943303                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   759.543833                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   227.768065                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.741742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.222430                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.964172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          211                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          205                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          762                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.206055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2306582                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2306582                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             904                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4890                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          951                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6745                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            904                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4890                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          951                       # number of overall hits
system.l2cache.overall_hits::total               6745                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1950                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7709                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3436                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13095                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1950                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7709                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3436                       # number of overall misses
system.l2cache.overall_misses::total            13095                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132864000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    527723200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    240445181                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    901032381                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132864000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    527723200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    240445181                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    901032381                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2854                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12599                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4387                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19840                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2854                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12599                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4387                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19840                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.683252                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.611874                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.783223                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.660030                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.683252                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.611874                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.783223                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.660030                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68135.384615                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68455.467635                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69978.224971                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68807.360137                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68135.384615                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68455.467635                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69978.224971                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68807.360137                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    6                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1335                       # number of writebacks
system.l2cache.writebacks::total                 1335                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           15                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             26                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           15                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            26                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1950                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7698                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3421                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13069                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1950                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7698                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3421                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          578                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13647                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117264000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    465846000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212354797                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    795464797                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117264000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    465846000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212354797                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     35215841                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    830680638                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.683252                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.611001                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.779804                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.658720                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.683252                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.611001                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.779804                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.687853                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60135.384615                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60515.198753                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62073.895645                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60866.538909                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60135.384615                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60515.198753                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62073.895645                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 60927.060554                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60869.102220                       # average overall mshr miss latency
system.l2cache.replacements                      9610                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2798                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2798                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2798                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2798                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          357                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          357                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          578                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          578                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     35215841                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     35215841                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 60927.060554                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 60927.060554                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          747                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              747                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1484                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1484                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    102917600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    102917600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2231                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2231                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.665173                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.665173                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69351.482480                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69351.482480                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1482                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1482                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     91031600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     91031600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.664276                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.664276                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61424.831309                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61424.831309                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          904                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4143                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          951                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5998                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1950                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6225                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3436                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11611                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132864000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    424805600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    240445181                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798114781                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2854                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10368                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4387                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17609                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.683252                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.600405                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.783223                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659379                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68135.384615                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68241.863454                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69978.224971                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68737.815950                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           15                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           24                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1950                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6216                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3421                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11587                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117264000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    374814400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212354797                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704433197                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.683252                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.599537                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.779804                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.658016                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60135.384615                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60298.326898                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 62073.895645                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60795.132217                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3802.742940                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26331                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9610                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.739958                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    18.434450                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   466.540741                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2246.886017                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   928.122751                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   142.758981                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004501                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.113902                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.548556                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.226592                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034853                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.928404                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1137                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2959                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           27                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2635                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          266                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277588                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722412                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               320858                       # Number of tag accesses
system.l2cache.tags.data_accesses              320858                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1468262400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124800                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          492672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       218944                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              873408                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124800                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85440                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85440                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1950                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7698                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3421                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          578                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13647                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1335                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1335                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           84998431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          335547651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    149117760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     25194407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              594858249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      84998431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          84998431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        58191233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              58191233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        58191233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          84998431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         335547651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    149117760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     25194407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             653049482                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3182631200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 330061                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407856                       # Number of bytes of host memory used
host_op_rate                                   584603                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    24.15                       # Real time elapsed on the host
host_tick_rate                               70973781                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7972583                       # Number of instructions simulated
sim_ops                                      14121057                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001714                       # Number of seconds simulated
sim_ticks                                  1714368800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               655089                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             27253                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            682057                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             553810                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          655089                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           101279                       # Number of indirect misses.
system.cpu.branchPred.lookups                  832669                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71225                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          514                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   7067911                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4002555                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             27253                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     613697                       # Number of branches committed
system.cpu.commit.bw_lim_events               1315101                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1971101                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4734809                       # Number of instructions committed
system.cpu.commit.committedOps                8287846                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3780028                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.192536                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.458190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       290301      7.68%      7.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1538931     40.71%     48.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       418574     11.07%     59.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       217121      5.74%     65.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1315101     34.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3780028                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      67805                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                53705                       # Number of function calls committed.
system.cpu.commit.int_insts                   8066876                       # Number of committed integer instructions.
system.cpu.commit.loads                        788124                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       173602      2.09%      2.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6071600     73.26%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           743089      8.97%     84.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1233      0.01%     84.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     84.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd           16568      0.20%     84.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     84.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     84.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2456      0.03%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     84.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          781927      9.43%     94.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         476834      5.75%     99.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         6197      0.07%     99.83% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        14184      0.17%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8287846                       # Class of committed instruction
system.cpu.commit.refs                        1279142                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4734809                       # Number of Instructions Simulated
system.cpu.committedOps                       8287846                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.905194                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.905194                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           23                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           25                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           60                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                960346                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               10502822                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   494164                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2520542                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  27295                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                280440                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      900332                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      510126                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      832669                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    727515                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3527703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3233                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        6066286                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   54590                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.194280                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             727789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             625035                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.415398                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            4282787                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.525884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.769138                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1189234     27.77%     27.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   260683      6.09%     33.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   281404      6.57%     40.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   211530      4.94%     45.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2339936     54.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4282787                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124598                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    54355                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    452636800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    452636400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    452636400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    452636400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    452636400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    452636800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    156806000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    156805600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       129200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       128800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      1928800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      1928000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      1929600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      1928800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    141497200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    141369600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    141552400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    141389600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3603470400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3135                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                27527                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   694015                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.139098                       # Inst execution rate
system.cpu.iew.exec_refs                      1410452                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     510126                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  476828                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                980472                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               784                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               625065                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10258946                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                900326                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19789                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9168008                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  27295                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    25                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           100793                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          420                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       192348                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       134048                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             46                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        12112                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          15415                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  16873464                       # num instructions consuming a value
system.cpu.iew.wb_count                       9165244                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.433756                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7318959                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.138453                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9165752                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 17566788                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9449296                       # number of integer regfile writes
system.cpu.ipc                               1.104735                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.104735                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            179121      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6789548     73.90%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   19      0.00%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                784010      8.53%     84.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1257      0.01%     84.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     84.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                16578      0.18%     84.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  101      0.00%     84.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   86      0.00%     84.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2468      0.03%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 55      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               898022      9.77%     94.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              496010      5.40%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6305      0.07%     99.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          14184      0.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9187796                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   68658                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              137338                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        68596                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              69995                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                8940017                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22524534                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9096648                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          12160098                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10258925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9187796                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1971101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3492                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4224817                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4282787                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.145284                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.413314                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              697801     16.29%     16.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              848210     19.81%     36.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              940554     21.96%     58.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              726410     16.96%     75.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1069812     24.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4282787                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.143715                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      727515                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            235690                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           154541                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               980472                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              625065                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2800250                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          4285922                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  555573                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12462981                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 341379                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   635237                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     4                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              32339091                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10412256                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15606061                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2623918                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    114                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  27295                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                440420                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3143085                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            126421                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         20866307                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    801990                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     12723874                       # The number of ROB reads
system.cpu.rob.rob_writes                    21020652                       # The number of ROB writes
system.cpu.timesIdled                              29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          106                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            213                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           56                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           112                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 55                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            5                       # Transaction distribution
system.membus.trans_dist::CleanEvict               51                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            55                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    168                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                56                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      56    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  56                       # Request fanout histogram
system.membus.reqLayer2.occupancy               52803                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             120397                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 103                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            29                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               135                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 3                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            104                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          163                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          156                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     319                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4864                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     8320                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                58                       # Total snoops (count)
system.l2bus.snoopTraffic                         320                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                165                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.012121                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.109760                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      163     98.79%     98.79% # Request fanout histogram
system.l2bus.snoop_fanout::1                        2      1.21%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  165                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               62400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               105596                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               64800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1714368800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       727451                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           727451                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       727451                       # number of overall hits
system.cpu.icache.overall_hits::total          727451                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           64                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             64                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           64                       # number of overall misses
system.cpu.icache.overall_misses::total            64                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2993200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2993200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2993200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2993200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       727515                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       727515                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       727515                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       727515                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46768.750000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46768.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46768.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46768.750000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2717200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2717200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2717200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2717200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000076                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000076                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49403.636364                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49403.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49403.636364                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49403.636364                       # average overall mshr miss latency
system.cpu.icache.replacements                     54                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       727451                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          727451                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           64                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            64                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2993200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2993200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       727515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       727515                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46768.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46768.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2717200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2717200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49403.636364                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49403.636364                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               21274                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                54                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            393.962963                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1455084                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1455084                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1290457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1290457                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1290457                       # number of overall hits
system.cpu.dcache.overall_hits::total         1290457                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           97                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           97                       # number of overall misses
system.cpu.dcache.overall_misses::total            97                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2991600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2991600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2991600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2991600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1290554                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1290554                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1290554                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1290554                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000075                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000075                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30841.237113                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30841.237113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30841.237113                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30841.237113                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.dcache.writebacks::total                24                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           49                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           49                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           48                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           48                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1349200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1349200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1349200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       206396                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1555596                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000037                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000037                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 28108.333333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28108.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 28108.333333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        51599                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29915.307692                       # average overall mshr miss latency
system.cpu.dcache.replacements                     52                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       799442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          799442                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            94                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2904400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2904400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       799536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       799536                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30897.872340                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30897.872340                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           45                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1264400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1264400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 28097.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28097.777778                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       491015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         491015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        87200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        87200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       491018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       491018                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29066.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29066.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data        84800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        84800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28266.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28266.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            4                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       206396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       206396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        51599                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total        51599                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               18669                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                52                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            359.019231                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   814.995811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   209.004189                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.795894                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.204106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          209                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          815                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          815                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.204102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.795898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2581160                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2581160                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              32                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  50                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             32                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            1                       # number of overall hits
system.l2cache.overall_hits::total                 50                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            38                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            16                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                57                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           38                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           16                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            3                       # number of overall misses
system.l2cache.overall_misses::total               57                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2509600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1022800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       195597                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3727997                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2509600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1022800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       195597                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3727997                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           55                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           48                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             107                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           55                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           48                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            4                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            107                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.690909                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.333333                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.532710                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.690909                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.333333                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.532710                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66042.105263                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        63925                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        65199                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65403.456140                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66042.105263                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        63925                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        65199                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65403.456140                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              5                       # number of writebacks
system.l2cache.writebacks::total                    5                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           16                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           16                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2213600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       894800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       171597                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3279997                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2213600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       894800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       171597                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3279997                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.690909                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.532710                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.690909                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.532710                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58252.631579                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        55925                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 57543.807018                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58252.631579                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        55925                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 57543.807018                       # average overall mshr miss latency
system.l2cache.replacements                        58                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           24                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           24                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           24                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           24                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              1                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data        64400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total        64400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.333333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.333333                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            1                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data        56400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total        56400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56400                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56400                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           48                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           15                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           56                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2509600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       958400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       195597                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3663597                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.690909                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66042.105263                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 63893.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        65199                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65421.375000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           15                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           56                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2213600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       838400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       171597                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3223597                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.690909                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.750000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.538462                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58252.631579                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 55893.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        57199                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57564.232143                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    236                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   58                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.068966                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.988925                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1048.900486                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1883.049409                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   976.061180                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          150                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009275                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.256079                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.459729                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238296                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036621                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1127                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2969                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1127                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2969                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.275146                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.724854                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1762                       # Number of tag accesses
system.l2cache.tags.data_accesses                1762                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1714368800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1024                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          320                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              320                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               16                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            3                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   56                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             5                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   5                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1381266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             597304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       111995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                2090565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1381266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1381266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          186658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                186658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          186658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1381266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            597304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       111995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               2277223                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 3567989200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1626539                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                  2911887                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.63                       # Real time elapsed on the host
host_tick_rate                               68507804                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9149153                       # Number of instructions simulated
sim_ops                                      16379393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000385                       # Number of seconds simulated
sim_ticks                                   385358000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               226241                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4789                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            224763                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             112090                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          226241                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           114151                       # Number of indirect misses.
system.cpu.branchPred.lookups                  260914                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18009                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4274                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1307028                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   757486                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4835                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     240823                       # Number of branches committed
system.cpu.commit.bw_lim_events                370955                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           87116                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1176570                       # Number of instructions committed
system.cpu.commit.committedOps                2258336                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       915847                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.465844                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.517338                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       130547     14.25%     14.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       177740     19.41%     33.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       113039     12.34%     46.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       123566     13.49%     59.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       370955     40.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       915847                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      77501                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17637                       # Number of function calls committed.
system.cpu.commit.int_insts                   2193675                       # Number of committed integer instructions.
system.cpu.commit.loads                        271603                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8491      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1731911     76.69%     77.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12722      0.56%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              248      0.01%     77.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3212      0.14%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.01%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12495      0.55%     78.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12576      0.56%     78.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27884      1.23%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           108      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262576     11.63%     91.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         174150      7.71%     99.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         9027      0.40%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2604      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2258336                       # Class of committed instruction
system.cpu.commit.refs                         448357                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1176570                       # Number of Instructions Simulated
system.cpu.committedOps                       2258336                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.818817                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.818817                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           82                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          118                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          246                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             6                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 37834                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2378418                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   221819                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    669449                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   4861                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  6961                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      278958                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            95                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      181631                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      260914                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    195182                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        726576                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   505                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1240508                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           300                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    9722                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.270828                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             209130                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             130099                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.287642                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             940924                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.546892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.786578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   255570     27.16%     27.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    83057      8.83%     35.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    28815      3.06%     39.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    38183      4.06%     43.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   535299     56.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               940924                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    131954                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68970                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    118469600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    118470000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    118470000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    118469600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    118469600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    118469600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      2602000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      2602400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       354800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       355200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       354800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       354800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5456800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5458800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5048800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5459200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     46324800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     46477600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     46341200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     46481600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      924491200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22471                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6403                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   245497                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.399923                       # Inst execution rate
system.cpu.iew.exec_refs                       460092                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     181132                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   26199                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                284122                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                28                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               185560                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2345432                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                278960                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9568                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2312074                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     37                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   565                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   4861                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   636                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            16134                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        12521                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         8806                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6166                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            237                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2627627                       # num instructions consuming a value
system.cpu.iew.wb_count                       2308752                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621339                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1632646                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.396475                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2309862                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3480228                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1820260                       # number of integer regfile writes
system.cpu.ipc                               1.221275                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.221275                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             10414      0.45%      0.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1777045     76.54%     76.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12723      0.55%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   288      0.01%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3313      0.14%     77.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.01%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  143      0.01%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12640      0.54%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12666      0.55%     78.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27929      1.20%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                181      0.01%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               272061     11.72%     91.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              179995      7.75%     99.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9313      0.40%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2693      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2321640                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   78392                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              156827                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        78218                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80211                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2232834                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5431278                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2230534                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2352354                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2345124                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2321640                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 308                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           87105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3899                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            176                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        96398                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        940924                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.467404                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.402097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              124772     13.26%     13.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              129739     13.79%     27.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              171036     18.18%     45.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              211679     22.50%     67.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              303698     32.28%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          940924                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.409853                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      195233                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            81                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              9423                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7317                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               284122                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              185560                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  959775                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           963395                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      6                       # Number of system calls
system.cpu.rename.BlockCycles                   28589                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2599853                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   2660                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   224937                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    472                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   135                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6040772                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2373105                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2704772                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    672507                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1955                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   4861                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  7623                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   104937                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            133389                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          3570288                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2407                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                149                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     10374                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            162                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2890344                       # The number of ROB reads
system.cpu.rob.rob_writes                     4716237                       # The number of ROB writes
system.cpu.timesIdled                             310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          938                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           38                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1870                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               38                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           821                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                404                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           31                       # Transaction distribution
system.membus.trans_dist::CleanEvict              368                       # Transaction distribution
system.membus.trans_dist::ReadExReq                18                       # Transaction distribution
system.membus.trans_dist::ReadExResp               18                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           404                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1243                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               422                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     422    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 422                       # Request fanout histogram
system.membus.reqLayer2.occupancy              378036                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             911864                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 871                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           184                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1180                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 64                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                64                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            871                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1713                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1092                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2805                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        36544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        33088                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    69632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               429                       # Total snoops (count)
system.l2bus.snoopTraffic                        1984                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1364                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032258                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.176749                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1320     96.77%     96.77% # Request fanout histogram
system.l2bus.snoop_fanout::1                       44      3.23%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1364                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              436800                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               884359                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              685599                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       385358000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       194495                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           194495                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       194495                       # number of overall hits
system.cpu.icache.overall_hits::total          194495                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          687                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            687                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          687                       # number of overall misses
system.cpu.icache.overall_misses::total           687                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25595200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25595200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25595200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25595200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       195182                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       195182                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       195182                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       195182                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003520                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003520                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003520                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003520                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37256.477438                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37256.477438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37256.477438                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37256.477438                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          116                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          571                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          571                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          571                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          571                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20255600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20255600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20255600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20255600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002925                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002925                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002925                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002925                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35473.905429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35473.905429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35473.905429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35473.905429                       # average overall mshr miss latency
system.cpu.icache.replacements                    571                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       194495                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          194495                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          687                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           687                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25595200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25595200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       195182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       195182                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003520                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37256.477438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37256.477438                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20255600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20255600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002925                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35473.905429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35473.905429                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1016755                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               827                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1229.449819                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            390935                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           390935                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       439471                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           439471                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       439471                       # number of overall hits
system.cpu.dcache.overall_hits::total          439471                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            561                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          561                       # number of overall misses
system.cpu.dcache.overall_misses::total           561                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21639200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21639200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21639200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21639200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       440032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       440032                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       440032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       440032                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001275                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001275                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001275                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001275                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38572.549020                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38572.549020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38572.549020                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38572.549020                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          155                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.833333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                38                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          153                       # number of writebacks
system.cpu.dcache.writebacks::total               153                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          237                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          237                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          324                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           40                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          364                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11310000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11310000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2726759                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     14036759                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000736                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000736                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000736                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000827                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34907.407407                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34907.407407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34907.407407                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68168.975000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38562.524725                       # average overall mshr miss latency
system.cpu.dcache.replacements                    364                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       262282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          262282                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19880800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19880800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       262779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       262779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001891                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40001.609658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40001.609658                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          237                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          260                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9602800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9602800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000989                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36933.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36933.846154                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       177189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         177189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           64                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           64                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1758400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1758400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       177253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       177253                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        27475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        27475                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1707200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1707200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        26675                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        26675                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           40                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           40                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2726759                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2726759                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68168.975000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 68168.975000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2201279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1388                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1585.935879                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   829.774950                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   194.225050                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.810327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.189673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          161                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          136                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          605                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.157227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            880428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           880428                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             323                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             186                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 513                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            323                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            186                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                513                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           248                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           138                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               422                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          248                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          138                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           36                       # number of overall misses
system.l2cache.overall_misses::total              422                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16848400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9345600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2674363                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28868363                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16848400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9345600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2674363                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28868363                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          571                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          324                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           40                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             935                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          571                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          324                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           40                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            935                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.434326                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.425926                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.900000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.451337                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.434326                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.425926                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.900000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.451337                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67937.096774                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67721.739130                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 74287.861111                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68408.443128                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67937.096774                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67721.739130                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 74287.861111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68408.443128                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             31                       # number of writebacks
system.l2cache.writebacks::total                   31                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          248                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          138                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          248                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          138                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           36                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          422                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14864400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8241600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2386363                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25492363                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14864400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8241600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2386363                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25492363                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.434326                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.425926                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.900000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.451337                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.434326                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.425926                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.900000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.451337                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59937.096774                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59721.739130                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66287.861111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60408.443128                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59937.096774                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59721.739130                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66287.861111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60408.443128                       # average overall mshr miss latency
system.l2cache.replacements                       429                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          153                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          153                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          153                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          153                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           46                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               46                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           18                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             18                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1242800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1242800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           64                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.281250                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.281250                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69044.444444                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69044.444444                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           18                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           18                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1098800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1098800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.281250                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61044.444444                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61044.444444                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          323                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          140                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          467                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          248                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          120                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          404                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16848400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      8102800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2674363                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27625563                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          571                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          260                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           40                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          871                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.434326                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.461538                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.900000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.463835                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67937.096774                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67523.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 74287.861111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68380.106436                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          248                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          120                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          404                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14864400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7142800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2386363                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     24393563                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.434326                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.461538                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.900000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.463835                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59937.096774                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59523.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66287.861111                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60380.106436                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14093                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4525                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.114475                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.960277                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1105.487257                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1853.870865                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   947.842501                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   147.839100                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.269894                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.452605                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231407                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.036094                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1017                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3079                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          978                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2689                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.248291                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.751709                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15365                       # Number of tag accesses
system.l2cache.tags.data_accesses               15365                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    385358000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           15872                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27008                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          15872                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1984                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1984                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              248                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              138                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  422                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            31                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  31                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           41187675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22918948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5978856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               70085479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      41187675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          41187675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5148459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5148459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5148459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          41187675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22918948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5978856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              75233938                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
