-- VHDL for IBM SMS ALD page 12.65.06.1
-- Title: MASTER RESET
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/18/2020 9:57:13 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_65_06_1_MASTER_RESET is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_PROGRAM_RESET:	 in STD_LOGIC;
		MS_PROGRAM_RESET_2:	 out STD_LOGIC;
		MS_PROGRAM_RESET_5:	 out STD_LOGIC);
end ALD_12_65_06_1_MASTER_RESET;

architecture behavioral of ALD_12_65_06_1_MASTER_RESET is 

	signal OUT_3A_H: STD_LOGIC;
	signal OUT_3D_H: STD_LOGIC;

begin


	SMS_AEK_3A: entity SMS_AEK
	    port map (
		IN1 => PS_PROGRAM_RESET,	-- Pin P
		OUT1 => OUT_3A_H,
		IN2 => OPEN );


	SMS_AEK_3D: entity SMS_AEK
	    port map (
		IN1 => PS_PROGRAM_RESET,	-- Pin P
		OUT1 => OUT_3D_H,
		IN2 => OPEN );


	MS_PROGRAM_RESET_2 <= OUT_3A_H;
	MS_PROGRAM_RESET_5 <= OUT_3D_H;


end;
