# DSD LAB 2

**Rida Tayyaba**

**2023_EE_156**

### Simulation

* 1 code file (.sv)
* 1 constraint file (.xdc)
### Report
### Task 1
Contains truth table
### Task 3
Contains the maximum combinational delay
### Task 3
Contains utilization report summary


