Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Mon Dec  1 10:10:23 2025
| Host             : claudio-z790prors running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file top_block_wrapper_power_routed.rpt -pb top_block_wrapper_power_summary_routed.pb -rpx top_block_wrapper_power_routed.rpx
| Design           : top_block_wrapper
| Device           : xcau15p-sbvb484-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.522        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.253        |
| Device Static (W)        | 0.268        |
| Effective TJA (C/W)      | 2.7          |
| Max Ambient (C)          | 95.8         |
| Junction Temperature (C) | 29.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.342 |       16 |       --- |             --- |
| CLB Logic                |     0.066 |    82046 |       --- |             --- |
|   LUT as Logic           |     0.053 |    24377 |     77760 |           31.35 |
|   Register               |     0.005 |    45614 |    155520 |           29.33 |
|   LUT as Shift Register  |     0.004 |     1034 |     40320 |            2.56 |
|   LUT as Distributed RAM |     0.003 |      358 |     40320 |            0.89 |
|   CARRY8                 |    <0.001 |      392 |      9720 |            4.03 |
|   Others                 |     0.000 |     1958 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     3974 |     77760 |            5.11 |
| Signals                  |     0.067 |    65674 |       --- |             --- |
| Block RAM                |     0.098 |    107.5 |       144 |           74.65 |
| MMCM                     |     0.211 |        0 |       --- |             --- |
| PLL                      |     0.050 |        1 |       --- |             --- |
| I/O                      |     0.272 |      154 |       204 |           75.49 |
| GTH                      |     0.148 |        1 |        12 |            8.33 |
| Static Power             |     0.268 |          |           |                 |
| Total                    |     1.522 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       0.850 |     0.734 |       0.677 |      0.057 |       NA    | Unspecified | NA         |
| Vccint_io |       0.850 |     0.049 |       0.022 |      0.027 |       NA    | Unspecified | NA         |
| Vccbram   |       0.850 |     0.007 |       0.006 |      0.001 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.208 |       0.144 |      0.064 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.102 |       0.079 |      0.023 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.062 |       0.062 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10    |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| MGTAVcc   |       0.900 |     0.042 |       0.034 |      0.009 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.107 |       0.093 |      0.014 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 8.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                                                                                                                                                                                                                                                      | Domain                                                                                                                                                                                                                                                                                                                                                                      | Constraint (ns) |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| BASECLK                                                                                                                                                                                                                                                                                                                                                                                    | BASECLK                                                                                                                                                                                                                                                                                                                                                                     |            25.0 |
| GPIOP[7]                                                                                                                                                                                                                                                                                                                                                                                   | GPIOP[7]                                                                                                                                                                                                                                                                                                                                                                    |             8.0 |
| SFP_CLK_P                                                                                                                                                                                                                                                                                                                                                                                  | SFP_CLK_P                                                                                                                                                                                                                                                                                                                                                                   |             6.4 |
| clk_out1_top_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                             | top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out1_top_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                     |            25.0 |
| clk_out1_top_block_clk_wiz_0_2                                                                                                                                                                                                                                                                                                                                                             | top_block_i/clock_wrapper/clk_wiz_2/inst/clk_out1_top_block_clk_wiz_0_2                                                                                                                                                                                                                                                                                                     |             8.0 |
| clk_out1_top_block_clk_wiz_1_0                                                                                                                                                                                                                                                                                                                                                             | top_block_i/clock_wrapper/clk_wiz_1/inst/clk_out1_top_block_clk_wiz_1_0                                                                                                                                                                                                                                                                                                     |             3.1 |
| clk_out2_top_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                             | top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out2_top_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                     |            40.0 |
| clk_out3_top_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                             | top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out3_top_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                     |            20.0 |
| clk_out4_top_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                             | top_block_i/clock_wrapper/clk_wiz_0/inst/clk_out4_top_block_clk_wiz_0_0                                                                                                                                                                                                                                                                                                     |             8.0 |
| core_clocking_i_n_2                                                                                                                                                                                                                                                                                                                                                                        | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/core_clocking_i/userclk                                                                                                                                                                                                                                                                        |            16.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TCK                                                                                                                                                                                                                                                                                                           |            33.0 |
| rxoutclkpcs_out[0]                                                                                                                                                                                                                                                                                                                                                                         | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0]                                                               |            16.0 |
| top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_14_gthe4_cpll_cal_tx_i/txoutclkmon |            16.0 |
| txoutclk_out[0]                                                                                                                                                                                                                                                                                                                                                                            | top_block_i/fnet_wrapper/fakernet/gig_ethernet_pcs_pma_0/inst/core_support_i/gig_ethernet_pcs_pma_0_gt_i/inst/gen_gtwizard_gthe4_top.gig_ethernet_pcs_pma_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[2].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0]                                                                  |             8.0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| top_block_wrapper            |     1.253 |
|   dbg_hub                    |     0.003 |
|     inst                     |     0.003 |
|       BSCANID.u_xsdbm_id     |     0.003 |
|   top_block_i                |     1.170 |
|     Const_wrapper            |     0.054 |
|       HRSTB_wrapper          |     0.036 |
|       OBUFDS_CONST_0         |     0.009 |
|       OBUFDS_CONST_1         |     0.009 |
|     GPIO_rx_0                |     0.014 |
|       inst                   |     0.014 |
|     OBUFDS_CLKSOIN_0         |     0.080 |
|       inst                   |     0.080 |
|     SAMPA_I2C_wrapper        |     0.003 |
|       I2C_Controller_v1_0_0  |     0.002 |
|     SO_receiver              |     0.175 |
|       idelay_top_v2_0        |     0.175 |
|     appUnit                  |     0.305 |
|       FIFO_logic             |     0.049 |
|       axis_data_fifo_0       |     0.002 |
|       cs_das_rx_0            |     0.029 |
|       cs_data_processor_0    |     0.004 |
|       cs_event_builder_0     |     0.004 |
|       threshold_comparator_0 |     0.216 |
|       trigger_manager_0      |     0.001 |
|     clock_wrapper            |     0.263 |
|       clk_wiz_0              |     0.114 |
|       clk_wiz_1              |     0.097 |
|       clk_wiz_2              |     0.052 |
|     fnet_wrapper             |     0.235 |
|       fakernet               |     0.234 |
|     reg_bram                 |     0.017 |
|       blk_mem_gen_0          |     0.016 |
|     reset                    |     0.002 |
|       vio_0                  |     0.001 |
|     trg_en                   |     0.020 |
|       OBUFDS_TRG_0           |     0.019 |
|   u_ila_0                    |     0.062 |
|     inst                     |     0.062 |
|       ila_core_inst          |     0.062 |
|   u_ila_1                    |     0.018 |
|     inst                     |     0.018 |
|       ila_core_inst          |     0.018 |
+------------------------------+-----------+


