###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       120789   # Number of WRITE/WRITEP commands
num_reads_done                 =       442281   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       353484   # Number of read row buffer hits
num_read_cmds                  =       442285   # Number of READ/READP commands
num_writes_done                =       120802   # Number of read requests issued
num_write_row_hits             =        90550   # Number of write row buffer hits
num_act_cmds                   =       119405   # Number of ACT commands
num_pre_cmds                   =       119376   # Number of PRE commands
num_ondemand_pres              =        97836   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9396085   # Cyles of rank active rank.0
rank_active_cycles.1           =      9004851   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       603915   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       995149   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       520935   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3556   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1604   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2650   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1071   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          371   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          505   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          904   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1435   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1425   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28633   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =          378   # Write cmd latency (cycles)
write_latency[40-59]           =          639   # Write cmd latency (cycles)
write_latency[60-79]           =         1490   # Write cmd latency (cycles)
write_latency[80-99]           =         3231   # Write cmd latency (cycles)
write_latency[100-119]         =         4537   # Write cmd latency (cycles)
write_latency[120-139]         =         6475   # Write cmd latency (cycles)
write_latency[140-159]         =         7846   # Write cmd latency (cycles)
write_latency[160-179]         =         7837   # Write cmd latency (cycles)
write_latency[180-199]         =         7799   # Write cmd latency (cycles)
write_latency[200-]            =        80547   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       211407   # Read request latency (cycles)
read_latency[40-59]            =        64916   # Read request latency (cycles)
read_latency[60-79]            =        61120   # Read request latency (cycles)
read_latency[80-99]            =        19392   # Read request latency (cycles)
read_latency[100-119]          =        14294   # Read request latency (cycles)
read_latency[120-139]          =        11543   # Read request latency (cycles)
read_latency[140-159]          =         6589   # Read request latency (cycles)
read_latency[160-179]          =         4896   # Read request latency (cycles)
read_latency[180-199]          =         4058   # Read request latency (cycles)
read_latency[200-]             =        44066   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.02979e+08   # Write energy
read_energy                    =  1.78329e+09   # Read energy
act_energy                     =  3.26692e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.89879e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.77672e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86316e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61903e+09   # Active standby energy rank.1
average_read_latency           =      92.7957   # Average read request latency (cycles)
average_interarrival           =      17.7591   # Average request interarrival latency (cycles)
total_energy                   =  1.56673e+10   # Total energy (pJ)
average_power                  =      1566.73   # Average power (mW)
average_bandwidth              =      4.80497   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       122215   # Number of WRITE/WRITEP commands
num_reads_done                 =       437259   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       347302   # Number of read row buffer hits
num_read_cmds                  =       437263   # Number of READ/READP commands
num_writes_done                =       122231   # Number of read requests issued
num_write_row_hits             =        91575   # Number of write row buffer hits
num_act_cmds                   =       120952   # Number of ACT commands
num_pre_cmds                   =       120926   # Number of PRE commands
num_ondemand_pres              =        99914   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9191540   # Cyles of rank active rank.0
rank_active_cycles.1           =      9157973   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       808460   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       842027   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       516546   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4484   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1588   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2619   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1071   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          358   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          535   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          858   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1479   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1385   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        28574   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          407   # Write cmd latency (cycles)
write_latency[40-59]           =          842   # Write cmd latency (cycles)
write_latency[60-79]           =         1933   # Write cmd latency (cycles)
write_latency[80-99]           =         4014   # Write cmd latency (cycles)
write_latency[100-119]         =         5586   # Write cmd latency (cycles)
write_latency[120-139]         =         7889   # Write cmd latency (cycles)
write_latency[140-159]         =         8810   # Write cmd latency (cycles)
write_latency[160-179]         =         8691   # Write cmd latency (cycles)
write_latency[180-199]         =         8209   # Write cmd latency (cycles)
write_latency[200-]            =        75822   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       207819   # Read request latency (cycles)
read_latency[40-59]            =        64737   # Read request latency (cycles)
read_latency[60-79]            =        66695   # Read request latency (cycles)
read_latency[80-99]            =        19667   # Read request latency (cycles)
read_latency[100-119]          =        14380   # Read request latency (cycles)
read_latency[120-139]          =        11543   # Read request latency (cycles)
read_latency[140-159]          =         5775   # Read request latency (cycles)
read_latency[160-179]          =         4465   # Read request latency (cycles)
read_latency[180-199]          =         3708   # Read request latency (cycles)
read_latency[200-]             =        38470   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.10097e+08   # Write energy
read_energy                    =  1.76304e+09   # Read energy
act_energy                     =  3.30925e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.88061e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.04173e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73552e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71458e+09   # Active standby energy rank.1
average_read_latency           =      84.4602   # Average read request latency (cycles)
average_interarrival           =      17.8731   # Average request interarrival latency (cycles)
total_energy                   =   1.5651e+10   # Total energy (pJ)
average_power                  =       1565.1   # Average power (mW)
average_bandwidth              =      4.77431   # Average bandwidth
