
TCU.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000af6c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000670  0800b080  0800b080  0001b080  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b6f0  0800b6f0  00020280  2**0
                  CONTENTS
  4 .ARM          00000000  0800b6f0  0800b6f0  00020280  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b6f0  0800b6f0  00020280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b6f0  0800b6f0  0001b6f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b6f4  0800b6f4  0001b6f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000280  20000000  0800b6f8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000198  20000280  0800b978  00020280  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  0800b978  00020418  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013930  00000000  00000000  000202a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002aa8  00000000  00000000  00033bd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001050  00000000  00000000  00036688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f60  00000000  00000000  000376d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019eea  00000000  00000000  00038638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001579d  00000000  00000000  00052522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f083  00000000  00000000  00067cbf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f6d42  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005628  00000000  00000000  000f6d98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000280 	.word	0x20000280
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b064 	.word	0x0800b064

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000284 	.word	0x20000284
 800014c:	0800b064 	.word	0x0800b064

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f4a:	f107 0310 	add.w	r3, r7, #16
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f58:	4b42      	ldr	r3, [pc, #264]	; (8001064 <MX_GPIO_Init+0x120>)
 8000f5a:	699b      	ldr	r3, [r3, #24]
 8000f5c:	4a41      	ldr	r2, [pc, #260]	; (8001064 <MX_GPIO_Init+0x120>)
 8000f5e:	f043 0310 	orr.w	r3, r3, #16
 8000f62:	6193      	str	r3, [r2, #24]
 8000f64:	4b3f      	ldr	r3, [pc, #252]	; (8001064 <MX_GPIO_Init+0x120>)
 8000f66:	699b      	ldr	r3, [r3, #24]
 8000f68:	f003 0310 	and.w	r3, r3, #16
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f70:	4b3c      	ldr	r3, [pc, #240]	; (8001064 <MX_GPIO_Init+0x120>)
 8000f72:	699b      	ldr	r3, [r3, #24]
 8000f74:	4a3b      	ldr	r2, [pc, #236]	; (8001064 <MX_GPIO_Init+0x120>)
 8000f76:	f043 0320 	orr.w	r3, r3, #32
 8000f7a:	6193      	str	r3, [r2, #24]
 8000f7c:	4b39      	ldr	r3, [pc, #228]	; (8001064 <MX_GPIO_Init+0x120>)
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	f003 0320 	and.w	r3, r3, #32
 8000f84:	60bb      	str	r3, [r7, #8]
 8000f86:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f88:	4b36      	ldr	r3, [pc, #216]	; (8001064 <MX_GPIO_Init+0x120>)
 8000f8a:	699b      	ldr	r3, [r3, #24]
 8000f8c:	4a35      	ldr	r2, [pc, #212]	; (8001064 <MX_GPIO_Init+0x120>)
 8000f8e:	f043 0304 	orr.w	r3, r3, #4
 8000f92:	6193      	str	r3, [r2, #24]
 8000f94:	4b33      	ldr	r3, [pc, #204]	; (8001064 <MX_GPIO_Init+0x120>)
 8000f96:	699b      	ldr	r3, [r3, #24]
 8000f98:	f003 0304 	and.w	r3, r3, #4
 8000f9c:	607b      	str	r3, [r7, #4]
 8000f9e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa0:	4b30      	ldr	r3, [pc, #192]	; (8001064 <MX_GPIO_Init+0x120>)
 8000fa2:	699b      	ldr	r3, [r3, #24]
 8000fa4:	4a2f      	ldr	r2, [pc, #188]	; (8001064 <MX_GPIO_Init+0x120>)
 8000fa6:	f043 0308 	orr.w	r3, r3, #8
 8000faa:	6193      	str	r3, [r2, #24]
 8000fac:	4b2d      	ldr	r3, [pc, #180]	; (8001064 <MX_GPIO_Init+0x120>)
 8000fae:	699b      	ldr	r3, [r3, #24]
 8000fb0:	f003 0308 	and.w	r3, r3, #8
 8000fb4:	603b      	str	r3, [r7, #0]
 8000fb6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fbe:	482a      	ldr	r0, [pc, #168]	; (8001068 <MX_GPIO_Init+0x124>)
 8000fc0:	f001 fea4 	bl	8002d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Motor_IN1_Pin|Motor_IN2_Pin, GPIO_PIN_RESET);
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	2130      	movs	r1, #48	; 0x30
 8000fc8:	4828      	ldr	r0, [pc, #160]	; (800106c <MX_GPIO_Init+0x128>)
 8000fca:	f001 fe9f 	bl	8002d0c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000fce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fdc:	2302      	movs	r3, #2
 8000fde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000fe0:	f107 0310 	add.w	r3, r7, #16
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4820      	ldr	r0, [pc, #128]	; (8001068 <MX_GPIO_Init+0x124>)
 8000fe8:	f001 fbfa 	bl	80027e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button1_Pin;
 8000fec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000ff0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ff2:	4b1f      	ldr	r3, [pc, #124]	; (8001070 <MX_GPIO_Init+0x12c>)
 8000ff4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button1_GPIO_Port, &GPIO_InitStruct);
 8000ffa:	f107 0310 	add.w	r3, r7, #16
 8000ffe:	4619      	mov	r1, r3
 8001000:	4819      	ldr	r0, [pc, #100]	; (8001068 <MX_GPIO_Init+0x124>)
 8001002:	f001 fbed 	bl	80027e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Motor_IN1_Pin|Motor_IN2_Pin;
 8001006:	2330      	movs	r3, #48	; 0x30
 8001008:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800100a:	2301      	movs	r3, #1
 800100c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001012:	2302      	movs	r3, #2
 8001014:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001016:	f107 0310 	add.w	r3, r7, #16
 800101a:	4619      	mov	r1, r3
 800101c:	4813      	ldr	r0, [pc, #76]	; (800106c <MX_GPIO_Init+0x128>)
 800101e:	f001 fbdf 	bl	80027e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Button2_Pin;
 8001022:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001026:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001028:	4b11      	ldr	r3, [pc, #68]	; (8001070 <MX_GPIO_Init+0x12c>)
 800102a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800102c:	2302      	movs	r3, #2
 800102e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button2_GPIO_Port, &GPIO_InitStruct);
 8001030:	f107 0310 	add.w	r3, r7, #16
 8001034:	4619      	mov	r1, r3
 8001036:	480d      	ldr	r0, [pc, #52]	; (800106c <MX_GPIO_Init+0x128>)
 8001038:	f001 fbd2 	bl	80027e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 2, 0);
 800103c:	2200      	movs	r2, #0
 800103e:	2102      	movs	r1, #2
 8001040:	2017      	movs	r0, #23
 8001042:	f001 fac1 	bl	80025c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001046:	2017      	movs	r0, #23
 8001048:	f001 faea 	bl	8002620 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 800104c:	2200      	movs	r2, #0
 800104e:	2101      	movs	r1, #1
 8001050:	2028      	movs	r0, #40	; 0x28
 8001052:	f001 fab9 	bl	80025c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001056:	2028      	movs	r0, #40	; 0x28
 8001058:	f001 fae2 	bl	8002620 <HAL_NVIC_EnableIRQ>

}
 800105c:	bf00      	nop
 800105e:	3720      	adds	r7, #32
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	40021000 	.word	0x40021000
 8001068:	40011000 	.word	0x40011000
 800106c:	40010c00 	.word	0x40010c00
 8001070:	10310000 	.word	0x10310000

08001074 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001078:	4b12      	ldr	r3, [pc, #72]	; (80010c4 <MX_I2C1_Init+0x50>)
 800107a:	4a13      	ldr	r2, [pc, #76]	; (80010c8 <MX_I2C1_Init+0x54>)
 800107c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800107e:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <MX_I2C1_Init+0x50>)
 8001080:	4a12      	ldr	r2, [pc, #72]	; (80010cc <MX_I2C1_Init+0x58>)
 8001082:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001084:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <MX_I2C1_Init+0x50>)
 8001086:	2200      	movs	r2, #0
 8001088:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800108a:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <MX_I2C1_Init+0x50>)
 800108c:	2200      	movs	r2, #0
 800108e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001090:	4b0c      	ldr	r3, [pc, #48]	; (80010c4 <MX_I2C1_Init+0x50>)
 8001092:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001096:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001098:	4b0a      	ldr	r3, [pc, #40]	; (80010c4 <MX_I2C1_Init+0x50>)
 800109a:	2200      	movs	r2, #0
 800109c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800109e:	4b09      	ldr	r3, [pc, #36]	; (80010c4 <MX_I2C1_Init+0x50>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010a4:	4b07      	ldr	r3, [pc, #28]	; (80010c4 <MX_I2C1_Init+0x50>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010aa:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <MX_I2C1_Init+0x50>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010b0:	4804      	ldr	r0, [pc, #16]	; (80010c4 <MX_I2C1_Init+0x50>)
 80010b2:	f001 fe75 	bl	8002da0 <HAL_I2C_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80010bc:	f000 fa4f 	bl	800155e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200002b4 	.word	0x200002b4
 80010c8:	40005400 	.word	0x40005400
 80010cc:	00061a80 	.word	0x00061a80

080010d0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d8:	f107 0310 	add.w	r3, r7, #16
 80010dc:	2200      	movs	r2, #0
 80010de:	601a      	str	r2, [r3, #0]
 80010e0:	605a      	str	r2, [r3, #4]
 80010e2:	609a      	str	r2, [r3, #8]
 80010e4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	4a1d      	ldr	r2, [pc, #116]	; (8001160 <HAL_I2C_MspInit+0x90>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d133      	bne.n	8001158 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f0:	4b1c      	ldr	r3, [pc, #112]	; (8001164 <HAL_I2C_MspInit+0x94>)
 80010f2:	699b      	ldr	r3, [r3, #24]
 80010f4:	4a1b      	ldr	r2, [pc, #108]	; (8001164 <HAL_I2C_MspInit+0x94>)
 80010f6:	f043 0308 	orr.w	r3, r3, #8
 80010fa:	6193      	str	r3, [r2, #24]
 80010fc:	4b19      	ldr	r3, [pc, #100]	; (8001164 <HAL_I2C_MspInit+0x94>)
 80010fe:	699b      	ldr	r3, [r3, #24]
 8001100:	f003 0308 	and.w	r3, r3, #8
 8001104:	60fb      	str	r3, [r7, #12]
 8001106:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001108:	23c0      	movs	r3, #192	; 0xc0
 800110a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800110c:	2312      	movs	r3, #18
 800110e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001110:	2303      	movs	r3, #3
 8001112:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001114:	f107 0310 	add.w	r3, r7, #16
 8001118:	4619      	mov	r1, r3
 800111a:	4813      	ldr	r0, [pc, #76]	; (8001168 <HAL_I2C_MspInit+0x98>)
 800111c:	f001 fb60 	bl	80027e0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001120:	4b10      	ldr	r3, [pc, #64]	; (8001164 <HAL_I2C_MspInit+0x94>)
 8001122:	69db      	ldr	r3, [r3, #28]
 8001124:	4a0f      	ldr	r2, [pc, #60]	; (8001164 <HAL_I2C_MspInit+0x94>)
 8001126:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800112a:	61d3      	str	r3, [r2, #28]
 800112c:	4b0d      	ldr	r3, [pc, #52]	; (8001164 <HAL_I2C_MspInit+0x94>)
 800112e:	69db      	ldr	r3, [r3, #28]
 8001130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001134:	60bb      	str	r3, [r7, #8]
 8001136:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 1, 0);
 8001138:	2200      	movs	r2, #0
 800113a:	2101      	movs	r1, #1
 800113c:	201f      	movs	r0, #31
 800113e:	f001 fa43 	bl	80025c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001142:	201f      	movs	r0, #31
 8001144:	f001 fa6c 	bl	8002620 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 1, 0);
 8001148:	2200      	movs	r2, #0
 800114a:	2101      	movs	r1, #1
 800114c:	2020      	movs	r0, #32
 800114e:	f001 fa3b 	bl	80025c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8001152:	2020      	movs	r0, #32
 8001154:	f001 fa64 	bl	8002620 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001158:	bf00      	nop
 800115a:	3720      	adds	r7, #32
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	40005400 	.word	0x40005400
 8001164:	40021000 	.word	0x40021000
 8001168:	40010c00 	.word	0x40010c00

0800116c <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

//_write ???? syscalls.c   __weak ???? ???????? _write 
__attribute__((weak)) int _write(int file, char *ptr, int len) {
 800116c:	b480      	push	{r7}
 800116e:	b087      	sub	sp, #28
 8001170:	af00      	add	r7, sp, #0
 8001172:	60f8      	str	r0, [r7, #12]
 8001174:	60b9      	str	r1, [r7, #8]
 8001176:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001178:	2300      	movs	r3, #0
 800117a:	617b      	str	r3, [r7, #20]
 800117c:	e00f      	b.n	800119e <_write+0x32>
		while ((USART1->SR & 0X40) == 0)
 800117e:	bf00      	nop
 8001180:	4b0c      	ldr	r3, [pc, #48]	; (80011b4 <_write+0x48>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001188:	2b00      	cmp	r3, #0
 800118a:	d0f9      	beq.n	8001180 <_write+0x14>
			; //?????
		USART1->DR = (uint8_t) *ptr++;
 800118c:	68bb      	ldr	r3, [r7, #8]
 800118e:	1c5a      	adds	r2, r3, #1
 8001190:	60ba      	str	r2, [r7, #8]
 8001192:	781a      	ldrb	r2, [r3, #0]
 8001194:	4b07      	ldr	r3, [pc, #28]	; (80011b4 <_write+0x48>)
 8001196:	605a      	str	r2, [r3, #4]
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	3301      	adds	r3, #1
 800119c:	617b      	str	r3, [r7, #20]
 800119e:	697a      	ldr	r2, [r7, #20]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	429a      	cmp	r2, r3
 80011a4:	dbeb      	blt.n	800117e <_write+0x12>
	}
	return len;
 80011a6:	687b      	ldr	r3, [r7, #4]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	371c      	adds	r7, #28
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bc80      	pop	{r7}
 80011b0:	4770      	bx	lr
 80011b2:	bf00      	nop
 80011b4:	40013800 	.word	0x40013800

080011b8 <Motor_Control>:

// Motor control
void Motor_Control() {
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
	if (Motor_Dir_Flag == -1) {
 80011bc:	4b1a      	ldr	r3, [pc, #104]	; (8001228 <Motor_Control+0x70>)
 80011be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011c6:	d109      	bne.n	80011dc <Motor_Control+0x24>
		HAL_GPIO_WritePin(Motor_IN1_GPIO_Port, Motor_IN1_Pin, 0);
 80011c8:	2200      	movs	r2, #0
 80011ca:	2110      	movs	r1, #16
 80011cc:	4817      	ldr	r0, [pc, #92]	; (800122c <Motor_Control+0x74>)
 80011ce:	f001 fd9d 	bl	8002d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor_IN2_GPIO_Port, Motor_IN2_Pin, 1);
 80011d2:	2201      	movs	r2, #1
 80011d4:	2120      	movs	r1, #32
 80011d6:	4815      	ldr	r0, [pc, #84]	; (800122c <Motor_Control+0x74>)
 80011d8:	f001 fd98 	bl	8002d0c <HAL_GPIO_WritePin>
	}
	if (Motor_Dir_Flag == 1) {
 80011dc:	4b12      	ldr	r3, [pc, #72]	; (8001228 <Motor_Control+0x70>)
 80011de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e2:	2b01      	cmp	r3, #1
 80011e4:	d109      	bne.n	80011fa <Motor_Control+0x42>
		HAL_GPIO_WritePin(Motor_IN1_GPIO_Port, Motor_IN1_Pin, 1);
 80011e6:	2201      	movs	r2, #1
 80011e8:	2110      	movs	r1, #16
 80011ea:	4810      	ldr	r0, [pc, #64]	; (800122c <Motor_Control+0x74>)
 80011ec:	f001 fd8e 	bl	8002d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor_IN2_GPIO_Port, Motor_IN2_Pin, 0);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2120      	movs	r1, #32
 80011f4:	480d      	ldr	r0, [pc, #52]	; (800122c <Motor_Control+0x74>)
 80011f6:	f001 fd89 	bl	8002d0c <HAL_GPIO_WritePin>
	}
	if (Motor_Dir_Flag == 0) {
 80011fa:	4b0b      	ldr	r3, [pc, #44]	; (8001228 <Motor_Control+0x70>)
 80011fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d109      	bne.n	8001218 <Motor_Control+0x60>
		HAL_GPIO_WritePin(Motor_IN1_GPIO_Port, Motor_IN1_Pin, 1);
 8001204:	2201      	movs	r2, #1
 8001206:	2110      	movs	r1, #16
 8001208:	4808      	ldr	r0, [pc, #32]	; (800122c <Motor_Control+0x74>)
 800120a:	f001 fd7f 	bl	8002d0c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(Motor_IN2_GPIO_Port, Motor_IN2_Pin, 1);
 800120e:	2201      	movs	r2, #1
 8001210:	2120      	movs	r1, #32
 8001212:	4806      	ldr	r0, [pc, #24]	; (800122c <Motor_Control+0x74>)
 8001214:	f001 fd7a 	bl	8002d0c <HAL_GPIO_WritePin>
	 Motor_PWM_Val++;
	 } else if (Motor_PWM_Flag == 0 && Motor_PWM_Val > 0) {
	 Motor_PWM_Val--;
	 }*/

	__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_2, Motor_PWM_Val);
 8001218:	4b05      	ldr	r3, [pc, #20]	; (8001230 <Motor_Control+0x78>)
 800121a:	881a      	ldrh	r2, [r3, #0]
 800121c:	4b05      	ldr	r3, [pc, #20]	; (8001234 <Motor_Control+0x7c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	2000000e 	.word	0x2000000e
 800122c:	40010c00 	.word	0x40010c00
 8001230:	200002a2 	.word	0x200002a2
 8001234:	20000378 	.word	0x20000378

08001238 <MPU_Motor>:

//Generate 'System_Dir_Flag'  according to 'MPU_X_Angle', and then output 'Motor_Dir_Flag' and 'Motor_PWM_Val'
void MPU_Motor() {
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0

	//init soft start
	if (System_Dir_Flag == 0 && MPU6050.KalmanAngleX < 30)
 800123c:	4b60      	ldr	r3, [pc, #384]	; (80013c0 <MPU_Motor+0x188>)
 800123e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d10d      	bne.n	8001262 <MPU_Motor+0x2a>
 8001246:	4b5f      	ldr	r3, [pc, #380]	; (80013c4 <MPU_Motor+0x18c>)
 8001248:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800124c:	f04f 0200 	mov.w	r2, #0
 8001250:	4b5d      	ldr	r3, [pc, #372]	; (80013c8 <MPU_Motor+0x190>)
 8001252:	f7ff fbb3 	bl	80009bc <__aeabi_dcmplt>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d002      	beq.n	8001262 <MPU_Motor+0x2a>
		System_Dir_Flag = 2;
 800125c:	4b58      	ldr	r3, [pc, #352]	; (80013c0 <MPU_Motor+0x188>)
 800125e:	2202      	movs	r2, #2
 8001260:	801a      	strh	r2, [r3, #0]
	if (System_Dir_Flag == 0 && MPU6050.KalmanAngleX >= 30)
 8001262:	4b57      	ldr	r3, [pc, #348]	; (80013c0 <MPU_Motor+0x188>)
 8001264:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d10e      	bne.n	800128a <MPU_Motor+0x52>
 800126c:	4b55      	ldr	r3, [pc, #340]	; (80013c4 <MPU_Motor+0x18c>)
 800126e:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	4b54      	ldr	r3, [pc, #336]	; (80013c8 <MPU_Motor+0x190>)
 8001278:	f7ff fbb4 	bl	80009e4 <__aeabi_dcmpge>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d003      	beq.n	800128a <MPU_Motor+0x52>
		System_Dir_Flag = -2;
 8001282:	4b4f      	ldr	r3, [pc, #316]	; (80013c0 <MPU_Motor+0x188>)
 8001284:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001288:	801a      	strh	r2, [r3, #0]

	//soft stop
	if (System_Dir_Flag == 2 && MPU6050.KalmanAngleX > 30)
 800128a:	4b4d      	ldr	r3, [pc, #308]	; (80013c0 <MPU_Motor+0x188>)
 800128c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001290:	2b02      	cmp	r3, #2
 8001292:	d10d      	bne.n	80012b0 <MPU_Motor+0x78>
 8001294:	4b4b      	ldr	r3, [pc, #300]	; (80013c4 <MPU_Motor+0x18c>)
 8001296:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 800129a:	f04f 0200 	mov.w	r2, #0
 800129e:	4b4a      	ldr	r3, [pc, #296]	; (80013c8 <MPU_Motor+0x190>)
 80012a0:	f7ff fbaa 	bl	80009f8 <__aeabi_dcmpgt>
 80012a4:	4603      	mov	r3, r0
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d002      	beq.n	80012b0 <MPU_Motor+0x78>
		System_Dir_Flag = 1;
 80012aa:	4b45      	ldr	r3, [pc, #276]	; (80013c0 <MPU_Motor+0x188>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	801a      	strh	r2, [r3, #0]
	if (System_Dir_Flag == -2 && MPU6050.KalmanAngleX < -30)
 80012b0:	4b43      	ldr	r3, [pc, #268]	; (80013c0 <MPU_Motor+0x188>)
 80012b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012b6:	f113 0f02 	cmn.w	r3, #2
 80012ba:	d10e      	bne.n	80012da <MPU_Motor+0xa2>
 80012bc:	4b41      	ldr	r3, [pc, #260]	; (80013c4 <MPU_Motor+0x18c>)
 80012be:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	4b41      	ldr	r3, [pc, #260]	; (80013cc <MPU_Motor+0x194>)
 80012c8:	f7ff fb78 	bl	80009bc <__aeabi_dcmplt>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d003      	beq.n	80012da <MPU_Motor+0xa2>
		System_Dir_Flag = -1;
 80012d2:	4b3b      	ldr	r3, [pc, #236]	; (80013c0 <MPU_Motor+0x188>)
 80012d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012d8:	801a      	strh	r2, [r3, #0]

	//soft change direction
	if (System_Dir_Flag == 1 && Motor_PWM_Val == 0)
 80012da:	4b39      	ldr	r3, [pc, #228]	; (80013c0 <MPU_Motor+0x188>)
 80012dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d107      	bne.n	80012f4 <MPU_Motor+0xbc>
 80012e4:	4b3a      	ldr	r3, [pc, #232]	; (80013d0 <MPU_Motor+0x198>)
 80012e6:	881b      	ldrh	r3, [r3, #0]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d103      	bne.n	80012f4 <MPU_Motor+0xbc>
		System_Dir_Flag = -2;
 80012ec:	4b34      	ldr	r3, [pc, #208]	; (80013c0 <MPU_Motor+0x188>)
 80012ee:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80012f2:	801a      	strh	r2, [r3, #0]
	if (System_Dir_Flag == -1 && Motor_PWM_Val == 0)
 80012f4:	4b32      	ldr	r3, [pc, #200]	; (80013c0 <MPU_Motor+0x188>)
 80012f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012fe:	d106      	bne.n	800130e <MPU_Motor+0xd6>
 8001300:	4b33      	ldr	r3, [pc, #204]	; (80013d0 <MPU_Motor+0x198>)
 8001302:	881b      	ldrh	r3, [r3, #0]
 8001304:	2b00      	cmp	r3, #0
 8001306:	d102      	bne.n	800130e <MPU_Motor+0xd6>
		System_Dir_Flag = 2;
 8001308:	4b2d      	ldr	r3, [pc, #180]	; (80013c0 <MPU_Motor+0x188>)
 800130a:	2202      	movs	r2, #2
 800130c:	801a      	strh	r2, [r3, #0]

	if (System_Dir_Flag == 0) {
 800130e:	4b2c      	ldr	r3, [pc, #176]	; (80013c0 <MPU_Motor+0x188>)
 8001310:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d105      	bne.n	8001324 <MPU_Motor+0xec>
		Motor_Dir_Flag = 0;
 8001318:	4b2e      	ldr	r3, [pc, #184]	; (80013d4 <MPU_Motor+0x19c>)
 800131a:	2200      	movs	r2, #0
 800131c:	801a      	strh	r2, [r3, #0]
		Motor_PWM_Val = 0;
 800131e:	4b2c      	ldr	r3, [pc, #176]	; (80013d0 <MPU_Motor+0x198>)
 8001320:	2200      	movs	r2, #0
 8001322:	801a      	strh	r2, [r3, #0]
	}

	if (System_Dir_Flag == 2) {
 8001324:	4b26      	ldr	r3, [pc, #152]	; (80013c0 <MPU_Motor+0x188>)
 8001326:	f9b3 3000 	ldrsh.w	r3, [r3]
 800132a:	2b02      	cmp	r3, #2
 800132c:	d10c      	bne.n	8001348 <MPU_Motor+0x110>
		Motor_Dir_Flag = 1;
 800132e:	4b29      	ldr	r3, [pc, #164]	; (80013d4 <MPU_Motor+0x19c>)
 8001330:	2201      	movs	r2, #1
 8001332:	801a      	strh	r2, [r3, #0]
		if (Motor_PWM_Val < 100)
 8001334:	4b26      	ldr	r3, [pc, #152]	; (80013d0 <MPU_Motor+0x198>)
 8001336:	881b      	ldrh	r3, [r3, #0]
 8001338:	2b63      	cmp	r3, #99	; 0x63
 800133a:	d805      	bhi.n	8001348 <MPU_Motor+0x110>
			Motor_PWM_Val++;
 800133c:	4b24      	ldr	r3, [pc, #144]	; (80013d0 <MPU_Motor+0x198>)
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	3301      	adds	r3, #1
 8001342:	b29a      	uxth	r2, r3
 8001344:	4b22      	ldr	r3, [pc, #136]	; (80013d0 <MPU_Motor+0x198>)
 8001346:	801a      	strh	r2, [r3, #0]
	}

	if (System_Dir_Flag == 1) {
 8001348:	4b1d      	ldr	r3, [pc, #116]	; (80013c0 <MPU_Motor+0x188>)
 800134a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800134e:	2b01      	cmp	r3, #1
 8001350:	d10c      	bne.n	800136c <MPU_Motor+0x134>
		Motor_Dir_Flag = 1;
 8001352:	4b20      	ldr	r3, [pc, #128]	; (80013d4 <MPU_Motor+0x19c>)
 8001354:	2201      	movs	r2, #1
 8001356:	801a      	strh	r2, [r3, #0]
		if (Motor_PWM_Val > 0)
 8001358:	4b1d      	ldr	r3, [pc, #116]	; (80013d0 <MPU_Motor+0x198>)
 800135a:	881b      	ldrh	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d005      	beq.n	800136c <MPU_Motor+0x134>
			Motor_PWM_Val--;
 8001360:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <MPU_Motor+0x198>)
 8001362:	881b      	ldrh	r3, [r3, #0]
 8001364:	3b01      	subs	r3, #1
 8001366:	b29a      	uxth	r2, r3
 8001368:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <MPU_Motor+0x198>)
 800136a:	801a      	strh	r2, [r3, #0]
	}

	if (System_Dir_Flag == -2) {
 800136c:	4b14      	ldr	r3, [pc, #80]	; (80013c0 <MPU_Motor+0x188>)
 800136e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001372:	f113 0f02 	cmn.w	r3, #2
 8001376:	d10d      	bne.n	8001394 <MPU_Motor+0x15c>
		Motor_Dir_Flag = -1;
 8001378:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <MPU_Motor+0x19c>)
 800137a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800137e:	801a      	strh	r2, [r3, #0]
		if (Motor_PWM_Val < 100)
 8001380:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <MPU_Motor+0x198>)
 8001382:	881b      	ldrh	r3, [r3, #0]
 8001384:	2b63      	cmp	r3, #99	; 0x63
 8001386:	d805      	bhi.n	8001394 <MPU_Motor+0x15c>
			Motor_PWM_Val++;
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <MPU_Motor+0x198>)
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	3301      	adds	r3, #1
 800138e:	b29a      	uxth	r2, r3
 8001390:	4b0f      	ldr	r3, [pc, #60]	; (80013d0 <MPU_Motor+0x198>)
 8001392:	801a      	strh	r2, [r3, #0]
	}

	if (System_Dir_Flag == -1) {
 8001394:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <MPU_Motor+0x188>)
 8001396:	f9b3 3000 	ldrsh.w	r3, [r3]
 800139a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800139e:	d10d      	bne.n	80013bc <MPU_Motor+0x184>
		Motor_Dir_Flag = -1;
 80013a0:	4b0c      	ldr	r3, [pc, #48]	; (80013d4 <MPU_Motor+0x19c>)
 80013a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80013a6:	801a      	strh	r2, [r3, #0]
		if (Motor_PWM_Val > 0)
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <MPU_Motor+0x198>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d005      	beq.n	80013bc <MPU_Motor+0x184>
			Motor_PWM_Val--;
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <MPU_Motor+0x198>)
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	3b01      	subs	r3, #1
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	4b05      	ldr	r3, [pc, #20]	; (80013d0 <MPU_Motor+0x198>)
 80013ba:	801a      	strh	r2, [r3, #0]
	}

}
 80013bc:	bf00      	nop
 80013be:	bd80      	pop	{r7, pc}
 80013c0:	200002a6 	.word	0x200002a6
 80013c4:	20000308 	.word	0x20000308
 80013c8:	403e0000 	.word	0x403e0000
 80013cc:	c03e0000 	.word	0xc03e0000
 80013d0:	200002a2 	.word	0x200002a2
 80013d4:	2000000e 	.word	0x2000000e

080013d8 <Serial_Print>:

// Serial print outputs
void Serial_Print() {
 80013d8:	b580      	push	{r7, lr}
 80013da:	af00      	add	r7, sp, #0

	HAL_UART_Transmit(&huart1, PCU_Addr, 2,0xFFFF);
 80013dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013e0:	2202      	movs	r2, #2
 80013e2:	4915      	ldr	r1, [pc, #84]	; (8001438 <Serial_Print+0x60>)
 80013e4:	4815      	ldr	r0, [pc, #84]	; (800143c <Serial_Print+0x64>)
 80013e6:	f006 f85d 	bl	80074a4 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, PCU_Chan, 1,0xFFFF);
 80013ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013ee:	2201      	movs	r2, #1
 80013f0:	4913      	ldr	r1, [pc, #76]	; (8001440 <Serial_Print+0x68>)
 80013f2:	4812      	ldr	r0, [pc, #72]	; (800143c <Serial_Print+0x64>)
 80013f4:	f006 f856 	bl	80074a4 <HAL_UART_Transmit>

	printf("XAngle: %.2f\t", MPU6050.KalmanAngleX);
 80013f8:	4b12      	ldr	r3, [pc, #72]	; (8001444 <Serial_Print+0x6c>)
 80013fa:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80013fe:	4812      	ldr	r0, [pc, #72]	; (8001448 <Serial_Print+0x70>)
 8001400:	f007 fa0c 	bl	800881c <iprintf>
	printf("S_Dir: %d\t", System_Dir_Flag);
 8001404:	4b11      	ldr	r3, [pc, #68]	; (800144c <Serial_Print+0x74>)
 8001406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800140a:	4619      	mov	r1, r3
 800140c:	4810      	ldr	r0, [pc, #64]	; (8001450 <Serial_Print+0x78>)
 800140e:	f007 fa05 	bl	800881c <iprintf>
	printf("M_Dir: %d\t", Motor_Dir_Flag);
 8001412:	4b10      	ldr	r3, [pc, #64]	; (8001454 <Serial_Print+0x7c>)
 8001414:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001418:	4619      	mov	r1, r3
 800141a:	480f      	ldr	r0, [pc, #60]	; (8001458 <Serial_Print+0x80>)
 800141c:	f007 f9fe 	bl	800881c <iprintf>
	printf("PWM: %d\t", Motor_PWM_Val);
 8001420:	4b0e      	ldr	r3, [pc, #56]	; (800145c <Serial_Print+0x84>)
 8001422:	881b      	ldrh	r3, [r3, #0]
 8001424:	4619      	mov	r1, r3
 8001426:	480e      	ldr	r0, [pc, #56]	; (8001460 <Serial_Print+0x88>)
 8001428:	f007 f9f8 	bl	800881c <iprintf>

	printf("\n");
 800142c:	200a      	movs	r0, #10
 800142e:	f007 fa0d 	bl	800884c <putchar>

}
 8001432:	bf00      	nop
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	2000029c 	.word	0x2000029c
 800143c:	200003c0 	.word	0x200003c0
 8001440:	200002a0 	.word	0x200002a0
 8001444:	20000308 	.word	0x20000308
 8001448:	0800b080 	.word	0x0800b080
 800144c:	200002a6 	.word	0x200002a6
 8001450:	0800b090 	.word	0x0800b090
 8001454:	2000000e 	.word	0x2000000e
 8001458:	0800b09c 	.word	0x0800b09c
 800145c:	200002a2 	.word	0x200002a2
 8001460:	0800b0a8 	.word	0x0800b0a8

08001464 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001468:	f000 ff3c 	bl	80022e4 <HAL_Init>

	/* USER CODE BEGIN Init */
	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800146c:	f000 f83c 	bl	80014e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */

	MX_GPIO_Init();
 8001470:	f7ff fd68 	bl	8000f44 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8001474:	f000 fe92 	bl	800219c <MX_USART1_UART_Init>
	MX_I2C1_Init();
 8001478:	f7ff fdfc 	bl	8001074 <MX_I2C1_Init>
	MX_TIM2_Init();
 800147c:	f000 fdce 	bl	800201c <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001480:	2104      	movs	r1, #4
 8001482:	4813      	ldr	r0, [pc, #76]	; (80014d0 <main+0x6c>)
 8001484:	f005 f854 	bl	8006530 <HAL_TIM_PWM_Start>
	HAL_UART_Receive_IT(&huart1, (uint8_t*) aRxBuffer, 1); // 
 8001488:	2201      	movs	r2, #1
 800148a:	4912      	ldr	r1, [pc, #72]	; (80014d4 <main+0x70>)
 800148c:	4812      	ldr	r0, [pc, #72]	; (80014d8 <main+0x74>)
 800148e:	f006 f89b 	bl	80075c8 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart1, (uint8_t*) aTxBuffer, sizeof(aTxBuffer) - 1,
 8001492:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001496:	220c      	movs	r2, #12
 8001498:	4910      	ldr	r1, [pc, #64]	; (80014dc <main+0x78>)
 800149a:	480f      	ldr	r0, [pc, #60]	; (80014d8 <main+0x74>)
 800149c:	f006 f802 	bl	80074a4 <HAL_UART_Transmit>
			0xFFFF); // ?????????????????????? aTxBuffer

	HAL_Delay(10); // necessary
 80014a0:	200a      	movs	r0, #10
 80014a2:	f000 ff81 	bl	80023a8 <HAL_Delay>
	while (MPU6050_Init(&hi2c1) == 1)
 80014a6:	bf00      	nop
 80014a8:	480d      	ldr	r0, [pc, #52]	; (80014e0 <main+0x7c>)
 80014aa:	f000 f867 	bl	800157c <MPU6050_Init>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b01      	cmp	r3, #1
 80014b2:	d0f9      	beq.n	80014a8 <main+0x44>
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */

		MPU6050_Read_All(&hi2c1, &MPU6050);
 80014b4:	490b      	ldr	r1, [pc, #44]	; (80014e4 <main+0x80>)
 80014b6:	480a      	ldr	r0, [pc, #40]	; (80014e0 <main+0x7c>)
 80014b8:	f000 f8ba 	bl	8001630 <MPU6050_Read_All>

		MPU_Motor();
 80014bc:	f7ff febc 	bl	8001238 <MPU_Motor>
		Motor_Control();  // Motor control
 80014c0:	f7ff fe7a 	bl	80011b8 <Motor_Control>

		Serial_Print(); // Serial print outputs
 80014c4:	f7ff ff88 	bl	80013d8 <Serial_Print>
		HAL_Delay(50);
 80014c8:	2032      	movs	r0, #50	; 0x32
 80014ca:	f000 ff6d 	bl	80023a8 <HAL_Delay>
		MPU6050_Read_All(&hi2c1, &MPU6050);
 80014ce:	e7f1      	b.n	80014b4 <main+0x50>
 80014d0:	20000378 	.word	0x20000378
 80014d4:	20000360 	.word	0x20000360
 80014d8:	200003c0 	.word	0x200003c0
 80014dc:	20000000 	.word	0x20000000
 80014e0:	200002b4 	.word	0x200002b4
 80014e4:	20000308 	.word	0x20000308

080014e8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b090      	sub	sp, #64	; 0x40
 80014ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80014ee:	f107 0318 	add.w	r3, r7, #24
 80014f2:	2228      	movs	r2, #40	; 0x28
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f006 fd28 	bl	8007f4c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	2200      	movs	r2, #0
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	605a      	str	r2, [r3, #4]
 8001504:	609a      	str	r2, [r3, #8]
 8001506:	60da      	str	r2, [r3, #12]
 8001508:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800150a:	2302      	movs	r3, #2
 800150c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800150e:	2301      	movs	r3, #1
 8001510:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001512:	2310      	movs	r3, #16
 8001514:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001516:	2300      	movs	r3, #0
 8001518:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800151a:	f107 0318 	add.w	r3, r7, #24
 800151e:	4618      	mov	r0, r3
 8001520:	f004 f9ac 	bl	800587c <HAL_RCC_OscConfig>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <SystemClock_Config+0x46>
		Error_Handler();
 800152a:	f000 f818 	bl	800155e <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800152e:	230f      	movs	r3, #15
 8001530:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001532:	2300      	movs	r3, #0
 8001534:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001536:	2300      	movs	r3, #0
 8001538:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800153a:	2300      	movs	r3, #0
 800153c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800153e:	2300      	movs	r3, #0
 8001540:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001542:	1d3b      	adds	r3, r7, #4
 8001544:	2100      	movs	r1, #0
 8001546:	4618      	mov	r0, r3
 8001548:	f004 fd08 	bl	8005f5c <HAL_RCC_ClockConfig>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <SystemClock_Config+0x6e>
		Error_Handler();
 8001552:	f000 f804 	bl	800155e <Error_Handler>
	}
}
 8001556:	bf00      	nop
 8001558:	3740      	adds	r7, #64	; 0x40
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}

0800155e <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 800155e:	b480      	push	{r7}
 8001560:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001562:	b672      	cpsid	i
}
 8001564:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001566:	e7fe      	b.n	8001566 <Error_Handler+0x8>

08001568 <assert_failed>:
 *         where the assert_param error has occurred.
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line) {
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr

0800157c <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b088      	sub	sp, #32
 8001580:	af04      	add	r7, sp, #16
 8001582:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8001584:	2364      	movs	r3, #100	; 0x64
 8001586:	9302      	str	r3, [sp, #8]
 8001588:	2301      	movs	r3, #1
 800158a:	9301      	str	r3, [sp, #4]
 800158c:	f107 030f 	add.w	r3, r7, #15
 8001590:	9300      	str	r3, [sp, #0]
 8001592:	2301      	movs	r3, #1
 8001594:	2275      	movs	r2, #117	; 0x75
 8001596:	21d0      	movs	r1, #208	; 0xd0
 8001598:	6878      	ldr	r0, [r7, #4]
 800159a:	f001 fecd 	bl	8003338 <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	2b68      	cmp	r3, #104	; 0x68
 80015a2:	d13d      	bne.n	8001620 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 80015a4:	2300      	movs	r3, #0
 80015a6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 80015a8:	2364      	movs	r3, #100	; 0x64
 80015aa:	9302      	str	r3, [sp, #8]
 80015ac:	2301      	movs	r3, #1
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	f107 030e 	add.w	r3, r7, #14
 80015b4:	9300      	str	r3, [sp, #0]
 80015b6:	2301      	movs	r3, #1
 80015b8:	226b      	movs	r2, #107	; 0x6b
 80015ba:	21d0      	movs	r1, #208	; 0xd0
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f001 fdb5 	bl	800312c <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 80015c2:	2307      	movs	r3, #7
 80015c4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 80015c6:	2364      	movs	r3, #100	; 0x64
 80015c8:	9302      	str	r3, [sp, #8]
 80015ca:	2301      	movs	r3, #1
 80015cc:	9301      	str	r3, [sp, #4]
 80015ce:	f107 030e 	add.w	r3, r7, #14
 80015d2:	9300      	str	r3, [sp, #0]
 80015d4:	2301      	movs	r3, #1
 80015d6:	2219      	movs	r2, #25
 80015d8:	21d0      	movs	r1, #208	; 0xd0
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f001 fda6 	bl	800312c <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 80015e0:	2300      	movs	r3, #0
 80015e2:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 80015e4:	2364      	movs	r3, #100	; 0x64
 80015e6:	9302      	str	r3, [sp, #8]
 80015e8:	2301      	movs	r3, #1
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	f107 030e 	add.w	r3, r7, #14
 80015f0:	9300      	str	r3, [sp, #0]
 80015f2:	2301      	movs	r3, #1
 80015f4:	221c      	movs	r2, #28
 80015f6:	21d0      	movs	r1, #208	; 0xd0
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f001 fd97 	bl	800312c <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 80015fe:	2300      	movs	r3, #0
 8001600:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001602:	2364      	movs	r3, #100	; 0x64
 8001604:	9302      	str	r3, [sp, #8]
 8001606:	2301      	movs	r3, #1
 8001608:	9301      	str	r3, [sp, #4]
 800160a:	f107 030e 	add.w	r3, r7, #14
 800160e:	9300      	str	r3, [sp, #0]
 8001610:	2301      	movs	r3, #1
 8001612:	221b      	movs	r2, #27
 8001614:	21d0      	movs	r1, #208	; 0xd0
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f001 fd88 	bl	800312c <HAL_I2C_Mem_Write>
        return 0;
 800161c:	2300      	movs	r3, #0
 800161e:	e000      	b.n	8001622 <MPU6050_Init+0xa6>
    }
    return 1;
 8001620:	2301      	movs	r3, #1
}
 8001622:	4618      	mov	r0, r3
 8001624:	3710      	adds	r7, #16
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	0000      	movs	r0, r0
 800162c:	0000      	movs	r0, r0
	...

08001630 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001630:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001634:	b094      	sub	sp, #80	; 0x50
 8001636:	af04      	add	r7, sp, #16
 8001638:	6078      	str	r0, [r7, #4]
 800163a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800163c:	2364      	movs	r3, #100	; 0x64
 800163e:	9302      	str	r3, [sp, #8]
 8001640:	230e      	movs	r3, #14
 8001642:	9301      	str	r3, [sp, #4]
 8001644:	f107 0308 	add.w	r3, r7, #8
 8001648:	9300      	str	r3, [sp, #0]
 800164a:	2301      	movs	r3, #1
 800164c:	223b      	movs	r2, #59	; 0x3b
 800164e:	21d0      	movs	r1, #208	; 0xd0
 8001650:	6878      	ldr	r0, [r7, #4]
 8001652:	f001 fe71 	bl	8003338 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001656:	7a3b      	ldrb	r3, [r7, #8]
 8001658:	021b      	lsls	r3, r3, #8
 800165a:	b21a      	sxth	r2, r3
 800165c:	7a7b      	ldrb	r3, [r7, #9]
 800165e:	b21b      	sxth	r3, r3
 8001660:	4313      	orrs	r3, r2
 8001662:	b21a      	sxth	r2, r3
 8001664:	683b      	ldr	r3, [r7, #0]
 8001666:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001668:	7abb      	ldrb	r3, [r7, #10]
 800166a:	021b      	lsls	r3, r3, #8
 800166c:	b21a      	sxth	r2, r3
 800166e:	7afb      	ldrb	r3, [r7, #11]
 8001670:	b21b      	sxth	r3, r3
 8001672:	4313      	orrs	r3, r2
 8001674:	b21a      	sxth	r2, r3
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800167a:	7b3b      	ldrb	r3, [r7, #12]
 800167c:	021b      	lsls	r3, r3, #8
 800167e:	b21a      	sxth	r2, r3
 8001680:	7b7b      	ldrb	r3, [r7, #13]
 8001682:	b21b      	sxth	r3, r3
 8001684:	4313      	orrs	r3, r2
 8001686:	b21a      	sxth	r2, r3
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 800168c:	7bbb      	ldrb	r3, [r7, #14]
 800168e:	021b      	lsls	r3, r3, #8
 8001690:	b21a      	sxth	r2, r3
 8001692:	7bfb      	ldrb	r3, [r7, #15]
 8001694:	b21b      	sxth	r3, r3
 8001696:	4313      	orrs	r3, r2
 8001698:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 800169a:	7c3b      	ldrb	r3, [r7, #16]
 800169c:	021b      	lsls	r3, r3, #8
 800169e:	b21a      	sxth	r2, r3
 80016a0:	7c7b      	ldrb	r3, [r7, #17]
 80016a2:	b21b      	sxth	r3, r3
 80016a4:	4313      	orrs	r3, r2
 80016a6:	b21a      	sxth	r2, r3
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 80016ac:	7cbb      	ldrb	r3, [r7, #18]
 80016ae:	021b      	lsls	r3, r3, #8
 80016b0:	b21a      	sxth	r2, r3
 80016b2:	7cfb      	ldrb	r3, [r7, #19]
 80016b4:	b21b      	sxth	r3, r3
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b21a      	sxth	r2, r3
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 80016be:	7d3b      	ldrb	r3, [r7, #20]
 80016c0:	021b      	lsls	r3, r3, #8
 80016c2:	b21a      	sxth	r2, r3
 80016c4:	7d7b      	ldrb	r3, [r7, #21]
 80016c6:	b21b      	sxth	r3, r3
 80016c8:	4313      	orrs	r3, r2
 80016ca:	b21a      	sxth	r2, r3
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe fe94 	bl	8000404 <__aeabi_i2d>
 80016dc:	f04f 0200 	mov.w	r2, #0
 80016e0:	4bb7      	ldr	r3, [pc, #732]	; (80019c0 <MPU6050_Read_All+0x390>)
 80016e2:	f7ff f823 	bl	800072c <__aeabi_ddiv>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	6839      	ldr	r1, [r7, #0]
 80016ec:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7fe fe84 	bl	8000404 <__aeabi_i2d>
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	4baf      	ldr	r3, [pc, #700]	; (80019c0 <MPU6050_Read_All+0x390>)
 8001702:	f7ff f813 	bl	800072c <__aeabi_ddiv>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	6839      	ldr	r1, [r7, #0]
 800170c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001716:	4618      	mov	r0, r3
 8001718:	f7fe fe74 	bl	8000404 <__aeabi_i2d>
 800171c:	a3a2      	add	r3, pc, #648	; (adr r3, 80019a8 <MPU6050_Read_All+0x378>)
 800171e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001722:	f7ff f803 	bl	800072c <__aeabi_ddiv>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	6839      	ldr	r1, [r7, #0]
 800172c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001730:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff fa61 	bl	8000bfc <__aeabi_i2f>
 800173a:	4603      	mov	r3, r0
 800173c:	49a1      	ldr	r1, [pc, #644]	; (80019c4 <MPU6050_Read_All+0x394>)
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff fb64 	bl	8000e0c <__aeabi_fdiv>
 8001744:	4603      	mov	r3, r0
 8001746:	49a0      	ldr	r1, [pc, #640]	; (80019c8 <MPU6050_Read_All+0x398>)
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff f9a3 	bl	8000a94 <__addsf3>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	641a      	str	r2, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 800175c:	4618      	mov	r0, r3
 800175e:	f7fe fe51 	bl	8000404 <__aeabi_i2d>
 8001762:	a393      	add	r3, pc, #588	; (adr r3, 80019b0 <MPU6050_Read_All+0x380>)
 8001764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001768:	f7fe ffe0 	bl	800072c <__aeabi_ddiv>
 800176c:	4602      	mov	r2, r0
 800176e:	460b      	mov	r3, r1
 8001770:	6839      	ldr	r1, [r7, #0]
 8001772:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fe41 	bl	8000404 <__aeabi_i2d>
 8001782:	a38b      	add	r3, pc, #556	; (adr r3, 80019b0 <MPU6050_Read_All+0x380>)
 8001784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001788:	f7fe ffd0 	bl	800072c <__aeabi_ddiv>
 800178c:	4602      	mov	r2, r0
 800178e:	460b      	mov	r3, r1
 8001790:	6839      	ldr	r1, [r7, #0]
 8001792:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 800179c:	4618      	mov	r0, r3
 800179e:	f7fe fe31 	bl	8000404 <__aeabi_i2d>
 80017a2:	a383      	add	r3, pc, #524	; (adr r3, 80019b0 <MPU6050_Read_All+0x380>)
 80017a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a8:	f7fe ffc0 	bl	800072c <__aeabi_ddiv>
 80017ac:	4602      	mov	r2, r0
 80017ae:	460b      	mov	r3, r1
 80017b0:	6839      	ldr	r1, [r7, #0]
 80017b2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 80017b6:	f000 fded 	bl	8002394 <HAL_GetTick>
 80017ba:	4602      	mov	r2, r0
 80017bc:	4b83      	ldr	r3, [pc, #524]	; (80019cc <MPU6050_Read_All+0x39c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	1ad3      	subs	r3, r2, r3
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fe0e 	bl	80003e4 <__aeabi_ui2d>
 80017c8:	f04f 0200 	mov.w	r2, #0
 80017cc:	4b80      	ldr	r3, [pc, #512]	; (80019d0 <MPU6050_Read_All+0x3a0>)
 80017ce:	f7fe ffad 	bl	800072c <__aeabi_ddiv>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 80017da:	f000 fddb 	bl	8002394 <HAL_GetTick>
 80017de:	4603      	mov	r3, r0
 80017e0:	4a7a      	ldr	r2, [pc, #488]	; (80019cc <MPU6050_Read_All+0x39c>)
 80017e2:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017ea:	461a      	mov	r2, r3
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017f2:	fb03 f202 	mul.w	r2, r3, r2
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80017fc:	4619      	mov	r1, r3
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001804:	fb03 f301 	mul.w	r3, r3, r1
 8001808:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 800180a:	4618      	mov	r0, r3
 800180c:	f7fe fdfa 	bl	8000404 <__aeabi_i2d>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	4610      	mov	r0, r2
 8001816:	4619      	mov	r1, r3
 8001818:	f009 fa7a 	bl	800ad10 <sqrt>
 800181c:	e9c7 0108 	strd	r0, r1, [r7, #32]
    if (roll_sqrt != 0.0)
 8001820:	f04f 0200 	mov.w	r2, #0
 8001824:	f04f 0300 	mov.w	r3, #0
 8001828:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800182c:	f7ff f8bc 	bl	80009a8 <__aeabi_dcmpeq>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d119      	bne.n	800186a <MPU6050_Read_All+0x23a>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800183c:	4618      	mov	r0, r3
 800183e:	f7fe fde1 	bl	8000404 <__aeabi_i2d>
 8001842:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001846:	f7fe ff71 	bl	800072c <__aeabi_ddiv>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4610      	mov	r0, r2
 8001850:	4619      	mov	r1, r3
 8001852:	f009 f8cd 	bl	800a9f0 <atan>
 8001856:	a358      	add	r3, pc, #352	; (adr r3, 80019b8 <MPU6050_Read_All+0x388>)
 8001858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800185c:	f7fe fe3c 	bl	80004d8 <__aeabi_dmul>
 8001860:	4602      	mov	r2, r0
 8001862:	460b      	mov	r3, r1
 8001864:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8001868:	e005      	b.n	8001876 <MPU6050_Read_All+0x246>
    }
    else
    {
        roll = 0.0;
 800186a:	f04f 0200 	mov.w	r2, #0
 800186e:	f04f 0300 	mov.w	r3, #0
 8001872:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	f9b3 3000 	ldrsh.w	r3, [r3]
 800187c:	425b      	negs	r3, r3
 800187e:	4618      	mov	r0, r3
 8001880:	f7fe fdc0 	bl	8000404 <__aeabi_i2d>
 8001884:	4682      	mov	sl, r0
 8001886:	468b      	mov	fp, r1
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800188e:	4618      	mov	r0, r3
 8001890:	f7fe fdb8 	bl	8000404 <__aeabi_i2d>
 8001894:	4602      	mov	r2, r0
 8001896:	460b      	mov	r3, r1
 8001898:	4650      	mov	r0, sl
 800189a:	4659      	mov	r1, fp
 800189c:	f009 fa35 	bl	800ad0a <atan2>
 80018a0:	a345      	add	r3, pc, #276	; (adr r3, 80019b8 <MPU6050_Read_All+0x388>)
 80018a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a6:	f7fe fe17 	bl	80004d8 <__aeabi_dmul>
 80018aa:	4602      	mov	r2, r0
 80018ac:	460b      	mov	r3, r1
 80018ae:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 80018b2:	f04f 0200 	mov.w	r2, #0
 80018b6:	4b47      	ldr	r3, [pc, #284]	; (80019d4 <MPU6050_Read_All+0x3a4>)
 80018b8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018bc:	f7ff f87e 	bl	80009bc <__aeabi_dcmplt>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d00a      	beq.n	80018dc <MPU6050_Read_All+0x2ac>
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	4b41      	ldr	r3, [pc, #260]	; (80019d8 <MPU6050_Read_All+0x3a8>)
 80018d2:	f7ff f891 	bl	80009f8 <__aeabi_dcmpgt>
 80018d6:	4603      	mov	r3, r0
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d114      	bne.n	8001906 <MPU6050_Read_All+0x2d6>
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	4b3d      	ldr	r3, [pc, #244]	; (80019d8 <MPU6050_Read_All+0x3a8>)
 80018e2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80018e6:	f7ff f887 	bl	80009f8 <__aeabi_dcmpgt>
 80018ea:	4603      	mov	r3, r0
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d015      	beq.n	800191c <MPU6050_Read_All+0x2ec>
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80018f6:	f04f 0200 	mov.w	r2, #0
 80018fa:	4b36      	ldr	r3, [pc, #216]	; (80019d4 <MPU6050_Read_All+0x3a4>)
 80018fc:	f7ff f85e 	bl	80009bc <__aeabi_dcmplt>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d00a      	beq.n	800191c <MPU6050_Read_All+0x2ec>
    {
        KalmanY.angle = pitch;
 8001906:	4935      	ldr	r1, [pc, #212]	; (80019dc <MPU6050_Read_All+0x3ac>)
 8001908:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800190c:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001910:	6839      	ldr	r1, [r7, #0]
 8001912:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001916:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 800191a:	e012      	b.n	8001942 <MPU6050_Read_All+0x312>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001922:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001926:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800192a:	e9cd 2300 	strd	r2, r3, [sp]
 800192e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001932:	482a      	ldr	r0, [pc, #168]	; (80019dc <MPU6050_Read_All+0x3ac>)
 8001934:	f000 f856 	bl	80019e4 <Kalman_getAngle>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	6839      	ldr	r1, [r7, #0]
 800193e:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8001948:	4690      	mov	r8, r2
 800194a:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800194e:	f04f 0200 	mov.w	r2, #0
 8001952:	4b21      	ldr	r3, [pc, #132]	; (80019d8 <MPU6050_Read_All+0x3a8>)
 8001954:	4640      	mov	r0, r8
 8001956:	4649      	mov	r1, r9
 8001958:	f7ff f84e 	bl	80009f8 <__aeabi_dcmpgt>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d008      	beq.n	8001974 <MPU6050_Read_All+0x344>
        DataStruct->Gx = -DataStruct->Gx;
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001968:	4614      	mov	r4, r2
 800196a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800197a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800197e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001982:	e9cd 2300 	strd	r2, r3, [sp]
 8001986:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800198a:	4815      	ldr	r0, [pc, #84]	; (80019e0 <MPU6050_Read_All+0x3b0>)
 800198c:	f000 f82a 	bl	80019e4 <Kalman_getAngle>
 8001990:	4602      	mov	r2, r0
 8001992:	460b      	mov	r3, r1
 8001994:	6839      	ldr	r1, [r7, #0]
 8001996:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
}
 800199a:	bf00      	nop
 800199c:	3740      	adds	r7, #64	; 0x40
 800199e:	46bd      	mov	sp, r7
 80019a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019a4:	f3af 8000 	nop.w
 80019a8:	00000000 	.word	0x00000000
 80019ac:	40cc2900 	.word	0x40cc2900
 80019b0:	00000000 	.word	0x00000000
 80019b4:	40606000 	.word	0x40606000
 80019b8:	1a63c1f8 	.word	0x1a63c1f8
 80019bc:	404ca5dc 	.word	0x404ca5dc
 80019c0:	40d00000 	.word	0x40d00000
 80019c4:	43aa0000 	.word	0x43aa0000
 80019c8:	42121eb8 	.word	0x42121eb8
 80019cc:	20000374 	.word	0x20000374
 80019d0:	408f4000 	.word	0x408f4000
 80019d4:	c0568000 	.word	0xc0568000
 80019d8:	40568000 	.word	0x40568000
 80019dc:	20000058 	.word	0x20000058
 80019e0:	20000010 	.word	0x20000010

080019e4 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 80019e4:	b5b0      	push	{r4, r5, r7, lr}
 80019e6:	b092      	sub	sp, #72	; 0x48
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	e9c7 2300 	strd	r2, r3, [r7]
    double rate = newRate - Kalman->bias;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80019f6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80019fa:	f7fe fbb5 	bl	8000168 <__aeabi_dsub>
 80019fe:	4602      	mov	r2, r0
 8001a00:	460b      	mov	r3, r1
 8001a02:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += dt * rate;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001a0c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001a10:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8001a14:	f7fe fd60 	bl	80004d8 <__aeabi_dmul>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4620      	mov	r0, r4
 8001a1e:	4629      	mov	r1, r5
 8001a20:	f7fe fba4 	bl	800016c <__adddf3>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	68f9      	ldr	r1, [r7, #12]
 8001a2a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001a3a:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001a3e:	f7fe fd4b 	bl	80004d8 <__aeabi_dmul>
 8001a42:	4602      	mov	r2, r0
 8001a44:	460b      	mov	r3, r1
 8001a46:	4610      	mov	r0, r2
 8001a48:	4619      	mov	r1, r3
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001a50:	f7fe fb8a 	bl	8000168 <__aeabi_dsub>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4610      	mov	r0, r2
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001a62:	f7fe fb81 	bl	8000168 <__aeabi_dsub>
 8001a66:	4602      	mov	r2, r0
 8001a68:	460b      	mov	r3, r1
 8001a6a:	4610      	mov	r0, r2
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a74:	f7fe fb7a 	bl	800016c <__adddf3>
 8001a78:	4602      	mov	r2, r0
 8001a7a:	460b      	mov	r3, r1
 8001a7c:	4610      	mov	r0, r2
 8001a7e:	4619      	mov	r1, r3
 8001a80:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001a84:	f7fe fd28 	bl	80004d8 <__aeabi_dmul>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4620      	mov	r0, r4
 8001a8e:	4629      	mov	r1, r5
 8001a90:	f7fe fb6c 	bl	800016c <__adddf3>
 8001a94:	4602      	mov	r2, r0
 8001a96:	460b      	mov	r3, r1
 8001a98:	68f9      	ldr	r1, [r7, #12]
 8001a9a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001aaa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001aae:	f7fe fd13 	bl	80004d8 <__aeabi_dmul>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	4620      	mov	r0, r4
 8001ab8:	4629      	mov	r1, r5
 8001aba:	f7fe fb55 	bl	8000168 <__aeabi_dsub>
 8001abe:	4602      	mov	r2, r0
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	68f9      	ldr	r1, [r7, #12]
 8001ac4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001ad4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001ad8:	f7fe fcfe 	bl	80004d8 <__aeabi_dmul>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4620      	mov	r0, r4
 8001ae2:	4629      	mov	r1, r5
 8001ae4:	f7fe fb40 	bl	8000168 <__aeabi_dsub>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	460b      	mov	r3, r1
 8001aec:	68f9      	ldr	r1, [r7, #12]
 8001aee:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001afe:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001b02:	f7fe fce9 	bl	80004d8 <__aeabi_dmul>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	4620      	mov	r0, r4
 8001b0c:	4629      	mov	r1, r5
 8001b0e:	f7fe fb2d 	bl	800016c <__adddf3>
 8001b12:	4602      	mov	r2, r0
 8001b14:	460b      	mov	r3, r1
 8001b16:	68f9      	ldr	r1, [r7, #12]
 8001b18:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001b28:	f7fe fb20 	bl	800016c <__adddf3>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	460b      	mov	r3, r1
 8001b30:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001b3a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001b3e:	f7fe fdf5 	bl	800072c <__aeabi_ddiv>
 8001b42:	4602      	mov	r2, r0
 8001b44:	460b      	mov	r3, r1
 8001b46:	e9c7 2304 	strd	r2, r3, [r7, #16]
    K[1] = Kalman->P[1][0] / S;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8001b50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001b54:	f7fe fdea 	bl	800072c <__aeabi_ddiv>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	e9c7 2306 	strd	r2, r3, [r7, #24]

    double y = newAngle - Kalman->angle;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001b66:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b6a:	f7fe fafd 	bl	8000168 <__aeabi_dsub>
 8001b6e:	4602      	mov	r2, r0
 8001b70:	460b      	mov	r3, r1
 8001b72:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    Kalman->angle += K[0] * y;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001b7c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b80:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001b84:	f7fe fca8 	bl	80004d8 <__aeabi_dmul>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4620      	mov	r0, r4
 8001b8e:	4629      	mov	r1, r5
 8001b90:	f7fe faec 	bl	800016c <__adddf3>
 8001b94:	4602      	mov	r2, r0
 8001b96:	460b      	mov	r3, r1
 8001b98:	68f9      	ldr	r1, [r7, #12]
 8001b9a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8001ba4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001ba8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001bac:	f7fe fc94 	bl	80004d8 <__aeabi_dmul>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	4620      	mov	r0, r4
 8001bb6:	4629      	mov	r1, r5
 8001bb8:	f7fe fad8 	bl	800016c <__adddf3>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	68f9      	ldr	r1, [r7, #12]
 8001bc2:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001bcc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double P01_temp = Kalman->P[0][1];
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001bd6:	e9c7 2308 	strd	r2, r3, [r7, #32]

    Kalman->P[0][0] -= K[0] * P00_temp;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001be0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001be4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001be8:	f7fe fc76 	bl	80004d8 <__aeabi_dmul>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4620      	mov	r0, r4
 8001bf2:	4629      	mov	r1, r5
 8001bf4:	f7fe fab8 	bl	8000168 <__aeabi_dsub>
 8001bf8:	4602      	mov	r2, r0
 8001bfa:	460b      	mov	r3, r1
 8001bfc:	68f9      	ldr	r1, [r7, #12]
 8001bfe:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8001c08:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c0c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c10:	f7fe fc62 	bl	80004d8 <__aeabi_dmul>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4620      	mov	r0, r4
 8001c1a:	4629      	mov	r1, r5
 8001c1c:	f7fe faa4 	bl	8000168 <__aeabi_dsub>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	68f9      	ldr	r1, [r7, #12]
 8001c26:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8001c30:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c34:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001c38:	f7fe fc4e 	bl	80004d8 <__aeabi_dmul>
 8001c3c:	4602      	mov	r2, r0
 8001c3e:	460b      	mov	r3, r1
 8001c40:	4620      	mov	r0, r4
 8001c42:	4629      	mov	r1, r5
 8001c44:	f7fe fa90 	bl	8000168 <__aeabi_dsub>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	68f9      	ldr	r1, [r7, #12]
 8001c4e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8001c58:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001c5c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001c60:	f7fe fc3a 	bl	80004d8 <__aeabi_dmul>
 8001c64:	4602      	mov	r2, r0
 8001c66:	460b      	mov	r3, r1
 8001c68:	4620      	mov	r0, r4
 8001c6a:	4629      	mov	r1, r5
 8001c6c:	f7fe fa7c 	bl	8000168 <__aeabi_dsub>
 8001c70:	4602      	mov	r2, r0
 8001c72:	460b      	mov	r3, r1
 8001c74:	68f9      	ldr	r1, [r7, #12]
 8001c76:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
};
 8001c80:	4610      	mov	r0, r2
 8001c82:	4619      	mov	r1, r3
 8001c84:	3748      	adds	r7, #72	; 0x48
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001c8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001c92:	4b15      	ldr	r3, [pc, #84]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001c94:	699b      	ldr	r3, [r3, #24]
 8001c96:	4a14      	ldr	r2, [pc, #80]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001c98:	f043 0301 	orr.w	r3, r3, #1
 8001c9c:	6193      	str	r3, [r2, #24]
 8001c9e:	4b12      	ldr	r3, [pc, #72]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	f003 0301 	and.w	r3, r3, #1
 8001ca6:	60bb      	str	r3, [r7, #8]
 8001ca8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001caa:	4b0f      	ldr	r3, [pc, #60]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001cac:	69db      	ldr	r3, [r3, #28]
 8001cae:	4a0e      	ldr	r2, [pc, #56]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001cb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cb4:	61d3      	str	r3, [r2, #28]
 8001cb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ce8 <HAL_MspInit+0x5c>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cbe:	607b      	str	r3, [r7, #4]
 8001cc0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001cc2:	4b0a      	ldr	r3, [pc, #40]	; (8001cec <HAL_MspInit+0x60>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	60fb      	str	r3, [r7, #12]
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001cce:	60fb      	str	r3, [r7, #12]
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cd6:	60fb      	str	r3, [r7, #12]
 8001cd8:	4a04      	ldr	r2, [pc, #16]	; (8001cec <HAL_MspInit+0x60>)
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cde:	bf00      	nop
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bc80      	pop	{r7}
 8001ce6:	4770      	bx	lr
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	40010000 	.word	0x40010000

08001cf0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001cf4:	e7fe      	b.n	8001cf4 <NMI_Handler+0x4>

08001cf6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cfa:	e7fe      	b.n	8001cfa <HardFault_Handler+0x4>

08001cfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d00:	e7fe      	b.n	8001d00 <MemManage_Handler+0x4>

08001d02 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d02:	b480      	push	{r7}
 8001d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d06:	e7fe      	b.n	8001d06 <BusFault_Handler+0x4>

08001d08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d0c:	e7fe      	b.n	8001d0c <UsageFault_Handler+0x4>

08001d0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr

08001d1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d1a:	b480      	push	{r7}
 8001d1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d1e:	bf00      	nop
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr

08001d26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d26:	b480      	push	{r7}
 8001d28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bc80      	pop	{r7}
 8001d30:	4770      	bx	lr

08001d32 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d36:	f000 fb1b 	bl	8002370 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d3a:	bf00      	nop
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button2_Pin);
 8001d42:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001d46:	f001 f813 	bl	8002d70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
	...

08001d50 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d54:	4802      	ldr	r0, [pc, #8]	; (8001d60 <TIM2_IRQHandler+0x10>)
 8001d56:	f004 fcd9 	bl	800670c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	20000378 	.word	0x20000378

08001d64 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001d68:	4802      	ldr	r0, [pc, #8]	; (8001d74 <I2C1_EV_IRQHandler+0x10>)
 8001d6a:	f001 fd59 	bl	8003820 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	bd80      	pop	{r7, pc}
 8001d72:	bf00      	nop
 8001d74:	200002b4 	.word	0x200002b4

08001d78 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001d7c:	4802      	ldr	r0, [pc, #8]	; (8001d88 <I2C1_ER_IRQHandler+0x10>)
 8001d7e:	f001 fec0 	bl	8003b02 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001d82:	bf00      	nop
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	200002b4 	.word	0x200002b4

08001d8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d90:	4802      	ldr	r0, [pc, #8]	; (8001d9c <USART1_IRQHandler+0x10>)
 8001d92:	f005 fc49 	bl	8007628 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d96:	bf00      	nop
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	200003c0 	.word	0x200003c0

08001da0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Button1_Pin);
 8001da4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001da8:	f000 ffe2 	bl	8002d70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001dac:	bf00      	nop
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 1 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	4603      	mov	r3, r0
 8001db8:	80fb      	strh	r3, [r7, #6]
	if (HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin) == 1) {
 8001dba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dbe:	482c      	ldr	r0, [pc, #176]	; (8001e70 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001dc0:	f000 ff7e 	bl	8002cc0 <HAL_GPIO_ReadPin>
 8001dc4:	4603      	mov	r3, r0
 8001dc6:	2b01      	cmp	r3, #1
 8001dc8:	d124      	bne.n	8001e14 <HAL_GPIO_EXTI_Callback+0x64>
		HAL_Delay(20);
 8001dca:	2014      	movs	r0, #20
 8001dcc:	f000 faec 	bl	80023a8 <HAL_Delay>
		if (HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin) == 1) {
 8001dd0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dd4:	4826      	ldr	r0, [pc, #152]	; (8001e70 <HAL_GPIO_EXTI_Callback+0xc0>)
 8001dd6:	f000 ff73 	bl	8002cc0 <HAL_GPIO_ReadPin>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d119      	bne.n	8001e14 <HAL_GPIO_EXTI_Callback+0x64>

			if (Motor_Dir_Flag == -1) {
 8001de0:	4b24      	ldr	r3, [pc, #144]	; (8001e74 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001de2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dea:	d103      	bne.n	8001df4 <HAL_GPIO_EXTI_Callback+0x44>
				Motor_Dir_Flag = 1;
 8001dec:	4b21      	ldr	r3, [pc, #132]	; (8001e74 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001dee:	2201      	movs	r2, #1
 8001df0:	801a      	strh	r2, [r3, #0]
 8001df2:	e008      	b.n	8001e06 <HAL_GPIO_EXTI_Callback+0x56>
			} else if (Motor_Dir_Flag == 1) {
 8001df4:	4b1f      	ldr	r3, [pc, #124]	; (8001e74 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001df6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d103      	bne.n	8001e06 <HAL_GPIO_EXTI_Callback+0x56>
				Motor_Dir_Flag = -1;
 8001dfe:	4b1d      	ldr	r3, [pc, #116]	; (8001e74 <HAL_GPIO_EXTI_Callback+0xc4>)
 8001e00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001e04:	801a      	strh	r2, [r3, #0]
			}

			HAL_UART_Transmit(&huart1, (uint8_t*) "Button1 pressed\n",
 8001e06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e0a:	2210      	movs	r2, #16
 8001e0c:	491a      	ldr	r1, [pc, #104]	; (8001e78 <HAL_GPIO_EXTI_Callback+0xc8>)
 8001e0e:	481b      	ldr	r0, [pc, #108]	; (8001e7c <HAL_GPIO_EXTI_Callback+0xcc>)
 8001e10:	f005 fb48 	bl	80074a4 <HAL_UART_Transmit>
					sizeof("Button1 pressed\n") - 1, 0xFFFF);
		}
	}

	if (HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin) == 1) {
 8001e14:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e18:	4819      	ldr	r0, [pc, #100]	; (8001e80 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001e1a:	f000 ff51 	bl	8002cc0 <HAL_GPIO_ReadPin>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b01      	cmp	r3, #1
 8001e22:	d120      	bne.n	8001e66 <HAL_GPIO_EXTI_Callback+0xb6>
		HAL_Delay(20);
 8001e24:	2014      	movs	r0, #20
 8001e26:	f000 fabf 	bl	80023a8 <HAL_Delay>
		if (HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin) == 1) {
 8001e2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e2e:	4814      	ldr	r0, [pc, #80]	; (8001e80 <HAL_GPIO_EXTI_Callback+0xd0>)
 8001e30:	f000 ff46 	bl	8002cc0 <HAL_GPIO_ReadPin>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b01      	cmp	r3, #1
 8001e38:	d115      	bne.n	8001e66 <HAL_GPIO_EXTI_Callback+0xb6>

			if (Motor_PWM_Flag == 0) {
 8001e3a:	4b12      	ldr	r3, [pc, #72]	; (8001e84 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001e3c:	881b      	ldrh	r3, [r3, #0]
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d103      	bne.n	8001e4a <HAL_GPIO_EXTI_Callback+0x9a>
				Motor_PWM_Flag = 1;
 8001e42:	4b10      	ldr	r3, [pc, #64]	; (8001e84 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	801a      	strh	r2, [r3, #0]
 8001e48:	e006      	b.n	8001e58 <HAL_GPIO_EXTI_Callback+0xa8>
			} else if (Motor_PWM_Flag == 1) {
 8001e4a:	4b0e      	ldr	r3, [pc, #56]	; (8001e84 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001e4c:	881b      	ldrh	r3, [r3, #0]
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d102      	bne.n	8001e58 <HAL_GPIO_EXTI_Callback+0xa8>
				Motor_PWM_Flag = 0;
 8001e52:	4b0c      	ldr	r3, [pc, #48]	; (8001e84 <HAL_GPIO_EXTI_Callback+0xd4>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	801a      	strh	r2, [r3, #0]
			}

			HAL_UART_Transmit(&huart1, (uint8_t*) "Button2 pressed\n",
 8001e58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e5c:	2210      	movs	r2, #16
 8001e5e:	490a      	ldr	r1, [pc, #40]	; (8001e88 <HAL_GPIO_EXTI_Callback+0xd8>)
 8001e60:	4806      	ldr	r0, [pc, #24]	; (8001e7c <HAL_GPIO_EXTI_Callback+0xcc>)
 8001e62:	f005 fb1f 	bl	80074a4 <HAL_UART_Transmit>
					sizeof("Button2 pressed\n") - 1, 0xFFFF);
		}
	}


}
 8001e66:	bf00      	nop
 8001e68:	3708      	adds	r7, #8
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40011000 	.word	0x40011000
 8001e74:	2000000e 	.word	0x2000000e
 8001e78:	0800b0b4 	.word	0x0800b0b4
 8001e7c:	200003c0 	.word	0x200003c0
 8001e80:	40010c00 	.word	0x40010c00
 8001e84:	200002a4 	.word	0x200002a4
 8001e88:	0800b0c8 	.word	0x0800b0c8

08001e8c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1) {
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	4a09      	ldr	r2, [pc, #36]	; (8001ec0 <HAL_UART_RxCpltCallback+0x34>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d10b      	bne.n	8001eb6 <HAL_UART_RxCpltCallback+0x2a>
		HAL_UART_Receive_IT(huart, &aRxBuffer, 1); // ???????? aRxBuffer
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	4908      	ldr	r1, [pc, #32]	; (8001ec4 <HAL_UART_RxCpltCallback+0x38>)
 8001ea2:	6878      	ldr	r0, [r7, #4]
 8001ea4:	f005 fb90 	bl	80075c8 <HAL_UART_Receive_IT>
		HAL_UART_Transmit(huart, &aRxBuffer, 10, 0xFFFF); // ???????? aRxBuffer ????????
 8001ea8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eac:	220a      	movs	r2, #10
 8001eae:	4905      	ldr	r1, [pc, #20]	; (8001ec4 <HAL_UART_RxCpltCallback+0x38>)
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f005 faf7 	bl	80074a4 <HAL_UART_Transmit>
	}
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40013800 	.word	0x40013800
 8001ec4:	20000360 	.word	0x20000360

08001ec8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
	return 1;
 8001ecc:	2301      	movs	r3, #1
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bc80      	pop	{r7}
 8001ed4:	4770      	bx	lr

08001ed6 <_kill>:

int _kill(int pid, int sig)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b082      	sub	sp, #8
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
 8001ede:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ee0:	f006 f80a 	bl	8007ef8 <__errno>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2216      	movs	r2, #22
 8001ee8:	601a      	str	r2, [r3, #0]
	return -1;
 8001eea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <_exit>:

void _exit (int status)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b082      	sub	sp, #8
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001efe:	f04f 31ff 	mov.w	r1, #4294967295
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f7ff ffe7 	bl	8001ed6 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f08:	e7fe      	b.n	8001f08 <_exit+0x12>

08001f0a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f0a:	b580      	push	{r7, lr}
 8001f0c:	b086      	sub	sp, #24
 8001f0e:	af00      	add	r7, sp, #0
 8001f10:	60f8      	str	r0, [r7, #12]
 8001f12:	60b9      	str	r1, [r7, #8]
 8001f14:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f16:	2300      	movs	r3, #0
 8001f18:	617b      	str	r3, [r7, #20]
 8001f1a:	e00a      	b.n	8001f32 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f1c:	f3af 8000 	nop.w
 8001f20:	4601      	mov	r1, r0
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	1c5a      	adds	r2, r3, #1
 8001f26:	60ba      	str	r2, [r7, #8]
 8001f28:	b2ca      	uxtb	r2, r1
 8001f2a:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	697a      	ldr	r2, [r7, #20]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	429a      	cmp	r2, r3
 8001f38:	dbf0      	blt.n	8001f1c <_read+0x12>
	}

return len;
 8001f3a:	687b      	ldr	r3, [r7, #4]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b083      	sub	sp, #12
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
	return -1;
 8001f4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	370c      	adds	r7, #12
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bc80      	pop	{r7}
 8001f58:	4770      	bx	lr

08001f5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	b083      	sub	sp, #12
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	6078      	str	r0, [r7, #4]
 8001f62:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f6a:	605a      	str	r2, [r3, #4]
	return 0;
 8001f6c:	2300      	movs	r3, #0
}
 8001f6e:	4618      	mov	r0, r3
 8001f70:	370c      	adds	r7, #12
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr

08001f78 <_isatty>:

int _isatty(int file)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
	return 1;
 8001f80:	2301      	movs	r3, #1
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bc80      	pop	{r7}
 8001f8a:	4770      	bx	lr

08001f8c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b085      	sub	sp, #20
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
	return 0;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3714      	adds	r7, #20
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b086      	sub	sp, #24
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001fac:	4a14      	ldr	r2, [pc, #80]	; (8002000 <_sbrk+0x5c>)
 8001fae:	4b15      	ldr	r3, [pc, #84]	; (8002004 <_sbrk+0x60>)
 8001fb0:	1ad3      	subs	r3, r2, r3
 8001fb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001fb8:	4b13      	ldr	r3, [pc, #76]	; (8002008 <_sbrk+0x64>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d102      	bne.n	8001fc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001fc0:	4b11      	ldr	r3, [pc, #68]	; (8002008 <_sbrk+0x64>)
 8001fc2:	4a12      	ldr	r2, [pc, #72]	; (800200c <_sbrk+0x68>)
 8001fc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001fc6:	4b10      	ldr	r3, [pc, #64]	; (8002008 <_sbrk+0x64>)
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	4413      	add	r3, r2
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d207      	bcs.n	8001fe4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001fd4:	f005 ff90 	bl	8007ef8 <__errno>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	220c      	movs	r2, #12
 8001fdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001fde:	f04f 33ff 	mov.w	r3, #4294967295
 8001fe2:	e009      	b.n	8001ff8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fe4:	4b08      	ldr	r3, [pc, #32]	; (8002008 <_sbrk+0x64>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001fea:	4b07      	ldr	r3, [pc, #28]	; (8002008 <_sbrk+0x64>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4413      	add	r3, r2
 8001ff2:	4a05      	ldr	r2, [pc, #20]	; (8002008 <_sbrk+0x64>)
 8001ff4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3718      	adds	r7, #24
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	20005000 	.word	0x20005000
 8002004:	00000400 	.word	0x00000400
 8002008:	200002a8 	.word	0x200002a8
 800200c:	20000418 	.word	0x20000418

08002010 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr

0800201c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b08a      	sub	sp, #40	; 0x28
 8002020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002022:	f107 0320 	add.w	r3, r7, #32
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800202c:	1d3b      	adds	r3, r7, #4
 800202e:	2200      	movs	r2, #0
 8002030:	601a      	str	r2, [r3, #0]
 8002032:	605a      	str	r2, [r3, #4]
 8002034:	609a      	str	r2, [r3, #8]
 8002036:	60da      	str	r2, [r3, #12]
 8002038:	611a      	str	r2, [r3, #16]
 800203a:	615a      	str	r2, [r3, #20]
 800203c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800203e:	4b22      	ldr	r3, [pc, #136]	; (80020c8 <MX_TIM2_Init+0xac>)
 8002040:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002044:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8002046:	4b20      	ldr	r3, [pc, #128]	; (80020c8 <MX_TIM2_Init+0xac>)
 8002048:	2247      	movs	r2, #71	; 0x47
 800204a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800204c:	4b1e      	ldr	r3, [pc, #120]	; (80020c8 <MX_TIM2_Init+0xac>)
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 8002052:	4b1d      	ldr	r3, [pc, #116]	; (80020c8 <MX_TIM2_Init+0xac>)
 8002054:	2231      	movs	r2, #49	; 0x31
 8002056:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002058:	4b1b      	ldr	r3, [pc, #108]	; (80020c8 <MX_TIM2_Init+0xac>)
 800205a:	2200      	movs	r2, #0
 800205c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800205e:	4b1a      	ldr	r3, [pc, #104]	; (80020c8 <MX_TIM2_Init+0xac>)
 8002060:	2280      	movs	r2, #128	; 0x80
 8002062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002064:	4818      	ldr	r0, [pc, #96]	; (80020c8 <MX_TIM2_Init+0xac>)
 8002066:	f004 f9b9 	bl	80063dc <HAL_TIM_PWM_Init>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8002070:	f7ff fa75 	bl	800155e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002074:	2300      	movs	r3, #0
 8002076:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002078:	2300      	movs	r3, #0
 800207a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800207c:	f107 0320 	add.w	r3, r7, #32
 8002080:	4619      	mov	r1, r3
 8002082:	4811      	ldr	r0, [pc, #68]	; (80020c8 <MX_TIM2_Init+0xac>)
 8002084:	f005 f8aa 	bl	80071dc <HAL_TIMEx_MasterConfigSynchronization>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 800208e:	f7ff fa66 	bl	800155e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002092:	2360      	movs	r3, #96	; 0x60
 8002094:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002096:	2300      	movs	r3, #0
 8002098:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800209a:	2300      	movs	r3, #0
 800209c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800209e:	2300      	movs	r3, #0
 80020a0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020a2:	1d3b      	adds	r3, r7, #4
 80020a4:	2204      	movs	r2, #4
 80020a6:	4619      	mov	r1, r3
 80020a8:	4807      	ldr	r0, [pc, #28]	; (80020c8 <MX_TIM2_Init+0xac>)
 80020aa:	f004 fc37 	bl	800691c <HAL_TIM_PWM_ConfigChannel>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80020b4:	f7ff fa53 	bl	800155e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80020b8:	4803      	ldr	r0, [pc, #12]	; (80020c8 <MX_TIM2_Init+0xac>)
 80020ba:	f000 f82b 	bl	8002114 <HAL_TIM_MspPostInit>

}
 80020be:	bf00      	nop
 80020c0:	3728      	adds	r7, #40	; 0x28
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	20000378 	.word	0x20000378

080020cc <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020dc:	d113      	bne.n	8002106 <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020de:	4b0c      	ldr	r3, [pc, #48]	; (8002110 <HAL_TIM_PWM_MspInit+0x44>)
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	4a0b      	ldr	r2, [pc, #44]	; (8002110 <HAL_TIM_PWM_MspInit+0x44>)
 80020e4:	f043 0301 	orr.w	r3, r3, #1
 80020e8:	61d3      	str	r3, [r2, #28]
 80020ea:	4b09      	ldr	r3, [pc, #36]	; (8002110 <HAL_TIM_PWM_MspInit+0x44>)
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	f003 0301 	and.w	r3, r3, #1
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80020f6:	2200      	movs	r2, #0
 80020f8:	2100      	movs	r1, #0
 80020fa:	201c      	movs	r0, #28
 80020fc:	f000 fa64 	bl	80025c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002100:	201c      	movs	r0, #28
 8002102:	f000 fa8d 	bl	8002620 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002106:	bf00      	nop
 8002108:	3710      	adds	r7, #16
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}
 800210e:	bf00      	nop
 8002110:	40021000 	.word	0x40021000

08002114 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b088      	sub	sp, #32
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002132:	d129      	bne.n	8002188 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002134:	4b16      	ldr	r3, [pc, #88]	; (8002190 <HAL_TIM_MspPostInit+0x7c>)
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	4a15      	ldr	r2, [pc, #84]	; (8002190 <HAL_TIM_MspPostInit+0x7c>)
 800213a:	f043 0308 	orr.w	r3, r3, #8
 800213e:	6193      	str	r3, [r2, #24]
 8002140:	4b13      	ldr	r3, [pc, #76]	; (8002190 <HAL_TIM_MspPostInit+0x7c>)
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	f003 0308 	and.w	r3, r3, #8
 8002148:	60bb      	str	r3, [r7, #8]
 800214a:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = Motor_PWM_Pin;
 800214c:	2308      	movs	r3, #8
 800214e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002150:	2302      	movs	r3, #2
 8002152:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002154:	2302      	movs	r3, #2
 8002156:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(Motor_PWM_GPIO_Port, &GPIO_InitStruct);
 8002158:	f107 030c 	add.w	r3, r7, #12
 800215c:	4619      	mov	r1, r3
 800215e:	480d      	ldr	r0, [pc, #52]	; (8002194 <HAL_TIM_MspPostInit+0x80>)
 8002160:	f000 fb3e 	bl	80027e0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8002164:	4b0c      	ldr	r3, [pc, #48]	; (8002198 <HAL_TIM_MspPostInit+0x84>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	61fb      	str	r3, [r7, #28]
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002170:	61fb      	str	r3, [r7, #28]
 8002172:	69fb      	ldr	r3, [r7, #28]
 8002174:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002178:	61fb      	str	r3, [r7, #28]
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002180:	61fb      	str	r3, [r7, #28]
 8002182:	4a05      	ldr	r2, [pc, #20]	; (8002198 <HAL_TIM_MspPostInit+0x84>)
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002188:	bf00      	nop
 800218a:	3720      	adds	r7, #32
 800218c:	46bd      	mov	sp, r7
 800218e:	bd80      	pop	{r7, pc}
 8002190:	40021000 	.word	0x40021000
 8002194:	40010c00 	.word	0x40010c00
 8002198:	40010000 	.word	0x40010000

0800219c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021a0:	4b11      	ldr	r3, [pc, #68]	; (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021a2:	4a12      	ldr	r2, [pc, #72]	; (80021ec <MX_USART1_UART_Init+0x50>)
 80021a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021a6:	4b10      	ldr	r3, [pc, #64]	; (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021ae:	4b0e      	ldr	r3, [pc, #56]	; (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021b0:	2200      	movs	r2, #0
 80021b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021b4:	4b0c      	ldr	r3, [pc, #48]	; (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021ba:	4b0b      	ldr	r3, [pc, #44]	; (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021bc:	2200      	movs	r2, #0
 80021be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021c0:	4b09      	ldr	r3, [pc, #36]	; (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021c2:	220c      	movs	r2, #12
 80021c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021c6:	4b08      	ldr	r3, [pc, #32]	; (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021cc:	4b06      	ldr	r3, [pc, #24]	; (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021d2:	4805      	ldr	r0, [pc, #20]	; (80021e8 <MX_USART1_UART_Init+0x4c>)
 80021d4:	f005 f8be 	bl	8007354 <HAL_UART_Init>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021de:	f7ff f9be 	bl	800155e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021e2:	bf00      	nop
 80021e4:	bd80      	pop	{r7, pc}
 80021e6:	bf00      	nop
 80021e8:	200003c0 	.word	0x200003c0
 80021ec:	40013800 	.word	0x40013800

080021f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b088      	sub	sp, #32
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f8:	f107 0310 	add.w	r3, r7, #16
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a20      	ldr	r2, [pc, #128]	; (800228c <HAL_UART_MspInit+0x9c>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d139      	bne.n	8002284 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002210:	4b1f      	ldr	r3, [pc, #124]	; (8002290 <HAL_UART_MspInit+0xa0>)
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	4a1e      	ldr	r2, [pc, #120]	; (8002290 <HAL_UART_MspInit+0xa0>)
 8002216:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800221a:	6193      	str	r3, [r2, #24]
 800221c:	4b1c      	ldr	r3, [pc, #112]	; (8002290 <HAL_UART_MspInit+0xa0>)
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002224:	60fb      	str	r3, [r7, #12]
 8002226:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002228:	4b19      	ldr	r3, [pc, #100]	; (8002290 <HAL_UART_MspInit+0xa0>)
 800222a:	699b      	ldr	r3, [r3, #24]
 800222c:	4a18      	ldr	r2, [pc, #96]	; (8002290 <HAL_UART_MspInit+0xa0>)
 800222e:	f043 0304 	orr.w	r3, r3, #4
 8002232:	6193      	str	r3, [r2, #24]
 8002234:	4b16      	ldr	r3, [pc, #88]	; (8002290 <HAL_UART_MspInit+0xa0>)
 8002236:	699b      	ldr	r3, [r3, #24]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	60bb      	str	r3, [r7, #8]
 800223e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002240:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002244:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002246:	2302      	movs	r3, #2
 8002248:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800224a:	2303      	movs	r3, #3
 800224c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224e:	f107 0310 	add.w	r3, r7, #16
 8002252:	4619      	mov	r1, r3
 8002254:	480f      	ldr	r0, [pc, #60]	; (8002294 <HAL_UART_MspInit+0xa4>)
 8002256:	f000 fac3 	bl	80027e0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800225a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800225e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002268:	f107 0310 	add.w	r3, r7, #16
 800226c:	4619      	mov	r1, r3
 800226e:	4809      	ldr	r0, [pc, #36]	; (8002294 <HAL_UART_MspInit+0xa4>)
 8002270:	f000 fab6 	bl	80027e0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002274:	2200      	movs	r2, #0
 8002276:	2101      	movs	r1, #1
 8002278:	2025      	movs	r0, #37	; 0x25
 800227a:	f000 f9a5 	bl	80025c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800227e:	2025      	movs	r0, #37	; 0x25
 8002280:	f000 f9ce 	bl	8002620 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002284:	bf00      	nop
 8002286:	3720      	adds	r7, #32
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	40013800 	.word	0x40013800
 8002290:	40021000 	.word	0x40021000
 8002294:	40010800 	.word	0x40010800

08002298 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002298:	480c      	ldr	r0, [pc, #48]	; (80022cc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800229a:	490d      	ldr	r1, [pc, #52]	; (80022d0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800229c:	4a0d      	ldr	r2, [pc, #52]	; (80022d4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800229e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022a0:	e002      	b.n	80022a8 <LoopCopyDataInit>

080022a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022a6:	3304      	adds	r3, #4

080022a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022ac:	d3f9      	bcc.n	80022a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022ae:	4a0a      	ldr	r2, [pc, #40]	; (80022d8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80022b0:	4c0a      	ldr	r4, [pc, #40]	; (80022dc <LoopFillZerobss+0x22>)
  movs r3, #0
 80022b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022b4:	e001      	b.n	80022ba <LoopFillZerobss>

080022b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022b8:	3204      	adds	r2, #4

080022ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022bc:	d3fb      	bcc.n	80022b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80022be:	f7ff fea7 	bl	8002010 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80022c2:	f005 fe1f 	bl	8007f04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022c6:	f7ff f8cd 	bl	8001464 <main>
  bx lr
 80022ca:	4770      	bx	lr
  ldr r0, =_sdata
 80022cc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022d0:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 80022d4:	0800b6f8 	.word	0x0800b6f8
  ldr r2, =_sbss
 80022d8:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 80022dc:	20000418 	.word	0x20000418

080022e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022e0:	e7fe      	b.n	80022e0 <ADC1_2_IRQHandler>
	...

080022e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022e8:	4b08      	ldr	r3, [pc, #32]	; (800230c <HAL_Init+0x28>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a07      	ldr	r2, [pc, #28]	; (800230c <HAL_Init+0x28>)
 80022ee:	f043 0310 	orr.w	r3, r3, #16
 80022f2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022f4:	2003      	movs	r0, #3
 80022f6:	f000 f947 	bl	8002588 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022fa:	2000      	movs	r0, #0
 80022fc:	f000 f808 	bl	8002310 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002300:	f7ff fcc4 	bl	8001c8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	40022000 	.word	0x40022000

08002310 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002318:	4b12      	ldr	r3, [pc, #72]	; (8002364 <HAL_InitTick+0x54>)
 800231a:	681a      	ldr	r2, [r3, #0]
 800231c:	4b12      	ldr	r3, [pc, #72]	; (8002368 <HAL_InitTick+0x58>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	4619      	mov	r1, r3
 8002322:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002326:	fbb3 f3f1 	udiv	r3, r3, r1
 800232a:	fbb2 f3f3 	udiv	r3, r2, r3
 800232e:	4618      	mov	r0, r3
 8002330:	f000 f98e 	bl	8002650 <HAL_SYSTICK_Config>
 8002334:	4603      	mov	r3, r0
 8002336:	2b00      	cmp	r3, #0
 8002338:	d001      	beq.n	800233e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e00e      	b.n	800235c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2b0f      	cmp	r3, #15
 8002342:	d80a      	bhi.n	800235a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002344:	2200      	movs	r2, #0
 8002346:	6879      	ldr	r1, [r7, #4]
 8002348:	f04f 30ff 	mov.w	r0, #4294967295
 800234c:	f000 f93c 	bl	80025c8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002350:	4a06      	ldr	r2, [pc, #24]	; (800236c <HAL_InitTick+0x5c>)
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002356:	2300      	movs	r3, #0
 8002358:	e000      	b.n	800235c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	200000a0 	.word	0x200000a0
 8002368:	200000a8 	.word	0x200000a8
 800236c:	200000a4 	.word	0x200000a4

08002370 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002374:	4b05      	ldr	r3, [pc, #20]	; (800238c <HAL_IncTick+0x1c>)
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	461a      	mov	r2, r3
 800237a:	4b05      	ldr	r3, [pc, #20]	; (8002390 <HAL_IncTick+0x20>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	4413      	add	r3, r2
 8002380:	4a03      	ldr	r2, [pc, #12]	; (8002390 <HAL_IncTick+0x20>)
 8002382:	6013      	str	r3, [r2, #0]
}
 8002384:	bf00      	nop
 8002386:	46bd      	mov	sp, r7
 8002388:	bc80      	pop	{r7}
 800238a:	4770      	bx	lr
 800238c:	200000a8 	.word	0x200000a8
 8002390:	20000404 	.word	0x20000404

08002394 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002394:	b480      	push	{r7}
 8002396:	af00      	add	r7, sp, #0
  return uwTick;
 8002398:	4b02      	ldr	r3, [pc, #8]	; (80023a4 <HAL_GetTick+0x10>)
 800239a:	681b      	ldr	r3, [r3, #0]
}
 800239c:	4618      	mov	r0, r3
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr
 80023a4:	20000404 	.word	0x20000404

080023a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b084      	sub	sp, #16
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023b0:	f7ff fff0 	bl	8002394 <HAL_GetTick>
 80023b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023c0:	d005      	beq.n	80023ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023c2:	4b0a      	ldr	r3, [pc, #40]	; (80023ec <HAL_Delay+0x44>)
 80023c4:	781b      	ldrb	r3, [r3, #0]
 80023c6:	461a      	mov	r2, r3
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	4413      	add	r3, r2
 80023cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023ce:	bf00      	nop
 80023d0:	f7ff ffe0 	bl	8002394 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	68bb      	ldr	r3, [r7, #8]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	68fa      	ldr	r2, [r7, #12]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d8f7      	bhi.n	80023d0 <HAL_Delay+0x28>
  {
  }
}
 80023e0:	bf00      	nop
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	200000a8 	.word	0x200000a8

080023f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b085      	sub	sp, #20
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002400:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <__NVIC_SetPriorityGrouping+0x44>)
 8002402:	68db      	ldr	r3, [r3, #12]
 8002404:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002406:	68ba      	ldr	r2, [r7, #8]
 8002408:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800240c:	4013      	ands	r3, r2
 800240e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002418:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800241c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002420:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002422:	4a04      	ldr	r2, [pc, #16]	; (8002434 <__NVIC_SetPriorityGrouping+0x44>)
 8002424:	68bb      	ldr	r3, [r7, #8]
 8002426:	60d3      	str	r3, [r2, #12]
}
 8002428:	bf00      	nop
 800242a:	3714      	adds	r7, #20
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	e000ed00 	.word	0xe000ed00

08002438 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800243c:	4b04      	ldr	r3, [pc, #16]	; (8002450 <__NVIC_GetPriorityGrouping+0x18>)
 800243e:	68db      	ldr	r3, [r3, #12]
 8002440:	0a1b      	lsrs	r3, r3, #8
 8002442:	f003 0307 	and.w	r3, r3, #7
}
 8002446:	4618      	mov	r0, r3
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	e000ed00 	.word	0xe000ed00

08002454 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800245e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002462:	2b00      	cmp	r3, #0
 8002464:	db0b      	blt.n	800247e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002466:	79fb      	ldrb	r3, [r7, #7]
 8002468:	f003 021f 	and.w	r2, r3, #31
 800246c:	4906      	ldr	r1, [pc, #24]	; (8002488 <__NVIC_EnableIRQ+0x34>)
 800246e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002472:	095b      	lsrs	r3, r3, #5
 8002474:	2001      	movs	r0, #1
 8002476:	fa00 f202 	lsl.w	r2, r0, r2
 800247a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800247e:	bf00      	nop
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	e000e100 	.word	0xe000e100

0800248c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800248c:	b480      	push	{r7}
 800248e:	b083      	sub	sp, #12
 8002490:	af00      	add	r7, sp, #0
 8002492:	4603      	mov	r3, r0
 8002494:	6039      	str	r1, [r7, #0]
 8002496:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249c:	2b00      	cmp	r3, #0
 800249e:	db0a      	blt.n	80024b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	490c      	ldr	r1, [pc, #48]	; (80024d8 <__NVIC_SetPriority+0x4c>)
 80024a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024aa:	0112      	lsls	r2, r2, #4
 80024ac:	b2d2      	uxtb	r2, r2
 80024ae:	440b      	add	r3, r1
 80024b0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024b4:	e00a      	b.n	80024cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	b2da      	uxtb	r2, r3
 80024ba:	4908      	ldr	r1, [pc, #32]	; (80024dc <__NVIC_SetPriority+0x50>)
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	f003 030f 	and.w	r3, r3, #15
 80024c2:	3b04      	subs	r3, #4
 80024c4:	0112      	lsls	r2, r2, #4
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	440b      	add	r3, r1
 80024ca:	761a      	strb	r2, [r3, #24]
}
 80024cc:	bf00      	nop
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bc80      	pop	{r7}
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	e000e100 	.word	0xe000e100
 80024dc:	e000ed00 	.word	0xe000ed00

080024e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b089      	sub	sp, #36	; 0x24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	f1c3 0307 	rsb	r3, r3, #7
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	bf28      	it	cs
 80024fe:	2304      	movcs	r3, #4
 8002500:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002502:	69fb      	ldr	r3, [r7, #28]
 8002504:	3304      	adds	r3, #4
 8002506:	2b06      	cmp	r3, #6
 8002508:	d902      	bls.n	8002510 <NVIC_EncodePriority+0x30>
 800250a:	69fb      	ldr	r3, [r7, #28]
 800250c:	3b03      	subs	r3, #3
 800250e:	e000      	b.n	8002512 <NVIC_EncodePriority+0x32>
 8002510:	2300      	movs	r3, #0
 8002512:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002514:	f04f 32ff 	mov.w	r2, #4294967295
 8002518:	69bb      	ldr	r3, [r7, #24]
 800251a:	fa02 f303 	lsl.w	r3, r2, r3
 800251e:	43da      	mvns	r2, r3
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	401a      	ands	r2, r3
 8002524:	697b      	ldr	r3, [r7, #20]
 8002526:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002528:	f04f 31ff 	mov.w	r1, #4294967295
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	fa01 f303 	lsl.w	r3, r1, r3
 8002532:	43d9      	mvns	r1, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002538:	4313      	orrs	r3, r2
         );
}
 800253a:	4618      	mov	r0, r3
 800253c:	3724      	adds	r7, #36	; 0x24
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr

08002544 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	3b01      	subs	r3, #1
 8002550:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002554:	d301      	bcc.n	800255a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002556:	2301      	movs	r3, #1
 8002558:	e00f      	b.n	800257a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800255a:	4a0a      	ldr	r2, [pc, #40]	; (8002584 <SysTick_Config+0x40>)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	3b01      	subs	r3, #1
 8002560:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002562:	210f      	movs	r1, #15
 8002564:	f04f 30ff 	mov.w	r0, #4294967295
 8002568:	f7ff ff90 	bl	800248c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800256c:	4b05      	ldr	r3, [pc, #20]	; (8002584 <SysTick_Config+0x40>)
 800256e:	2200      	movs	r2, #0
 8002570:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002572:	4b04      	ldr	r3, [pc, #16]	; (8002584 <SysTick_Config+0x40>)
 8002574:	2207      	movs	r2, #7
 8002576:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3708      	adds	r7, #8
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	e000e010 	.word	0xe000e010

08002588 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2b07      	cmp	r3, #7
 8002594:	d00f      	beq.n	80025b6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2b06      	cmp	r3, #6
 800259a:	d00c      	beq.n	80025b6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b05      	cmp	r3, #5
 80025a0:	d009      	beq.n	80025b6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2b04      	cmp	r3, #4
 80025a6:	d006      	beq.n	80025b6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2b03      	cmp	r3, #3
 80025ac:	d003      	beq.n	80025b6 <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025ae:	2192      	movs	r1, #146	; 0x92
 80025b0:	4804      	ldr	r0, [pc, #16]	; (80025c4 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80025b2:	f7fe ffd9 	bl	8001568 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025b6:	6878      	ldr	r0, [r7, #4]
 80025b8:	f7ff ff1a 	bl	80023f0 <__NVIC_SetPriorityGrouping>
}
 80025bc:	bf00      	nop
 80025be:	3708      	adds	r7, #8
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	0800b0dc 	.word	0x0800b0dc

080025c8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	4603      	mov	r3, r0
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
 80025d4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b0f      	cmp	r3, #15
 80025de:	d903      	bls.n	80025e8 <HAL_NVIC_SetPriority+0x20>
 80025e0:	21aa      	movs	r1, #170	; 0xaa
 80025e2:	480e      	ldr	r0, [pc, #56]	; (800261c <HAL_NVIC_SetPriority+0x54>)
 80025e4:	f7fe ffc0 	bl	8001568 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	2b0f      	cmp	r3, #15
 80025ec:	d903      	bls.n	80025f6 <HAL_NVIC_SetPriority+0x2e>
 80025ee:	21ab      	movs	r1, #171	; 0xab
 80025f0:	480a      	ldr	r0, [pc, #40]	; (800261c <HAL_NVIC_SetPriority+0x54>)
 80025f2:	f7fe ffb9 	bl	8001568 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025f6:	f7ff ff1f 	bl	8002438 <__NVIC_GetPriorityGrouping>
 80025fa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	68b9      	ldr	r1, [r7, #8]
 8002600:	6978      	ldr	r0, [r7, #20]
 8002602:	f7ff ff6d 	bl	80024e0 <NVIC_EncodePriority>
 8002606:	4602      	mov	r2, r0
 8002608:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800260c:	4611      	mov	r1, r2
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff ff3c 	bl	800248c <__NVIC_SetPriority>
}
 8002614:	bf00      	nop
 8002616:	3718      	adds	r7, #24
 8002618:	46bd      	mov	sp, r7
 800261a:	bd80      	pop	{r7, pc}
 800261c:	0800b0dc 	.word	0x0800b0dc

08002620 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	4603      	mov	r3, r0
 8002628:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800262a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800262e:	2b00      	cmp	r3, #0
 8002630:	da03      	bge.n	800263a <HAL_NVIC_EnableIRQ+0x1a>
 8002632:	21be      	movs	r1, #190	; 0xbe
 8002634:	4805      	ldr	r0, [pc, #20]	; (800264c <HAL_NVIC_EnableIRQ+0x2c>)
 8002636:	f7fe ff97 	bl	8001568 <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800263a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800263e:	4618      	mov	r0, r3
 8002640:	f7ff ff08 	bl	8002454 <__NVIC_EnableIRQ>
}
 8002644:	bf00      	nop
 8002646:	3708      	adds	r7, #8
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	0800b0dc 	.word	0x0800b0dc

08002650 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f7ff ff73 	bl	8002544 <SysTick_Config>
 800265e:	4603      	mov	r3, r0
}
 8002660:	4618      	mov	r0, r3
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}

08002668 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002668:	b480      	push	{r7}
 800266a:	b085      	sub	sp, #20
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002670:	2300      	movs	r3, #0
 8002672:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800267a:	2b02      	cmp	r3, #2
 800267c:	d008      	beq.n	8002690 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2204      	movs	r2, #4
 8002682:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e020      	b.n	80026d2 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f022 020e 	bic.w	r2, r2, #14
 800269e:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 0201 	bic.w	r2, r2, #1
 80026ae:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026b8:	2101      	movs	r1, #1
 80026ba:	fa01 f202 	lsl.w	r2, r1, r2
 80026be:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	2201      	movs	r2, #1
 80026c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80026d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3714      	adds	r7, #20
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr

080026dc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026e4:	2300      	movs	r3, #0
 80026e6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026ee:	2b02      	cmp	r3, #2
 80026f0:	d005      	beq.n	80026fe <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	2204      	movs	r2, #4
 80026f6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	73fb      	strb	r3, [r7, #15]
 80026fc:	e051      	b.n	80027a2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f022 020e 	bic.w	r2, r2, #14
 800270c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	681a      	ldr	r2, [r3, #0]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	f022 0201 	bic.w	r2, r2, #1
 800271c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a22      	ldr	r2, [pc, #136]	; (80027ac <HAL_DMA_Abort_IT+0xd0>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d029      	beq.n	800277c <HAL_DMA_Abort_IT+0xa0>
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a20      	ldr	r2, [pc, #128]	; (80027b0 <HAL_DMA_Abort_IT+0xd4>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d022      	beq.n	8002778 <HAL_DMA_Abort_IT+0x9c>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a1f      	ldr	r2, [pc, #124]	; (80027b4 <HAL_DMA_Abort_IT+0xd8>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d01a      	beq.n	8002772 <HAL_DMA_Abort_IT+0x96>
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a1d      	ldr	r2, [pc, #116]	; (80027b8 <HAL_DMA_Abort_IT+0xdc>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d012      	beq.n	800276c <HAL_DMA_Abort_IT+0x90>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a1c      	ldr	r2, [pc, #112]	; (80027bc <HAL_DMA_Abort_IT+0xe0>)
 800274c:	4293      	cmp	r3, r2
 800274e:	d00a      	beq.n	8002766 <HAL_DMA_Abort_IT+0x8a>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a1a      	ldr	r2, [pc, #104]	; (80027c0 <HAL_DMA_Abort_IT+0xe4>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d102      	bne.n	8002760 <HAL_DMA_Abort_IT+0x84>
 800275a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800275e:	e00e      	b.n	800277e <HAL_DMA_Abort_IT+0xa2>
 8002760:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002764:	e00b      	b.n	800277e <HAL_DMA_Abort_IT+0xa2>
 8002766:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800276a:	e008      	b.n	800277e <HAL_DMA_Abort_IT+0xa2>
 800276c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002770:	e005      	b.n	800277e <HAL_DMA_Abort_IT+0xa2>
 8002772:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002776:	e002      	b.n	800277e <HAL_DMA_Abort_IT+0xa2>
 8002778:	2310      	movs	r3, #16
 800277a:	e000      	b.n	800277e <HAL_DMA_Abort_IT+0xa2>
 800277c:	2301      	movs	r3, #1
 800277e:	4a11      	ldr	r2, [pc, #68]	; (80027c4 <HAL_DMA_Abort_IT+0xe8>)
 8002780:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2201      	movs	r2, #1
 8002786:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002796:	2b00      	cmp	r3, #0
 8002798:	d003      	beq.n	80027a2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	4798      	blx	r3
    } 
  }
  return status;
 80027a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3710      	adds	r7, #16
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40020008 	.word	0x40020008
 80027b0:	4002001c 	.word	0x4002001c
 80027b4:	40020030 	.word	0x40020030
 80027b8:	40020044 	.word	0x40020044
 80027bc:	40020058 	.word	0x40020058
 80027c0:	4002006c 	.word	0x4002006c
 80027c4:	40020000 	.word	0x40020000

080027c8 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 80027d6:	4618      	mov	r0, r3
 80027d8:	370c      	adds	r7, #12
 80027da:	46bd      	mov	sp, r7
 80027dc:	bc80      	pop	{r7}
 80027de:	4770      	bx	lr

080027e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b08a      	sub	sp, #40	; 0x28
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027ea:	2300      	movs	r3, #0
 80027ec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80027ee:	2300      	movs	r3, #0
 80027f0:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	4aa1      	ldr	r2, [pc, #644]	; (8002a7c <HAL_GPIO_Init+0x29c>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d013      	beq.n	8002822 <HAL_GPIO_Init+0x42>
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4aa0      	ldr	r2, [pc, #640]	; (8002a80 <HAL_GPIO_Init+0x2a0>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d00f      	beq.n	8002822 <HAL_GPIO_Init+0x42>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a9f      	ldr	r2, [pc, #636]	; (8002a84 <HAL_GPIO_Init+0x2a4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d00b      	beq.n	8002822 <HAL_GPIO_Init+0x42>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	4a9e      	ldr	r2, [pc, #632]	; (8002a88 <HAL_GPIO_Init+0x2a8>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d007      	beq.n	8002822 <HAL_GPIO_Init+0x42>
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	4a9d      	ldr	r2, [pc, #628]	; (8002a8c <HAL_GPIO_Init+0x2ac>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d003      	beq.n	8002822 <HAL_GPIO_Init+0x42>
 800281a:	21bd      	movs	r1, #189	; 0xbd
 800281c:	489c      	ldr	r0, [pc, #624]	; (8002a90 <HAL_GPIO_Init+0x2b0>)
 800281e:	f7fe fea3 	bl	8001568 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	b29b      	uxth	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	d005      	beq.n	8002838 <HAL_GPIO_Init+0x58>
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	0c1b      	lsrs	r3, r3, #16
 8002832:	041b      	lsls	r3, r3, #16
 8002834:	2b00      	cmp	r3, #0
 8002836:	d003      	beq.n	8002840 <HAL_GPIO_Init+0x60>
 8002838:	21be      	movs	r1, #190	; 0xbe
 800283a:	4895      	ldr	r0, [pc, #596]	; (8002a90 <HAL_GPIO_Init+0x2b0>)
 800283c:	f7fe fe94 	bl	8001568 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	f000 821d 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	2b01      	cmp	r3, #1
 8002850:	f000 8218 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	2b11      	cmp	r3, #17
 800285a:	f000 8213 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 800285e:	683b      	ldr	r3, [r7, #0]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	2b02      	cmp	r3, #2
 8002864:	f000 820e 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	2b12      	cmp	r3, #18
 800286e:	f000 8209 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	4a87      	ldr	r2, [pc, #540]	; (8002a94 <HAL_GPIO_Init+0x2b4>)
 8002878:	4293      	cmp	r3, r2
 800287a:	f000 8203 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	685b      	ldr	r3, [r3, #4]
 8002882:	4a85      	ldr	r2, [pc, #532]	; (8002a98 <HAL_GPIO_Init+0x2b8>)
 8002884:	4293      	cmp	r3, r2
 8002886:	f000 81fd 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	4a83      	ldr	r2, [pc, #524]	; (8002a9c <HAL_GPIO_Init+0x2bc>)
 8002890:	4293      	cmp	r3, r2
 8002892:	f000 81f7 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 8002896:	683b      	ldr	r3, [r7, #0]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	4a81      	ldr	r2, [pc, #516]	; (8002aa0 <HAL_GPIO_Init+0x2c0>)
 800289c:	4293      	cmp	r3, r2
 800289e:	f000 81f1 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	685b      	ldr	r3, [r3, #4]
 80028a6:	4a7f      	ldr	r2, [pc, #508]	; (8002aa4 <HAL_GPIO_Init+0x2c4>)
 80028a8:	4293      	cmp	r3, r2
 80028aa:	f000 81eb 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	4a7d      	ldr	r2, [pc, #500]	; (8002aa8 <HAL_GPIO_Init+0x2c8>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	f000 81e5 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	2b03      	cmp	r3, #3
 80028c0:	f000 81e0 	beq.w	8002c84 <HAL_GPIO_Init+0x4a4>
 80028c4:	21bf      	movs	r1, #191	; 0xbf
 80028c6:	4872      	ldr	r0, [pc, #456]	; (8002a90 <HAL_GPIO_Init+0x2b0>)
 80028c8:	f7fe fe4e 	bl	8001568 <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028cc:	e1da      	b.n	8002c84 <HAL_GPIO_Init+0x4a4>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028ce:	2201      	movs	r2, #1
 80028d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028d2:	fa02 f303 	lsl.w	r3, r2, r3
 80028d6:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	69fa      	ldr	r2, [r7, #28]
 80028de:	4013      	ands	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	f040 81c9 	bne.w	8002c7e <HAL_GPIO_Init+0x49e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a63      	ldr	r2, [pc, #396]	; (8002a7c <HAL_GPIO_Init+0x29c>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d013      	beq.n	800291c <HAL_GPIO_Init+0x13c>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a62      	ldr	r2, [pc, #392]	; (8002a80 <HAL_GPIO_Init+0x2a0>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d00f      	beq.n	800291c <HAL_GPIO_Init+0x13c>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	4a61      	ldr	r2, [pc, #388]	; (8002a84 <HAL_GPIO_Init+0x2a4>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d00b      	beq.n	800291c <HAL_GPIO_Init+0x13c>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4a60      	ldr	r2, [pc, #384]	; (8002a88 <HAL_GPIO_Init+0x2a8>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d007      	beq.n	800291c <HAL_GPIO_Init+0x13c>
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	4a5f      	ldr	r2, [pc, #380]	; (8002a8c <HAL_GPIO_Init+0x2ac>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d003      	beq.n	800291c <HAL_GPIO_Init+0x13c>
 8002914:	21cd      	movs	r1, #205	; 0xcd
 8002916:	485e      	ldr	r0, [pc, #376]	; (8002a90 <HAL_GPIO_Init+0x2b0>)
 8002918:	f7fe fe26 	bl	8001568 <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	4a61      	ldr	r2, [pc, #388]	; (8002aa8 <HAL_GPIO_Init+0x2c8>)
 8002922:	4293      	cmp	r3, r2
 8002924:	f000 80c2 	beq.w	8002aac <HAL_GPIO_Init+0x2cc>
 8002928:	4a5f      	ldr	r2, [pc, #380]	; (8002aa8 <HAL_GPIO_Init+0x2c8>)
 800292a:	4293      	cmp	r3, r2
 800292c:	f200 80e8 	bhi.w	8002b00 <HAL_GPIO_Init+0x320>
 8002930:	4a5a      	ldr	r2, [pc, #360]	; (8002a9c <HAL_GPIO_Init+0x2bc>)
 8002932:	4293      	cmp	r3, r2
 8002934:	f000 80ba 	beq.w	8002aac <HAL_GPIO_Init+0x2cc>
 8002938:	4a58      	ldr	r2, [pc, #352]	; (8002a9c <HAL_GPIO_Init+0x2bc>)
 800293a:	4293      	cmp	r3, r2
 800293c:	f200 80e0 	bhi.w	8002b00 <HAL_GPIO_Init+0x320>
 8002940:	4a58      	ldr	r2, [pc, #352]	; (8002aa4 <HAL_GPIO_Init+0x2c4>)
 8002942:	4293      	cmp	r3, r2
 8002944:	f000 80b2 	beq.w	8002aac <HAL_GPIO_Init+0x2cc>
 8002948:	4a56      	ldr	r2, [pc, #344]	; (8002aa4 <HAL_GPIO_Init+0x2c4>)
 800294a:	4293      	cmp	r3, r2
 800294c:	f200 80d8 	bhi.w	8002b00 <HAL_GPIO_Init+0x320>
 8002950:	4a51      	ldr	r2, [pc, #324]	; (8002a98 <HAL_GPIO_Init+0x2b8>)
 8002952:	4293      	cmp	r3, r2
 8002954:	f000 80aa 	beq.w	8002aac <HAL_GPIO_Init+0x2cc>
 8002958:	4a4f      	ldr	r2, [pc, #316]	; (8002a98 <HAL_GPIO_Init+0x2b8>)
 800295a:	4293      	cmp	r3, r2
 800295c:	f200 80d0 	bhi.w	8002b00 <HAL_GPIO_Init+0x320>
 8002960:	4a4f      	ldr	r2, [pc, #316]	; (8002aa0 <HAL_GPIO_Init+0x2c0>)
 8002962:	4293      	cmp	r3, r2
 8002964:	f000 80a2 	beq.w	8002aac <HAL_GPIO_Init+0x2cc>
 8002968:	4a4d      	ldr	r2, [pc, #308]	; (8002aa0 <HAL_GPIO_Init+0x2c0>)
 800296a:	4293      	cmp	r3, r2
 800296c:	f200 80c8 	bhi.w	8002b00 <HAL_GPIO_Init+0x320>
 8002970:	2b12      	cmp	r3, #18
 8002972:	d82b      	bhi.n	80029cc <HAL_GPIO_Init+0x1ec>
 8002974:	2b12      	cmp	r3, #18
 8002976:	f200 80c3 	bhi.w	8002b00 <HAL_GPIO_Init+0x320>
 800297a:	a201      	add	r2, pc, #4	; (adr r2, 8002980 <HAL_GPIO_Init+0x1a0>)
 800297c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002980:	08002aad 	.word	0x08002aad
 8002984:	080029d5 	.word	0x080029d5
 8002988:	08002a27 	.word	0x08002a27
 800298c:	08002afb 	.word	0x08002afb
 8002990:	08002b01 	.word	0x08002b01
 8002994:	08002b01 	.word	0x08002b01
 8002998:	08002b01 	.word	0x08002b01
 800299c:	08002b01 	.word	0x08002b01
 80029a0:	08002b01 	.word	0x08002b01
 80029a4:	08002b01 	.word	0x08002b01
 80029a8:	08002b01 	.word	0x08002b01
 80029ac:	08002b01 	.word	0x08002b01
 80029b0:	08002b01 	.word	0x08002b01
 80029b4:	08002b01 	.word	0x08002b01
 80029b8:	08002b01 	.word	0x08002b01
 80029bc:	08002b01 	.word	0x08002b01
 80029c0:	08002b01 	.word	0x08002b01
 80029c4:	080029fd 	.word	0x080029fd
 80029c8:	08002a51 	.word	0x08002a51
 80029cc:	4a31      	ldr	r2, [pc, #196]	; (8002a94 <HAL_GPIO_Init+0x2b4>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d06c      	beq.n	8002aac <HAL_GPIO_Init+0x2cc>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80029d2:	e095      	b.n	8002b00 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d00b      	beq.n	80029f4 <HAL_GPIO_Init+0x214>
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d007      	beq.n	80029f4 <HAL_GPIO_Init+0x214>
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	2b03      	cmp	r3, #3
 80029ea:	d003      	beq.n	80029f4 <HAL_GPIO_Init+0x214>
 80029ec:	21d5      	movs	r1, #213	; 0xd5
 80029ee:	4828      	ldr	r0, [pc, #160]	; (8002a90 <HAL_GPIO_Init+0x2b0>)
 80029f0:	f7fe fdba 	bl	8001568 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	68db      	ldr	r3, [r3, #12]
 80029f8:	623b      	str	r3, [r7, #32]
          break;
 80029fa:	e082      	b.n	8002b02 <HAL_GPIO_Init+0x322>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	2b02      	cmp	r3, #2
 8002a02:	d00b      	beq.n	8002a1c <HAL_GPIO_Init+0x23c>
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	68db      	ldr	r3, [r3, #12]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d007      	beq.n	8002a1c <HAL_GPIO_Init+0x23c>
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	68db      	ldr	r3, [r3, #12]
 8002a10:	2b03      	cmp	r3, #3
 8002a12:	d003      	beq.n	8002a1c <HAL_GPIO_Init+0x23c>
 8002a14:	21dc      	movs	r1, #220	; 0xdc
 8002a16:	481e      	ldr	r0, [pc, #120]	; (8002a90 <HAL_GPIO_Init+0x2b0>)
 8002a18:	f7fe fda6 	bl	8001568 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	3304      	adds	r3, #4
 8002a22:	623b      	str	r3, [r7, #32]
          break;
 8002a24:	e06d      	b.n	8002b02 <HAL_GPIO_Init+0x322>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	68db      	ldr	r3, [r3, #12]
 8002a2a:	2b02      	cmp	r3, #2
 8002a2c:	d00b      	beq.n	8002a46 <HAL_GPIO_Init+0x266>
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	2b01      	cmp	r3, #1
 8002a34:	d007      	beq.n	8002a46 <HAL_GPIO_Init+0x266>
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	68db      	ldr	r3, [r3, #12]
 8002a3a:	2b03      	cmp	r3, #3
 8002a3c:	d003      	beq.n	8002a46 <HAL_GPIO_Init+0x266>
 8002a3e:	21e3      	movs	r1, #227	; 0xe3
 8002a40:	4813      	ldr	r0, [pc, #76]	; (8002a90 <HAL_GPIO_Init+0x2b0>)
 8002a42:	f7fe fd91 	bl	8001568 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	3308      	adds	r3, #8
 8002a4c:	623b      	str	r3, [r7, #32]
          break;
 8002a4e:	e058      	b.n	8002b02 <HAL_GPIO_Init+0x322>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d00b      	beq.n	8002a70 <HAL_GPIO_Init+0x290>
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d007      	beq.n	8002a70 <HAL_GPIO_Init+0x290>
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	68db      	ldr	r3, [r3, #12]
 8002a64:	2b03      	cmp	r3, #3
 8002a66:	d003      	beq.n	8002a70 <HAL_GPIO_Init+0x290>
 8002a68:	21ea      	movs	r1, #234	; 0xea
 8002a6a:	4809      	ldr	r0, [pc, #36]	; (8002a90 <HAL_GPIO_Init+0x2b0>)
 8002a6c:	f7fe fd7c 	bl	8001568 <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	330c      	adds	r3, #12
 8002a76:	623b      	str	r3, [r7, #32]
          break;
 8002a78:	e043      	b.n	8002b02 <HAL_GPIO_Init+0x322>
 8002a7a:	bf00      	nop
 8002a7c:	40010800 	.word	0x40010800
 8002a80:	40010c00 	.word	0x40010c00
 8002a84:	40011000 	.word	0x40011000
 8002a88:	40011400 	.word	0x40011400
 8002a8c:	40011800 	.word	0x40011800
 8002a90:	0800b118 	.word	0x0800b118
 8002a94:	10110000 	.word	0x10110000
 8002a98:	10210000 	.word	0x10210000
 8002a9c:	10310000 	.word	0x10310000
 8002aa0:	10120000 	.word	0x10120000
 8002aa4:	10220000 	.word	0x10220000
 8002aa8:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d00b      	beq.n	8002acc <HAL_GPIO_Init+0x2ec>
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	689b      	ldr	r3, [r3, #8]
 8002ab8:	2b01      	cmp	r3, #1
 8002aba:	d007      	beq.n	8002acc <HAL_GPIO_Init+0x2ec>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	2b02      	cmp	r3, #2
 8002ac2:	d003      	beq.n	8002acc <HAL_GPIO_Init+0x2ec>
 8002ac4:	21f7      	movs	r1, #247	; 0xf7
 8002ac6:	4876      	ldr	r0, [pc, #472]	; (8002ca0 <HAL_GPIO_Init+0x4c0>)
 8002ac8:	f7fe fd4e 	bl	8001568 <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d102      	bne.n	8002ada <HAL_GPIO_Init+0x2fa>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ad4:	2304      	movs	r3, #4
 8002ad6:	623b      	str	r3, [r7, #32]
          break;
 8002ad8:	e013      	b.n	8002b02 <HAL_GPIO_Init+0x322>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d105      	bne.n	8002aee <HAL_GPIO_Init+0x30e>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ae2:	2308      	movs	r3, #8
 8002ae4:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	69fa      	ldr	r2, [r7, #28]
 8002aea:	611a      	str	r2, [r3, #16]
          break;
 8002aec:	e009      	b.n	8002b02 <HAL_GPIO_Init+0x322>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002aee:	2308      	movs	r3, #8
 8002af0:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	69fa      	ldr	r2, [r7, #28]
 8002af6:	615a      	str	r2, [r3, #20]
          break;
 8002af8:	e003      	b.n	8002b02 <HAL_GPIO_Init+0x322>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002afa:	2300      	movs	r3, #0
 8002afc:	623b      	str	r3, [r7, #32]
          break;
 8002afe:	e000      	b.n	8002b02 <HAL_GPIO_Init+0x322>
          break;
 8002b00:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b02:	69bb      	ldr	r3, [r7, #24]
 8002b04:	2bff      	cmp	r3, #255	; 0xff
 8002b06:	d801      	bhi.n	8002b0c <HAL_GPIO_Init+0x32c>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	e001      	b.n	8002b10 <HAL_GPIO_Init+0x330>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	3304      	adds	r3, #4
 8002b10:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	2bff      	cmp	r3, #255	; 0xff
 8002b16:	d802      	bhi.n	8002b1e <HAL_GPIO_Init+0x33e>
 8002b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	e002      	b.n	8002b24 <HAL_GPIO_Init+0x344>
 8002b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b20:	3b08      	subs	r3, #8
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	210f      	movs	r1, #15
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b32:	43db      	mvns	r3, r3
 8002b34:	401a      	ands	r2, r3
 8002b36:	6a39      	ldr	r1, [r7, #32]
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b3e:	431a      	orrs	r2, r3
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	f000 8096 	beq.w	8002c7e <HAL_GPIO_Init+0x49e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b52:	4b54      	ldr	r3, [pc, #336]	; (8002ca4 <HAL_GPIO_Init+0x4c4>)
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	4a53      	ldr	r2, [pc, #332]	; (8002ca4 <HAL_GPIO_Init+0x4c4>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6193      	str	r3, [r2, #24]
 8002b5e:	4b51      	ldr	r3, [pc, #324]	; (8002ca4 <HAL_GPIO_Init+0x4c4>)
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	60bb      	str	r3, [r7, #8]
 8002b68:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b6a:	4a4f      	ldr	r2, [pc, #316]	; (8002ca8 <HAL_GPIO_Init+0x4c8>)
 8002b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b6e:	089b      	lsrs	r3, r3, #2
 8002b70:	3302      	adds	r3, #2
 8002b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b76:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7a:	f003 0303 	and.w	r3, r3, #3
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	220f      	movs	r2, #15
 8002b82:	fa02 f303 	lsl.w	r3, r2, r3
 8002b86:	43db      	mvns	r3, r3
 8002b88:	68fa      	ldr	r2, [r7, #12]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a46      	ldr	r2, [pc, #280]	; (8002cac <HAL_GPIO_Init+0x4cc>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d013      	beq.n	8002bbe <HAL_GPIO_Init+0x3de>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a45      	ldr	r2, [pc, #276]	; (8002cb0 <HAL_GPIO_Init+0x4d0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d00d      	beq.n	8002bba <HAL_GPIO_Init+0x3da>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a44      	ldr	r2, [pc, #272]	; (8002cb4 <HAL_GPIO_Init+0x4d4>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d007      	beq.n	8002bb6 <HAL_GPIO_Init+0x3d6>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	4a43      	ldr	r2, [pc, #268]	; (8002cb8 <HAL_GPIO_Init+0x4d8>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d101      	bne.n	8002bb2 <HAL_GPIO_Init+0x3d2>
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e006      	b.n	8002bc0 <HAL_GPIO_Init+0x3e0>
 8002bb2:	2304      	movs	r3, #4
 8002bb4:	e004      	b.n	8002bc0 <HAL_GPIO_Init+0x3e0>
 8002bb6:	2302      	movs	r3, #2
 8002bb8:	e002      	b.n	8002bc0 <HAL_GPIO_Init+0x3e0>
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e000      	b.n	8002bc0 <HAL_GPIO_Init+0x3e0>
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bc2:	f002 0203 	and.w	r2, r2, #3
 8002bc6:	0092      	lsls	r2, r2, #2
 8002bc8:	4093      	lsls	r3, r2
 8002bca:	68fa      	ldr	r2, [r7, #12]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002bd0:	4935      	ldr	r1, [pc, #212]	; (8002ca8 <HAL_GPIO_Init+0x4c8>)
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd4:	089b      	lsrs	r3, r3, #2
 8002bd6:	3302      	adds	r3, #2
 8002bd8:	68fa      	ldr	r2, [r7, #12]
 8002bda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d006      	beq.n	8002bf8 <HAL_GPIO_Init+0x418>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002bea:	4b34      	ldr	r3, [pc, #208]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002bec:	681a      	ldr	r2, [r3, #0]
 8002bee:	4933      	ldr	r1, [pc, #204]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	4313      	orrs	r3, r2
 8002bf4:	600b      	str	r3, [r1, #0]
 8002bf6:	e006      	b.n	8002c06 <HAL_GPIO_Init+0x426>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002bf8:	4b30      	ldr	r3, [pc, #192]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002bfa:	681a      	ldr	r2, [r3, #0]
 8002bfc:	69bb      	ldr	r3, [r7, #24]
 8002bfe:	43db      	mvns	r3, r3
 8002c00:	492e      	ldr	r1, [pc, #184]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c02:	4013      	ands	r3, r2
 8002c04:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d006      	beq.n	8002c20 <HAL_GPIO_Init+0x440>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c12:	4b2a      	ldr	r3, [pc, #168]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c14:	685a      	ldr	r2, [r3, #4]
 8002c16:	4929      	ldr	r1, [pc, #164]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	604b      	str	r3, [r1, #4]
 8002c1e:	e006      	b.n	8002c2e <HAL_GPIO_Init+0x44e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c20:	4b26      	ldr	r3, [pc, #152]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c22:	685a      	ldr	r2, [r3, #4]
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	43db      	mvns	r3, r3
 8002c28:	4924      	ldr	r1, [pc, #144]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d006      	beq.n	8002c48 <HAL_GPIO_Init+0x468>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c3a:	4b20      	ldr	r3, [pc, #128]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	491f      	ldr	r1, [pc, #124]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	4313      	orrs	r3, r2
 8002c44:	608b      	str	r3, [r1, #8]
 8002c46:	e006      	b.n	8002c56 <HAL_GPIO_Init+0x476>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c48:	4b1c      	ldr	r3, [pc, #112]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	69bb      	ldr	r3, [r7, #24]
 8002c4e:	43db      	mvns	r3, r3
 8002c50:	491a      	ldr	r1, [pc, #104]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c52:	4013      	ands	r3, r2
 8002c54:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d006      	beq.n	8002c70 <HAL_GPIO_Init+0x490>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c62:	4b16      	ldr	r3, [pc, #88]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c64:	68da      	ldr	r2, [r3, #12]
 8002c66:	4915      	ldr	r1, [pc, #84]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c68:	69bb      	ldr	r3, [r7, #24]
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	60cb      	str	r3, [r1, #12]
 8002c6e:	e006      	b.n	8002c7e <HAL_GPIO_Init+0x49e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c70:	4b12      	ldr	r3, [pc, #72]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c72:	68da      	ldr	r2, [r3, #12]
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	43db      	mvns	r3, r3
 8002c78:	4910      	ldr	r1, [pc, #64]	; (8002cbc <HAL_GPIO_Init+0x4dc>)
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002c7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c80:	3301      	adds	r3, #1
 8002c82:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8a:	fa22 f303 	lsr.w	r3, r2, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	f47f ae1d 	bne.w	80028ce <HAL_GPIO_Init+0xee>
  }
}
 8002c94:	bf00      	nop
 8002c96:	bf00      	nop
 8002c98:	3728      	adds	r7, #40	; 0x28
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	0800b118 	.word	0x0800b118
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	40010000 	.word	0x40010000
 8002cac:	40010800 	.word	0x40010800
 8002cb0:	40010c00 	.word	0x40010c00
 8002cb4:	40011000 	.word	0x40011000
 8002cb8:	40011400 	.word	0x40011400
 8002cbc:	40010400 	.word	0x40010400

08002cc0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b084      	sub	sp, #16
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	460b      	mov	r3, r1
 8002cca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002ccc:	887b      	ldrh	r3, [r7, #2]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d004      	beq.n	8002cdc <HAL_GPIO_ReadPin+0x1c>
 8002cd2:	887b      	ldrh	r3, [r7, #2]
 8002cd4:	0c1b      	lsrs	r3, r3, #16
 8002cd6:	041b      	lsls	r3, r3, #16
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d004      	beq.n	8002ce6 <HAL_GPIO_ReadPin+0x26>
 8002cdc:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8002ce0:	4809      	ldr	r0, [pc, #36]	; (8002d08 <HAL_GPIO_ReadPin+0x48>)
 8002ce2:	f7fe fc41 	bl	8001568 <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	689a      	ldr	r2, [r3, #8]
 8002cea:	887b      	ldrh	r3, [r7, #2]
 8002cec:	4013      	ands	r3, r2
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d002      	beq.n	8002cf8 <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	73fb      	strb	r3, [r7, #15]
 8002cf6:	e001      	b.n	8002cfc <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002cfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3710      	adds	r7, #16
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	0800b118 	.word	0x0800b118

08002d0c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
 8002d14:	460b      	mov	r3, r1
 8002d16:	807b      	strh	r3, [r7, #2]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8002d1c:	887b      	ldrh	r3, [r7, #2]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d004      	beq.n	8002d2c <HAL_GPIO_WritePin+0x20>
 8002d22:	887b      	ldrh	r3, [r7, #2]
 8002d24:	0c1b      	lsrs	r3, r3, #16
 8002d26:	041b      	lsls	r3, r3, #16
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d004      	beq.n	8002d36 <HAL_GPIO_WritePin+0x2a>
 8002d2c:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8002d30:	480e      	ldr	r0, [pc, #56]	; (8002d6c <HAL_GPIO_WritePin+0x60>)
 8002d32:	f7fe fc19 	bl	8001568 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8002d36:	787b      	ldrb	r3, [r7, #1]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d007      	beq.n	8002d4c <HAL_GPIO_WritePin+0x40>
 8002d3c:	787b      	ldrb	r3, [r7, #1]
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d004      	beq.n	8002d4c <HAL_GPIO_WritePin+0x40>
 8002d42:	f240 11d5 	movw	r1, #469	; 0x1d5
 8002d46:	4809      	ldr	r0, [pc, #36]	; (8002d6c <HAL_GPIO_WritePin+0x60>)
 8002d48:	f7fe fc0e 	bl	8001568 <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8002d4c:	787b      	ldrb	r3, [r7, #1]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d52:	887a      	ldrh	r2, [r7, #2]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d58:	e003      	b.n	8002d62 <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d5a:	887b      	ldrh	r3, [r7, #2]
 8002d5c:	041a      	lsls	r2, r3, #16
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	611a      	str	r2, [r3, #16]
}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	0800b118 	.word	0x0800b118

08002d70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4603      	mov	r3, r0
 8002d78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002d7a:	4b08      	ldr	r3, [pc, #32]	; (8002d9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	88fb      	ldrh	r3, [r7, #6]
 8002d80:	4013      	ands	r3, r2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d006      	beq.n	8002d94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d86:	4a05      	ldr	r2, [pc, #20]	; (8002d9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d88:	88fb      	ldrh	r3, [r7, #6]
 8002d8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d8c:	88fb      	ldrh	r3, [r7, #6]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff f80e 	bl	8001db0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d94:	bf00      	nop
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	40010400 	.word	0x40010400

08002da0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e1b7      	b.n	8003122 <HAL_I2C_Init+0x382>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4aa6      	ldr	r2, [pc, #664]	; (8003050 <HAL_I2C_Init+0x2b0>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d009      	beq.n	8002dd0 <HAL_I2C_Init+0x30>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4aa4      	ldr	r2, [pc, #656]	; (8003054 <HAL_I2C_Init+0x2b4>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d004      	beq.n	8002dd0 <HAL_I2C_Init+0x30>
 8002dc6:	f240 11d1 	movw	r1, #465	; 0x1d1
 8002dca:	48a3      	ldr	r0, [pc, #652]	; (8003058 <HAL_I2C_Init+0x2b8>)
 8002dcc:	f7fe fbcc 	bl	8001568 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d004      	beq.n	8002de2 <HAL_I2C_Init+0x42>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	4a9f      	ldr	r2, [pc, #636]	; (800305c <HAL_I2C_Init+0x2bc>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d904      	bls.n	8002dec <HAL_I2C_Init+0x4c>
 8002de2:	f44f 71e9 	mov.w	r1, #466	; 0x1d2
 8002de6:	489c      	ldr	r0, [pc, #624]	; (8003058 <HAL_I2C_Init+0x2b8>)
 8002de8:	f7fe fbbe 	bl	8001568 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d009      	beq.n	8002e08 <HAL_I2C_Init+0x68>
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002dfc:	d004      	beq.n	8002e08 <HAL_I2C_Init+0x68>
 8002dfe:	f240 11d3 	movw	r1, #467	; 0x1d3
 8002e02:	4895      	ldr	r0, [pc, #596]	; (8003058 <HAL_I2C_Init+0x2b8>)
 8002e04:	f7fe fbb0 	bl	8001568 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	68db      	ldr	r3, [r3, #12]
 8002e0c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e10:	f023 0303 	bic.w	r3, r3, #3
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d004      	beq.n	8002e22 <HAL_I2C_Init+0x82>
 8002e18:	f44f 71ea 	mov.w	r1, #468	; 0x1d4
 8002e1c:	488e      	ldr	r0, [pc, #568]	; (8003058 <HAL_I2C_Init+0x2b8>)
 8002e1e:	f7fe fba3 	bl	8001568 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e2a:	d009      	beq.n	8002e40 <HAL_I2C_Init+0xa0>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	691b      	ldr	r3, [r3, #16]
 8002e30:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002e34:	d004      	beq.n	8002e40 <HAL_I2C_Init+0xa0>
 8002e36:	f240 11d5 	movw	r1, #469	; 0x1d5
 8002e3a:	4887      	ldr	r0, [pc, #540]	; (8003058 <HAL_I2C_Init+0x2b8>)
 8002e3c:	f7fe fb94 	bl	8001568 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	695b      	ldr	r3, [r3, #20]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d008      	beq.n	8002e5a <HAL_I2C_Init+0xba>
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d004      	beq.n	8002e5a <HAL_I2C_Init+0xba>
 8002e50:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 8002e54:	4880      	ldr	r0, [pc, #512]	; (8003058 <HAL_I2C_Init+0x2b8>)
 8002e56:	f7fe fb87 	bl	8001568 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	699b      	ldr	r3, [r3, #24]
 8002e5e:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d004      	beq.n	8002e70 <HAL_I2C_Init+0xd0>
 8002e66:	f240 11d7 	movw	r1, #471	; 0x1d7
 8002e6a:	487b      	ldr	r0, [pc, #492]	; (8003058 <HAL_I2C_Init+0x2b8>)
 8002e6c:	f7fe fb7c 	bl	8001568 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	69db      	ldr	r3, [r3, #28]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d008      	beq.n	8002e8a <HAL_I2C_Init+0xea>
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	69db      	ldr	r3, [r3, #28]
 8002e7c:	2b40      	cmp	r3, #64	; 0x40
 8002e7e:	d004      	beq.n	8002e8a <HAL_I2C_Init+0xea>
 8002e80:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 8002e84:	4874      	ldr	r0, [pc, #464]	; (8003058 <HAL_I2C_Init+0x2b8>)
 8002e86:	f7fe fb6f 	bl	8001568 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d008      	beq.n	8002ea4 <HAL_I2C_Init+0x104>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	2b80      	cmp	r3, #128	; 0x80
 8002e98:	d004      	beq.n	8002ea4 <HAL_I2C_Init+0x104>
 8002e9a:	f240 11d9 	movw	r1, #473	; 0x1d9
 8002e9e:	486e      	ldr	r0, [pc, #440]	; (8003058 <HAL_I2C_Init+0x2b8>)
 8002ea0:	f7fe fb62 	bl	8001568 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d106      	bne.n	8002ebe <HAL_I2C_Init+0x11e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f7fe f909 	bl	80010d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2224      	movs	r2, #36	; 0x24
 8002ec2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f022 0201 	bic.w	r2, r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002ee4:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002ef4:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ef6:	f003 fa2b 	bl	8006350 <HAL_RCC_GetPCLK1Freq>
 8002efa:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	4a57      	ldr	r2, [pc, #348]	; (8003060 <HAL_I2C_Init+0x2c0>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d807      	bhi.n	8002f16 <HAL_I2C_Init+0x176>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	4a56      	ldr	r2, [pc, #344]	; (8003064 <HAL_I2C_Init+0x2c4>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	bf94      	ite	ls
 8002f0e:	2301      	movls	r3, #1
 8002f10:	2300      	movhi	r3, #0
 8002f12:	b2db      	uxtb	r3, r3
 8002f14:	e006      	b.n	8002f24 <HAL_I2C_Init+0x184>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	4a53      	ldr	r2, [pc, #332]	; (8003068 <HAL_I2C_Init+0x2c8>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	bf94      	ite	ls
 8002f1e:	2301      	movls	r3, #1
 8002f20:	2300      	movhi	r3, #0
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d001      	beq.n	8002f2c <HAL_I2C_Init+0x18c>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e0fa      	b.n	8003122 <HAL_I2C_Init+0x382>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4a4f      	ldr	r2, [pc, #316]	; (800306c <HAL_I2C_Init+0x2cc>)
 8002f30:	fba2 2303 	umull	r2, r3, r2, r3
 8002f34:	0c9b      	lsrs	r3, r3, #18
 8002f36:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	68ba      	ldr	r2, [r7, #8]
 8002f48:	430a      	orrs	r2, r1
 8002f4a:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6a1b      	ldr	r3, [r3, #32]
 8002f52:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	4a41      	ldr	r2, [pc, #260]	; (8003060 <HAL_I2C_Init+0x2c0>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d802      	bhi.n	8002f66 <HAL_I2C_Init+0x1c6>
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	3301      	adds	r3, #1
 8002f64:	e009      	b.n	8002f7a <HAL_I2C_Init+0x1da>
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f6c:	fb02 f303 	mul.w	r3, r2, r3
 8002f70:	4a3f      	ldr	r2, [pc, #252]	; (8003070 <HAL_I2C_Init+0x2d0>)
 8002f72:	fba2 2303 	umull	r2, r3, r2, r3
 8002f76:	099b      	lsrs	r3, r3, #6
 8002f78:	3301      	adds	r3, #1
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	6812      	ldr	r2, [r2, #0]
 8002f7e:	430b      	orrs	r3, r1
 8002f80:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	69db      	ldr	r3, [r3, #28]
 8002f88:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f8c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	4932      	ldr	r1, [pc, #200]	; (8003060 <HAL_I2C_Init+0x2c0>)
 8002f96:	428b      	cmp	r3, r1
 8002f98:	d819      	bhi.n	8002fce <HAL_I2C_Init+0x22e>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	1e59      	subs	r1, r3, #1
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	005b      	lsls	r3, r3, #1
 8002fa4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fa8:	1c59      	adds	r1, r3, #1
 8002faa:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002fae:	400b      	ands	r3, r1
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d00a      	beq.n	8002fca <HAL_I2C_Init+0x22a>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	1e59      	subs	r1, r3, #1
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	685b      	ldr	r3, [r3, #4]
 8002fbc:	005b      	lsls	r3, r3, #1
 8002fbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc8:	e064      	b.n	8003094 <HAL_I2C_Init+0x2f4>
 8002fca:	2304      	movs	r3, #4
 8002fcc:	e062      	b.n	8003094 <HAL_I2C_Init+0x2f4>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d111      	bne.n	8002ffa <HAL_I2C_Init+0x25a>
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	1e58      	subs	r0, r3, #1
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6859      	ldr	r1, [r3, #4]
 8002fde:	460b      	mov	r3, r1
 8002fe0:	005b      	lsls	r3, r3, #1
 8002fe2:	440b      	add	r3, r1
 8002fe4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe8:	3301      	adds	r3, #1
 8002fea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	bf0c      	ite	eq
 8002ff2:	2301      	moveq	r3, #1
 8002ff4:	2300      	movne	r3, #0
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	e012      	b.n	8003020 <HAL_I2C_Init+0x280>
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	1e58      	subs	r0, r3, #1
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6859      	ldr	r1, [r3, #4]
 8003002:	460b      	mov	r3, r1
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	440b      	add	r3, r1
 8003008:	0099      	lsls	r1, r3, #2
 800300a:	440b      	add	r3, r1
 800300c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003010:	3301      	adds	r3, #1
 8003012:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003016:	2b00      	cmp	r3, #0
 8003018:	bf0c      	ite	eq
 800301a:	2301      	moveq	r3, #1
 800301c:	2300      	movne	r3, #0
 800301e:	b2db      	uxtb	r3, r3
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <HAL_I2C_Init+0x288>
 8003024:	2301      	movs	r3, #1
 8003026:	e035      	b.n	8003094 <HAL_I2C_Init+0x2f4>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	2b00      	cmp	r3, #0
 800302e:	d121      	bne.n	8003074 <HAL_I2C_Init+0x2d4>
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	1e58      	subs	r0, r3, #1
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6859      	ldr	r1, [r3, #4]
 8003038:	460b      	mov	r3, r1
 800303a:	005b      	lsls	r3, r3, #1
 800303c:	440b      	add	r3, r1
 800303e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003042:	3301      	adds	r3, #1
 8003044:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003048:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800304c:	e022      	b.n	8003094 <HAL_I2C_Init+0x2f4>
 800304e:	bf00      	nop
 8003050:	40005400 	.word	0x40005400
 8003054:	40005800 	.word	0x40005800
 8003058:	0800b154 	.word	0x0800b154
 800305c:	00061a80 	.word	0x00061a80
 8003060:	000186a0 	.word	0x000186a0
 8003064:	001e847f 	.word	0x001e847f
 8003068:	003d08ff 	.word	0x003d08ff
 800306c:	431bde83 	.word	0x431bde83
 8003070:	10624dd3 	.word	0x10624dd3
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	1e58      	subs	r0, r3, #1
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6859      	ldr	r1, [r3, #4]
 800307c:	460b      	mov	r3, r1
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	440b      	add	r3, r1
 8003082:	0099      	lsls	r1, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	fbb0 f3f3 	udiv	r3, r0, r3
 800308a:	3301      	adds	r3, #1
 800308c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003090:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003094:	6879      	ldr	r1, [r7, #4]
 8003096:	6809      	ldr	r1, [r1, #0]
 8003098:	4313      	orrs	r3, r2
 800309a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	69da      	ldr	r2, [r3, #28]
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	430a      	orrs	r2, r1
 80030b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80030c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	6911      	ldr	r1, [r2, #16]
 80030ca:	687a      	ldr	r2, [r7, #4]
 80030cc:	68d2      	ldr	r2, [r2, #12]
 80030ce:	4311      	orrs	r1, r2
 80030d0:	687a      	ldr	r2, [r7, #4]
 80030d2:	6812      	ldr	r2, [r2, #0]
 80030d4:	430b      	orrs	r3, r1
 80030d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	695a      	ldr	r2, [r3, #20]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	699b      	ldr	r3, [r3, #24]
 80030ea:	431a      	orrs	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	430a      	orrs	r2, r1
 80030f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f042 0201 	orr.w	r2, r2, #1
 8003102:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	2220      	movs	r2, #32
 800310e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	2200      	movs	r2, #0
 8003116:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2200      	movs	r2, #0
 800311c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003120:	2300      	movs	r3, #0
}
 8003122:	4618      	mov	r0, r3
 8003124:	3710      	adds	r7, #16
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}
 800312a:	bf00      	nop

0800312c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b088      	sub	sp, #32
 8003130:	af02      	add	r7, sp, #8
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	4608      	mov	r0, r1
 8003136:	4611      	mov	r1, r2
 8003138:	461a      	mov	r2, r3
 800313a:	4603      	mov	r3, r0
 800313c:	817b      	strh	r3, [r7, #10]
 800313e:	460b      	mov	r3, r1
 8003140:	813b      	strh	r3, [r7, #8]
 8003142:	4613      	mov	r3, r2
 8003144:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003146:	f7ff f925 	bl	8002394 <HAL_GetTick>
 800314a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800314c:	88fb      	ldrh	r3, [r7, #6]
 800314e:	2b01      	cmp	r3, #1
 8003150:	d007      	beq.n	8003162 <HAL_I2C_Mem_Write+0x36>
 8003152:	88fb      	ldrh	r3, [r7, #6]
 8003154:	2b10      	cmp	r3, #16
 8003156:	d004      	beq.n	8003162 <HAL_I2C_Mem_Write+0x36>
 8003158:	f640 11f3 	movw	r1, #2547	; 0x9f3
 800315c:	4873      	ldr	r0, [pc, #460]	; (800332c <HAL_I2C_Mem_Write+0x200>)
 800315e:	f7fe fa03 	bl	8001568 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b20      	cmp	r3, #32
 800316c:	f040 80d9 	bne.w	8003322 <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	9300      	str	r3, [sp, #0]
 8003174:	2319      	movs	r3, #25
 8003176:	2201      	movs	r2, #1
 8003178:	496d      	ldr	r1, [pc, #436]	; (8003330 <HAL_I2C_Mem_Write+0x204>)
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f002 f956 	bl	800542c <I2C_WaitOnFlagUntilTimeout>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 8003186:	2302      	movs	r3, #2
 8003188:	e0cc      	b.n	8003324 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003190:	2b01      	cmp	r3, #1
 8003192:	d101      	bne.n	8003198 <HAL_I2C_Mem_Write+0x6c>
 8003194:	2302      	movs	r3, #2
 8003196:	e0c5      	b.n	8003324 <HAL_I2C_Mem_Write+0x1f8>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d007      	beq.n	80031be <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f042 0201 	orr.w	r2, r2, #1
 80031bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031cc:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2221      	movs	r2, #33	; 0x21
 80031d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2240      	movs	r2, #64	; 0x40
 80031da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6a3a      	ldr	r2, [r7, #32]
 80031e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80031ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031f4:	b29a      	uxth	r2, r3
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	4a4d      	ldr	r2, [pc, #308]	; (8003334 <HAL_I2C_Mem_Write+0x208>)
 80031fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003200:	88f8      	ldrh	r0, [r7, #6]
 8003202:	893a      	ldrh	r2, [r7, #8]
 8003204:	8979      	ldrh	r1, [r7, #10]
 8003206:	697b      	ldr	r3, [r7, #20]
 8003208:	9301      	str	r3, [sp, #4]
 800320a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800320c:	9300      	str	r3, [sp, #0]
 800320e:	4603      	mov	r3, r0
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f001 fee5 	bl	8004fe0 <I2C_RequestMemoryWrite>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d052      	beq.n	80032c2 <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 800321c:	2301      	movs	r3, #1
 800321e:	e081      	b.n	8003324 <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003220:	697a      	ldr	r2, [r7, #20]
 8003222:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003224:	68f8      	ldr	r0, [r7, #12]
 8003226:	f002 f9d7 	bl	80055d8 <I2C_WaitOnTXEFlagUntilTimeout>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d00d      	beq.n	800324c <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003234:	2b04      	cmp	r3, #4
 8003236:	d107      	bne.n	8003248 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	681a      	ldr	r2, [r3, #0]
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003246:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e06b      	b.n	8003324 <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003250:	781a      	ldrb	r2, [r3, #0]
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325c:	1c5a      	adds	r2, r3, #1
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003266:	3b01      	subs	r3, #1
 8003268:	b29a      	uxth	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003272:	b29b      	uxth	r3, r3
 8003274:	3b01      	subs	r3, #1
 8003276:	b29a      	uxth	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	695b      	ldr	r3, [r3, #20]
 8003282:	f003 0304 	and.w	r3, r3, #4
 8003286:	2b04      	cmp	r3, #4
 8003288:	d11b      	bne.n	80032c2 <HAL_I2C_Mem_Write+0x196>
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328e:	2b00      	cmp	r3, #0
 8003290:	d017      	beq.n	80032c2 <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003296:	781a      	ldrb	r2, [r3, #0]
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a2:	1c5a      	adds	r2, r3, #1
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ac:	3b01      	subs	r3, #1
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032b8:	b29b      	uxth	r3, r3
 80032ba:	3b01      	subs	r3, #1
 80032bc:	b29a      	uxth	r2, r3
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d1aa      	bne.n	8003220 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f002 f9c3 	bl	800565a <I2C_WaitOnBTFFlagUntilTimeout>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d00d      	beq.n	80032f6 <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032de:	2b04      	cmp	r3, #4
 80032e0:	d107      	bne.n	80032f2 <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032f0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e016      	b.n	8003324 <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003304:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2220      	movs	r2, #32
 800330a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2200      	movs	r2, #0
 8003312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800331e:	2300      	movs	r3, #0
 8003320:	e000      	b.n	8003324 <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 8003322:	2302      	movs	r3, #2
  }
}
 8003324:	4618      	mov	r0, r3
 8003326:	3718      	adds	r7, #24
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	0800b154 	.word	0x0800b154
 8003330:	00100002 	.word	0x00100002
 8003334:	ffff0000 	.word	0xffff0000

08003338 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b08c      	sub	sp, #48	; 0x30
 800333c:	af02      	add	r7, sp, #8
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	4608      	mov	r0, r1
 8003342:	4611      	mov	r1, r2
 8003344:	461a      	mov	r2, r3
 8003346:	4603      	mov	r3, r0
 8003348:	817b      	strh	r3, [r7, #10]
 800334a:	460b      	mov	r3, r1
 800334c:	813b      	strh	r3, [r7, #8]
 800334e:	4613      	mov	r3, r2
 8003350:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8003352:	2300      	movs	r3, #0
 8003354:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003356:	f7ff f81d 	bl	8002394 <HAL_GetTick>
 800335a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800335c:	88fb      	ldrh	r3, [r7, #6]
 800335e:	2b01      	cmp	r3, #1
 8003360:	d007      	beq.n	8003372 <HAL_I2C_Mem_Read+0x3a>
 8003362:	88fb      	ldrh	r3, [r7, #6]
 8003364:	2b10      	cmp	r3, #16
 8003366:	d004      	beq.n	8003372 <HAL_I2C_Mem_Read+0x3a>
 8003368:	f44f 6127 	mov.w	r1, #2672	; 0xa70
 800336c:	4888      	ldr	r0, [pc, #544]	; (8003590 <HAL_I2C_Mem_Read+0x258>)
 800336e:	f7fe f8fb 	bl	8001568 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003378:	b2db      	uxtb	r3, r3
 800337a:	2b20      	cmp	r3, #32
 800337c:	f040 8245 	bne.w	800380a <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003380:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	2319      	movs	r3, #25
 8003386:	2201      	movs	r2, #1
 8003388:	4982      	ldr	r1, [pc, #520]	; (8003594 <HAL_I2C_Mem_Read+0x25c>)
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f002 f84e 	bl	800542c <I2C_WaitOnFlagUntilTimeout>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <HAL_I2C_Mem_Read+0x62>
    {
      return HAL_BUSY;
 8003396:	2302      	movs	r3, #2
 8003398:	e238      	b.n	800380c <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d101      	bne.n	80033a8 <HAL_I2C_Mem_Read+0x70>
 80033a4:	2302      	movs	r3, #2
 80033a6:	e231      	b.n	800380c <HAL_I2C_Mem_Read+0x4d4>
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2201      	movs	r2, #1
 80033ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0301 	and.w	r3, r3, #1
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d007      	beq.n	80033ce <HAL_I2C_Mem_Read+0x96>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f042 0201 	orr.w	r2, r2, #1
 80033cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033dc:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2222      	movs	r2, #34	; 0x22
 80033e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2240      	movs	r2, #64	; 0x40
 80033ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80033fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003404:	b29a      	uxth	r2, r3
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	4a62      	ldr	r2, [pc, #392]	; (8003598 <HAL_I2C_Mem_Read+0x260>)
 800340e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003410:	88f8      	ldrh	r0, [r7, #6]
 8003412:	893a      	ldrh	r2, [r7, #8]
 8003414:	8979      	ldrh	r1, [r7, #10]
 8003416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003418:	9301      	str	r3, [sp, #4]
 800341a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800341c:	9300      	str	r3, [sp, #0]
 800341e:	4603      	mov	r3, r0
 8003420:	68f8      	ldr	r0, [r7, #12]
 8003422:	f001 fe73 	bl	800510c <I2C_RequestMemoryRead>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <HAL_I2C_Mem_Read+0xf8>
    {
      return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e1ed      	b.n	800380c <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003434:	2b00      	cmp	r3, #0
 8003436:	d113      	bne.n	8003460 <HAL_I2C_Mem_Read+0x128>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003438:	2300      	movs	r3, #0
 800343a:	61fb      	str	r3, [r7, #28]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	695b      	ldr	r3, [r3, #20]
 8003442:	61fb      	str	r3, [r7, #28]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	61fb      	str	r3, [r7, #28]
 800344c:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800345c:	601a      	str	r2, [r3, #0]
 800345e:	e1c1      	b.n	80037e4 <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003464:	2b01      	cmp	r3, #1
 8003466:	d11e      	bne.n	80034a6 <HAL_I2C_Mem_Read+0x16e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	681a      	ldr	r2, [r3, #0]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003476:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003478:	b672      	cpsid	i
}
 800347a:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800347c:	2300      	movs	r3, #0
 800347e:	61bb      	str	r3, [r7, #24]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	695b      	ldr	r3, [r3, #20]
 8003486:	61bb      	str	r3, [r7, #24]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	699b      	ldr	r3, [r3, #24]
 800348e:	61bb      	str	r3, [r7, #24]
 8003490:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034a0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034a2:	b662      	cpsie	i
}
 80034a4:	e035      	b.n	8003512 <HAL_I2C_Mem_Read+0x1da>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034aa:	2b02      	cmp	r3, #2
 80034ac:	d11e      	bne.n	80034ec <HAL_I2C_Mem_Read+0x1b4>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034bc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034be:	b672      	cpsid	i
}
 80034c0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034c2:	2300      	movs	r3, #0
 80034c4:	617b      	str	r3, [r7, #20]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	695b      	ldr	r3, [r3, #20]
 80034cc:	617b      	str	r3, [r7, #20]
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	617b      	str	r3, [r7, #20]
 80034d6:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034e6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034e8:	b662      	cpsie	i
}
 80034ea:	e012      	b.n	8003512 <HAL_I2C_Mem_Read+0x1da>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	681a      	ldr	r2, [r3, #0]
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034fa:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034fc:	2300      	movs	r3, #0
 80034fe:	613b      	str	r3, [r7, #16]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	613b      	str	r3, [r7, #16]
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	613b      	str	r3, [r7, #16]
 8003510:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003512:	e167      	b.n	80037e4 <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003518:	2b03      	cmp	r3, #3
 800351a:	f200 8120 	bhi.w	800375e <HAL_I2C_Mem_Read+0x426>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003522:	2b01      	cmp	r3, #1
 8003524:	d123      	bne.n	800356e <HAL_I2C_Mem_Read+0x236>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003526:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003528:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f002 f908 	bl	8005740 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <HAL_I2C_Mem_Read+0x202>
          {
            return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e168      	b.n	800380c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	691a      	ldr	r2, [r3, #16]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003544:	b2d2      	uxtb	r2, r2
 8003546:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800354c:	1c5a      	adds	r2, r3, #1
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003556:	3b01      	subs	r3, #1
 8003558:	b29a      	uxth	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003562:	b29b      	uxth	r3, r3
 8003564:	3b01      	subs	r3, #1
 8003566:	b29a      	uxth	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800356c:	e13a      	b.n	80037e4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003572:	2b02      	cmp	r3, #2
 8003574:	d153      	bne.n	800361e <HAL_I2C_Mem_Read+0x2e6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003578:	9300      	str	r3, [sp, #0]
 800357a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800357c:	2200      	movs	r2, #0
 800357e:	4907      	ldr	r1, [pc, #28]	; (800359c <HAL_I2C_Mem_Read+0x264>)
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f001 ff53 	bl	800542c <I2C_WaitOnFlagUntilTimeout>
 8003586:	4603      	mov	r3, r0
 8003588:	2b00      	cmp	r3, #0
 800358a:	d009      	beq.n	80035a0 <HAL_I2C_Mem_Read+0x268>
          {
            return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e13d      	b.n	800380c <HAL_I2C_Mem_Read+0x4d4>
 8003590:	0800b154 	.word	0x0800b154
 8003594:	00100002 	.word	0x00100002
 8003598:	ffff0000 	.word	0xffff0000
 800359c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80035a0:	b672      	cpsid	i
}
 80035a2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	681a      	ldr	r2, [r3, #0]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	691a      	ldr	r2, [r3, #16]
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035be:	b2d2      	uxtb	r2, r2
 80035c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c6:	1c5a      	adds	r2, r3, #1
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035dc:	b29b      	uxth	r3, r3
 80035de:	3b01      	subs	r3, #1
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80035e6:	b662      	cpsie	i
}
 80035e8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	691a      	ldr	r2, [r3, #16]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f4:	b2d2      	uxtb	r2, r2
 80035f6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fc:	1c5a      	adds	r2, r3, #1
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003606:	3b01      	subs	r3, #1
 8003608:	b29a      	uxth	r2, r3
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003612:	b29b      	uxth	r3, r3
 8003614:	3b01      	subs	r3, #1
 8003616:	b29a      	uxth	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800361c:	e0e2      	b.n	80037e4 <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800361e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003620:	9300      	str	r3, [sp, #0]
 8003622:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003624:	2200      	movs	r2, #0
 8003626:	497b      	ldr	r1, [pc, #492]	; (8003814 <HAL_I2C_Mem_Read+0x4dc>)
 8003628:	68f8      	ldr	r0, [r7, #12]
 800362a:	f001 feff 	bl	800542c <I2C_WaitOnFlagUntilTimeout>
 800362e:	4603      	mov	r3, r0
 8003630:	2b00      	cmp	r3, #0
 8003632:	d001      	beq.n	8003638 <HAL_I2C_Mem_Read+0x300>
          {
            return HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e0e9      	b.n	800380c <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003646:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003648:	b672      	cpsid	i
}
 800364a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	691a      	ldr	r2, [r3, #16]
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003656:	b2d2      	uxtb	r2, r2
 8003658:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003668:	3b01      	subs	r3, #1
 800366a:	b29a      	uxth	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003674:	b29b      	uxth	r3, r3
 8003676:	3b01      	subs	r3, #1
 8003678:	b29a      	uxth	r2, r3
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800367e:	4b66      	ldr	r3, [pc, #408]	; (8003818 <HAL_I2C_Mem_Read+0x4e0>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	08db      	lsrs	r3, r3, #3
 8003684:	4a65      	ldr	r2, [pc, #404]	; (800381c <HAL_I2C_Mem_Read+0x4e4>)
 8003686:	fba2 2303 	umull	r2, r3, r2, r3
 800368a:	0a1a      	lsrs	r2, r3, #8
 800368c:	4613      	mov	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4413      	add	r3, r2
 8003692:	00da      	lsls	r2, r3, #3
 8003694:	1ad3      	subs	r3, r2, r3
 8003696:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003698:	6a3b      	ldr	r3, [r7, #32]
 800369a:	3b01      	subs	r3, #1
 800369c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800369e:	6a3b      	ldr	r3, [r7, #32]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d118      	bne.n	80036d6 <HAL_I2C_Mem_Read+0x39e>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2200      	movs	r2, #0
 80036a8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	2220      	movs	r2, #32
 80036ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2200      	movs	r2, #0
 80036b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036be:	f043 0220 	orr.w	r2, r3, #32
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80036c6:	b662      	cpsie	i
}
 80036c8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e09a      	b.n	800380c <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	695b      	ldr	r3, [r3, #20]
 80036dc:	f003 0304 	and.w	r3, r3, #4
 80036e0:	2b04      	cmp	r3, #4
 80036e2:	d1d9      	bne.n	8003698 <HAL_I2C_Mem_Read+0x360>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	691a      	ldr	r2, [r3, #16]
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036fe:	b2d2      	uxtb	r2, r2
 8003700:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003706:	1c5a      	adds	r2, r3, #1
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800371c:	b29b      	uxth	r3, r3
 800371e:	3b01      	subs	r3, #1
 8003720:	b29a      	uxth	r2, r3
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003726:	b662      	cpsie	i
}
 8003728:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	691a      	ldr	r2, [r3, #16]
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003734:	b2d2      	uxtb	r2, r2
 8003736:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800373c:	1c5a      	adds	r2, r3, #1
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003746:	3b01      	subs	r3, #1
 8003748:	b29a      	uxth	r2, r3
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003752:	b29b      	uxth	r3, r3
 8003754:	3b01      	subs	r3, #1
 8003756:	b29a      	uxth	r2, r3
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800375c:	e042      	b.n	80037e4 <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800375e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003760:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003762:	68f8      	ldr	r0, [r7, #12]
 8003764:	f001 ffec 	bl	8005740 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003768:	4603      	mov	r3, r0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d001      	beq.n	8003772 <HAL_I2C_Mem_Read+0x43a>
        {
          return HAL_ERROR;
 800376e:	2301      	movs	r3, #1
 8003770:	e04c      	b.n	800380c <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	691a      	ldr	r2, [r3, #16]
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800377c:	b2d2      	uxtb	r2, r2
 800377e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003784:	1c5a      	adds	r2, r3, #1
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800378e:	3b01      	subs	r3, #1
 8003790:	b29a      	uxth	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800379a:	b29b      	uxth	r3, r3
 800379c:	3b01      	subs	r3, #1
 800379e:	b29a      	uxth	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	f003 0304 	and.w	r3, r3, #4
 80037ae:	2b04      	cmp	r3, #4
 80037b0:	d118      	bne.n	80037e4 <HAL_I2C_Mem_Read+0x4ac>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	691a      	ldr	r2, [r3, #16]
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037bc:	b2d2      	uxtb	r2, r2
 80037be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037c4:	1c5a      	adds	r2, r3, #1
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ce:	3b01      	subs	r3, #1
 80037d0:	b29a      	uxth	r2, r3
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037da:	b29b      	uxth	r3, r3
 80037dc:	3b01      	subs	r3, #1
 80037de:	b29a      	uxth	r2, r3
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	f47f ae93 	bne.w	8003514 <HAL_I2C_Mem_Read+0x1dc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003806:	2300      	movs	r3, #0
 8003808:	e000      	b.n	800380c <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 800380a:	2302      	movs	r3, #2
  }
}
 800380c:	4618      	mov	r0, r3
 800380e:	3728      	adds	r7, #40	; 0x28
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	00010004 	.word	0x00010004
 8003818:	200000a0 	.word	0x200000a0
 800381c:	14f8b589 	.word	0x14f8b589

08003820 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b088      	sub	sp, #32
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003828:	2300      	movs	r3, #0
 800382a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003838:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003840:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003848:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800384a:	7bfb      	ldrb	r3, [r7, #15]
 800384c:	2b10      	cmp	r3, #16
 800384e:	d003      	beq.n	8003858 <HAL_I2C_EV_IRQHandler+0x38>
 8003850:	7bfb      	ldrb	r3, [r7, #15]
 8003852:	2b40      	cmp	r3, #64	; 0x40
 8003854:	f040 80c1 	bne.w	80039da <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	699b      	ldr	r3, [r3, #24]
 800385e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	695b      	ldr	r3, [r3, #20]
 8003866:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003868:	69fb      	ldr	r3, [r7, #28]
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	2b00      	cmp	r3, #0
 8003870:	d10d      	bne.n	800388e <HAL_I2C_EV_IRQHandler+0x6e>
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003878:	d003      	beq.n	8003882 <HAL_I2C_EV_IRQHandler+0x62>
 800387a:	693b      	ldr	r3, [r7, #16]
 800387c:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003880:	d101      	bne.n	8003886 <HAL_I2C_EV_IRQHandler+0x66>
 8003882:	2301      	movs	r3, #1
 8003884:	e000      	b.n	8003888 <HAL_I2C_EV_IRQHandler+0x68>
 8003886:	2300      	movs	r3, #0
 8003888:	2b01      	cmp	r3, #1
 800388a:	f000 8132 	beq.w	8003af2 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800388e:	69fb      	ldr	r3, [r7, #28]
 8003890:	f003 0301 	and.w	r3, r3, #1
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00c      	beq.n	80038b2 <HAL_I2C_EV_IRQHandler+0x92>
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	0a5b      	lsrs	r3, r3, #9
 800389c:	f003 0301 	and.w	r3, r3, #1
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d006      	beq.n	80038b2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f001 ffcf 	bl	8005848 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 fd77 	bl	800439e <I2C_Master_SB>
 80038b0:	e092      	b.n	80039d8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038b2:	69fb      	ldr	r3, [r7, #28]
 80038b4:	08db      	lsrs	r3, r3, #3
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d009      	beq.n	80038d2 <HAL_I2C_EV_IRQHandler+0xb2>
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	0a5b      	lsrs	r3, r3, #9
 80038c2:	f003 0301 	and.w	r3, r3, #1
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d003      	beq.n	80038d2 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f000 fdec 	bl	80044a8 <I2C_Master_ADD10>
 80038d0:	e082      	b.n	80039d8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	085b      	lsrs	r3, r3, #1
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d009      	beq.n	80038f2 <HAL_I2C_EV_IRQHandler+0xd2>
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	0a5b      	lsrs	r3, r3, #9
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d003      	beq.n	80038f2 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80038ea:	6878      	ldr	r0, [r7, #4]
 80038ec:	f000 fe05 	bl	80044fa <I2C_Master_ADDR>
 80038f0:	e072      	b.n	80039d8 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	089b      	lsrs	r3, r3, #2
 80038f6:	f003 0301 	and.w	r3, r3, #1
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d03b      	beq.n	8003976 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003908:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800390c:	f000 80f3 	beq.w	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	09db      	lsrs	r3, r3, #7
 8003914:	f003 0301 	and.w	r3, r3, #1
 8003918:	2b00      	cmp	r3, #0
 800391a:	d00f      	beq.n	800393c <HAL_I2C_EV_IRQHandler+0x11c>
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	0a9b      	lsrs	r3, r3, #10
 8003920:	f003 0301 	and.w	r3, r3, #1
 8003924:	2b00      	cmp	r3, #0
 8003926:	d009      	beq.n	800393c <HAL_I2C_EV_IRQHandler+0x11c>
 8003928:	69fb      	ldr	r3, [r7, #28]
 800392a:	089b      	lsrs	r3, r3, #2
 800392c:	f003 0301 	and.w	r3, r3, #1
 8003930:	2b00      	cmp	r3, #0
 8003932:	d103      	bne.n	800393c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f000 f9f1 	bl	8003d1c <I2C_MasterTransmit_TXE>
 800393a:	e04d      	b.n	80039d8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800393c:	69fb      	ldr	r3, [r7, #28]
 800393e:	089b      	lsrs	r3, r3, #2
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	2b00      	cmp	r3, #0
 8003946:	f000 80d6 	beq.w	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	0a5b      	lsrs	r3, r3, #9
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 80cf 	beq.w	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003958:	7bbb      	ldrb	r3, [r7, #14]
 800395a:	2b21      	cmp	r3, #33	; 0x21
 800395c:	d103      	bne.n	8003966 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 fa78 	bl	8003e54 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003964:	e0c7      	b.n	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003966:	7bfb      	ldrb	r3, [r7, #15]
 8003968:	2b40      	cmp	r3, #64	; 0x40
 800396a:	f040 80c4 	bne.w	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f000 fae6 	bl	8003f40 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003974:	e0bf      	b.n	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	685b      	ldr	r3, [r3, #4]
 800397c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003980:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003984:	f000 80b7 	beq.w	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003988:	69fb      	ldr	r3, [r7, #28]
 800398a:	099b      	lsrs	r3, r3, #6
 800398c:	f003 0301 	and.w	r3, r3, #1
 8003990:	2b00      	cmp	r3, #0
 8003992:	d00f      	beq.n	80039b4 <HAL_I2C_EV_IRQHandler+0x194>
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	0a9b      	lsrs	r3, r3, #10
 8003998:	f003 0301 	and.w	r3, r3, #1
 800399c:	2b00      	cmp	r3, #0
 800399e:	d009      	beq.n	80039b4 <HAL_I2C_EV_IRQHandler+0x194>
 80039a0:	69fb      	ldr	r3, [r7, #28]
 80039a2:	089b      	lsrs	r3, r3, #2
 80039a4:	f003 0301 	and.w	r3, r3, #1
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d103      	bne.n	80039b4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 fb5b 	bl	8004068 <I2C_MasterReceive_RXNE>
 80039b2:	e011      	b.n	80039d8 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039b4:	69fb      	ldr	r3, [r7, #28]
 80039b6:	089b      	lsrs	r3, r3, #2
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	2b00      	cmp	r3, #0
 80039be:	f000 809a 	beq.w	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	0a5b      	lsrs	r3, r3, #9
 80039c6:	f003 0301 	and.w	r3, r3, #1
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f000 8093 	beq.w	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80039d0:	6878      	ldr	r0, [r7, #4]
 80039d2:	f000 fbfa 	bl	80041ca <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039d6:	e08e      	b.n	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
 80039d8:	e08d      	b.n	8003af6 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d004      	beq.n	80039ec <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	695b      	ldr	r3, [r3, #20]
 80039e8:	61fb      	str	r3, [r7, #28]
 80039ea:	e007      	b.n	80039fc <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	699b      	ldr	r3, [r3, #24]
 80039f2:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	085b      	lsrs	r3, r3, #1
 8003a00:	f003 0301 	and.w	r3, r3, #1
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d012      	beq.n	8003a2e <HAL_I2C_EV_IRQHandler+0x20e>
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	0a5b      	lsrs	r3, r3, #9
 8003a0c:	f003 0301 	and.w	r3, r3, #1
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00c      	beq.n	8003a2e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d003      	beq.n	8003a24 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	699b      	ldr	r3, [r3, #24]
 8003a22:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003a24:	69b9      	ldr	r1, [r7, #24]
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 ffbe 	bl	80049a8 <I2C_Slave_ADDR>
 8003a2c:	e066      	b.n	8003afc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	091b      	lsrs	r3, r3, #4
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d009      	beq.n	8003a4e <HAL_I2C_EV_IRQHandler+0x22e>
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	0a5b      	lsrs	r3, r3, #9
 8003a3e:	f003 0301 	and.w	r3, r3, #1
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d003      	beq.n	8003a4e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f000 fff8 	bl	8004a3c <I2C_Slave_STOPF>
 8003a4c:	e056      	b.n	8003afc <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003a4e:	7bbb      	ldrb	r3, [r7, #14]
 8003a50:	2b21      	cmp	r3, #33	; 0x21
 8003a52:	d002      	beq.n	8003a5a <HAL_I2C_EV_IRQHandler+0x23a>
 8003a54:	7bbb      	ldrb	r3, [r7, #14]
 8003a56:	2b29      	cmp	r3, #41	; 0x29
 8003a58:	d125      	bne.n	8003aa6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	09db      	lsrs	r3, r3, #7
 8003a5e:	f003 0301 	and.w	r3, r3, #1
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00f      	beq.n	8003a86 <HAL_I2C_EV_IRQHandler+0x266>
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	0a9b      	lsrs	r3, r3, #10
 8003a6a:	f003 0301 	and.w	r3, r3, #1
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d009      	beq.n	8003a86 <HAL_I2C_EV_IRQHandler+0x266>
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	089b      	lsrs	r3, r3, #2
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d103      	bne.n	8003a86 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 fed6 	bl	8004830 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003a84:	e039      	b.n	8003afa <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	089b      	lsrs	r3, r3, #2
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d033      	beq.n	8003afa <HAL_I2C_EV_IRQHandler+0x2da>
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	0a5b      	lsrs	r3, r3, #9
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d02d      	beq.n	8003afa <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f000 ff03 	bl	80048aa <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003aa4:	e029      	b.n	8003afa <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003aa6:	69fb      	ldr	r3, [r7, #28]
 8003aa8:	099b      	lsrs	r3, r3, #6
 8003aaa:	f003 0301 	and.w	r3, r3, #1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00f      	beq.n	8003ad2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	0a9b      	lsrs	r3, r3, #10
 8003ab6:	f003 0301 	and.w	r3, r3, #1
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d009      	beq.n	8003ad2 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	089b      	lsrs	r3, r3, #2
 8003ac2:	f003 0301 	and.w	r3, r3, #1
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d103      	bne.n	8003ad2 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 ff0d 	bl	80048ea <I2C_SlaveReceive_RXNE>
 8003ad0:	e014      	b.n	8003afc <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ad2:	69fb      	ldr	r3, [r7, #28]
 8003ad4:	089b      	lsrs	r3, r3, #2
 8003ad6:	f003 0301 	and.w	r3, r3, #1
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d00e      	beq.n	8003afc <HAL_I2C_EV_IRQHandler+0x2dc>
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	0a5b      	lsrs	r3, r3, #9
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d008      	beq.n	8003afc <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f000 ff3b 	bl	8004966 <I2C_SlaveReceive_BTF>
 8003af0:	e004      	b.n	8003afc <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003af2:	bf00      	nop
 8003af4:	e002      	b.n	8003afc <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003af6:	bf00      	nop
 8003af8:	e000      	b.n	8003afc <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003afa:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003afc:	3720      	adds	r7, #32
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003b02:	b580      	push	{r7, lr}
 8003b04:	b08a      	sub	sp, #40	; 0x28
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	695b      	ldr	r3, [r3, #20]
 8003b10:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b24:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003b26:	6a3b      	ldr	r3, [r7, #32]
 8003b28:	0a1b      	lsrs	r3, r3, #8
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d016      	beq.n	8003b60 <HAL_I2C_ER_IRQHandler+0x5e>
 8003b32:	69fb      	ldr	r3, [r7, #28]
 8003b34:	0a1b      	lsrs	r3, r3, #8
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d010      	beq.n	8003b60 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003b3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b40:	f043 0301 	orr.w	r3, r3, #1
 8003b44:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003b4e:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b5e:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	0a5b      	lsrs	r3, r3, #9
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d00e      	beq.n	8003b8a <HAL_I2C_ER_IRQHandler+0x88>
 8003b6c:	69fb      	ldr	r3, [r7, #28]
 8003b6e:	0a1b      	lsrs	r3, r3, #8
 8003b70:	f003 0301 	and.w	r3, r3, #1
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d008      	beq.n	8003b8a <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7a:	f043 0302 	orr.w	r3, r3, #2
 8003b7e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8003b88:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003b8a:	6a3b      	ldr	r3, [r7, #32]
 8003b8c:	0a9b      	lsrs	r3, r3, #10
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d03f      	beq.n	8003c16 <HAL_I2C_ER_IRQHandler+0x114>
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	0a1b      	lsrs	r3, r3, #8
 8003b9a:	f003 0301 	and.w	r3, r3, #1
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d039      	beq.n	8003c16 <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8003ba2:	7efb      	ldrb	r3, [r7, #27]
 8003ba4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bb4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bba:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003bbc:	7ebb      	ldrb	r3, [r7, #26]
 8003bbe:	2b20      	cmp	r3, #32
 8003bc0:	d112      	bne.n	8003be8 <HAL_I2C_ER_IRQHandler+0xe6>
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d10f      	bne.n	8003be8 <HAL_I2C_ER_IRQHandler+0xe6>
 8003bc8:	7cfb      	ldrb	r3, [r7, #19]
 8003bca:	2b21      	cmp	r3, #33	; 0x21
 8003bcc:	d008      	beq.n	8003be0 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003bce:	7cfb      	ldrb	r3, [r7, #19]
 8003bd0:	2b29      	cmp	r3, #41	; 0x29
 8003bd2:	d005      	beq.n	8003be0 <HAL_I2C_ER_IRQHandler+0xde>
 8003bd4:	7cfb      	ldrb	r3, [r7, #19]
 8003bd6:	2b28      	cmp	r3, #40	; 0x28
 8003bd8:	d106      	bne.n	8003be8 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	2b21      	cmp	r3, #33	; 0x21
 8003bde:	d103      	bne.n	8003be8 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f001 f85b 	bl	8004c9c <I2C_Slave_AF>
 8003be6:	e016      	b.n	8003c16 <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bf0:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf4:	f043 0304 	orr.w	r3, r3, #4
 8003bf8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003bfa:	7efb      	ldrb	r3, [r7, #27]
 8003bfc:	2b10      	cmp	r3, #16
 8003bfe:	d002      	beq.n	8003c06 <HAL_I2C_ER_IRQHandler+0x104>
 8003c00:	7efb      	ldrb	r3, [r7, #27]
 8003c02:	2b40      	cmp	r3, #64	; 0x40
 8003c04:	d107      	bne.n	8003c16 <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681a      	ldr	r2, [r3, #0]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c14:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003c16:	6a3b      	ldr	r3, [r7, #32]
 8003c18:	0adb      	lsrs	r3, r3, #11
 8003c1a:	f003 0301 	and.w	r3, r3, #1
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d00e      	beq.n	8003c40 <HAL_I2C_ER_IRQHandler+0x13e>
 8003c22:	69fb      	ldr	r3, [r7, #28]
 8003c24:	0a1b      	lsrs	r3, r3, #8
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d008      	beq.n	8003c40 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c30:	f043 0308 	orr.w	r3, r3, #8
 8003c34:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8003c3e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d008      	beq.n	8003c58 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4c:	431a      	orrs	r2, r3
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f001 f892 	bl	8004d7c <I2C_ITError>
  }
}
 8003c58:	bf00      	nop
 8003c5a:	3728      	adds	r7, #40	; 0x28
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c60:	b480      	push	{r7}
 8003c62:	b083      	sub	sp, #12
 8003c64:	af00      	add	r7, sp, #0
 8003c66:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003c68:	bf00      	nop
 8003c6a:	370c      	adds	r7, #12
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bc80      	pop	{r7}
 8003c70:	4770      	bx	lr

08003c72 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b083      	sub	sp, #12
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003c7a:	bf00      	nop
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bc80      	pop	{r7}
 8003c82:	4770      	bx	lr

08003c84 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c84:	b480      	push	{r7}
 8003c86:	b083      	sub	sp, #12
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003c8c:	bf00      	nop
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bc80      	pop	{r7}
 8003c94:	4770      	bx	lr

08003c96 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003c96:	b480      	push	{r7}
 8003c98:	b083      	sub	sp, #12
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003c9e:	bf00      	nop
 8003ca0:	370c      	adds	r7, #12
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bc80      	pop	{r7}
 8003ca6:	4770      	bx	lr

08003ca8 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b083      	sub	sp, #12
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	460b      	mov	r3, r1
 8003cb2:	70fb      	strb	r3, [r7, #3]
 8003cb4:	4613      	mov	r3, r2
 8003cb6:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bc80      	pop	{r7}
 8003cc0:	4770      	bx	lr

08003cc2 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cc2:	b480      	push	{r7}
 8003cc4:	b083      	sub	sp, #12
 8003cc6:	af00      	add	r7, sp, #0
 8003cc8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003cca:	bf00      	nop
 8003ccc:	370c      	adds	r7, #12
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bc80      	pop	{r7}
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	bc80      	pop	{r7}
 8003ce4:	4770      	bx	lr

08003ce6 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ce6:	b480      	push	{r7}
 8003ce8:	b083      	sub	sp, #12
 8003cea:	af00      	add	r7, sp, #0
 8003cec:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003cee:	bf00      	nop
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	bc80      	pop	{r7}
 8003cf6:	4770      	bx	lr

08003cf8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003d00:	bf00      	nop
 8003d02:	370c      	adds	r7, #12
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bc80      	pop	{r7}
 8003d08:	4770      	bx	lr

08003d0a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b083      	sub	sp, #12
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003d12:	bf00      	nop
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bc80      	pop	{r7}
 8003d1a:	4770      	bx	lr

08003d1c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b084      	sub	sp, #16
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d2a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d32:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d38:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d150      	bne.n	8003de4 <I2C_MasterTransmit_TXE+0xc8>
 8003d42:	7bfb      	ldrb	r3, [r7, #15]
 8003d44:	2b21      	cmp	r3, #33	; 0x21
 8003d46:	d14d      	bne.n	8003de4 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	2b08      	cmp	r3, #8
 8003d4c:	d01d      	beq.n	8003d8a <I2C_MasterTransmit_TXE+0x6e>
 8003d4e:	68bb      	ldr	r3, [r7, #8]
 8003d50:	2b20      	cmp	r3, #32
 8003d52:	d01a      	beq.n	8003d8a <I2C_MasterTransmit_TXE+0x6e>
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d5a:	d016      	beq.n	8003d8a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	685a      	ldr	r2, [r3, #4]
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d6a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2211      	movs	r2, #17
 8003d70:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	2220      	movs	r2, #32
 8003d7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7ff ff6c 	bl	8003c60 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003d88:	e060      	b.n	8003e4c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003d98:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	681a      	ldr	r2, [r3, #0]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003da8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	2200      	movs	r2, #0
 8003dae:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2220      	movs	r2, #32
 8003db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	2b40      	cmp	r3, #64	; 0x40
 8003dc2:	d107      	bne.n	8003dd4 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003dcc:	6878      	ldr	r0, [r7, #4]
 8003dce:	f7ff ff81 	bl	8003cd4 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003dd2:	e03b      	b.n	8003e4c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f7ff ff3f 	bl	8003c60 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003de2:	e033      	b.n	8003e4c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003de4:	7bfb      	ldrb	r3, [r7, #15]
 8003de6:	2b21      	cmp	r3, #33	; 0x21
 8003de8:	d005      	beq.n	8003df6 <I2C_MasterTransmit_TXE+0xda>
 8003dea:	7bbb      	ldrb	r3, [r7, #14]
 8003dec:	2b40      	cmp	r3, #64	; 0x40
 8003dee:	d12d      	bne.n	8003e4c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
 8003df2:	2b22      	cmp	r3, #34	; 0x22
 8003df4:	d12a      	bne.n	8003e4c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d108      	bne.n	8003e12 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	685a      	ldr	r2, [r3, #4]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e0e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8003e10:	e01c      	b.n	8003e4c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b40      	cmp	r3, #64	; 0x40
 8003e1c:	d103      	bne.n	8003e26 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 f88e 	bl	8003f40 <I2C_MemoryTransmit_TXE_BTF>
}
 8003e24:	e012      	b.n	8003e4c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2a:	781a      	ldrb	r2, [r3, #0]
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e36:	1c5a      	adds	r2, r3, #1
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	3b01      	subs	r3, #1
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8003e4a:	e7ff      	b.n	8003e4c <I2C_MasterTransmit_TXE+0x130>
 8003e4c:	bf00      	nop
 8003e4e:	3710      	adds	r7, #16
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}

08003e54 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e60:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	2b21      	cmp	r3, #33	; 0x21
 8003e6c:	d164      	bne.n	8003f38 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d012      	beq.n	8003e9e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e7c:	781a      	ldrb	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	1c5a      	adds	r2, r3, #1
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e92:	b29b      	uxth	r3, r3
 8003e94:	3b01      	subs	r3, #1
 8003e96:	b29a      	uxth	r2, r3
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8003e9c:	e04c      	b.n	8003f38 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	2b08      	cmp	r3, #8
 8003ea2:	d01d      	beq.n	8003ee0 <I2C_MasterTransmit_BTF+0x8c>
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2b20      	cmp	r3, #32
 8003ea8:	d01a      	beq.n	8003ee0 <I2C_MasterTransmit_BTF+0x8c>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003eb0:	d016      	beq.n	8003ee0 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	685a      	ldr	r2, [r3, #4]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ec0:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2211      	movs	r2, #17
 8003ec6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003ed8:	6878      	ldr	r0, [r7, #4]
 8003eda:	f7ff fec1 	bl	8003c60 <HAL_I2C_MasterTxCpltCallback>
}
 8003ede:	e02b      	b.n	8003f38 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	685a      	ldr	r2, [r3, #4]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003eee:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	681a      	ldr	r2, [r3, #0]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003efe:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2200      	movs	r2, #0
 8003f04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2220      	movs	r2, #32
 8003f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	2b40      	cmp	r3, #64	; 0x40
 8003f18:	d107      	bne.n	8003f2a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7ff fed6 	bl	8003cd4 <HAL_I2C_MemTxCpltCallback>
}
 8003f28:	e006      	b.n	8003f38 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f32:	6878      	ldr	r0, [r7, #4]
 8003f34:	f7ff fe94 	bl	8003c60 <HAL_I2C_MasterTxCpltCallback>
}
 8003f38:	bf00      	nop
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}

08003f40 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b084      	sub	sp, #16
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f4e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d11d      	bne.n	8003f94 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d10b      	bne.n	8003f78 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f64:	b2da      	uxtb	r2, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f70:	1c9a      	adds	r2, r3, #2
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8003f76:	e073      	b.n	8004060 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	121b      	asrs	r3, r3, #8
 8003f80:	b2da      	uxtb	r2, r3
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f8c:	1c5a      	adds	r2, r3, #1
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003f92:	e065      	b.n	8004060 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d10b      	bne.n	8003fb4 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fa0:	b2da      	uxtb	r2, r3
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fac:	1c5a      	adds	r2, r3, #1
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003fb2:	e055      	b.n	8004060 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d151      	bne.n	8004060 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8003fbc:	7bfb      	ldrb	r3, [r7, #15]
 8003fbe:	2b22      	cmp	r3, #34	; 0x22
 8003fc0:	d10d      	bne.n	8003fde <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fd0:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd6:	1c5a      	adds	r2, r3, #1
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003fdc:	e040      	b.n	8004060 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fe2:	b29b      	uxth	r3, r3
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d015      	beq.n	8004014 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8003fe8:	7bfb      	ldrb	r3, [r7, #15]
 8003fea:	2b21      	cmp	r3, #33	; 0x21
 8003fec:	d112      	bne.n	8004014 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff2:	781a      	ldrb	r2, [r3, #0]
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ffe:	1c5a      	adds	r2, r3, #1
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004008:	b29b      	uxth	r3, r3
 800400a:	3b01      	subs	r3, #1
 800400c:	b29a      	uxth	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004012:	e025      	b.n	8004060 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004018:	b29b      	uxth	r3, r3
 800401a:	2b00      	cmp	r3, #0
 800401c:	d120      	bne.n	8004060 <I2C_MemoryTransmit_TXE_BTF+0x120>
 800401e:	7bfb      	ldrb	r3, [r7, #15]
 8004020:	2b21      	cmp	r3, #33	; 0x21
 8004022:	d11d      	bne.n	8004060 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004032:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004042:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2220      	movs	r2, #32
 800404e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7ff fe3a 	bl	8003cd4 <HAL_I2C_MemTxCpltCallback>
}
 8004060:	bf00      	nop
 8004062:	3710      	adds	r7, #16
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b22      	cmp	r3, #34	; 0x22
 800407a:	f040 80a2 	bne.w	80041c2 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004082:	b29b      	uxth	r3, r3
 8004084:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	2b03      	cmp	r3, #3
 800408a:	d921      	bls.n	80040d0 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	691a      	ldr	r2, [r3, #16]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004096:	b2d2      	uxtb	r2, r2
 8004098:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409e:	1c5a      	adds	r2, r3, #1
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	3b01      	subs	r3, #1
 80040ac:	b29a      	uxth	r2, r3
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	2b03      	cmp	r3, #3
 80040ba:	f040 8082 	bne.w	80041c2 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	685a      	ldr	r2, [r3, #4]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040cc:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80040ce:	e078      	b.n	80041c2 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d074      	beq.n	80041c2 <I2C_MasterReceive_RXNE+0x15a>
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2b01      	cmp	r3, #1
 80040dc:	d002      	beq.n	80040e4 <I2C_MasterReceive_RXNE+0x7c>
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d16e      	bne.n	80041c2 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f001 faf9 	bl	80056dc <I2C_WaitOnSTOPRequestThroughIT>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d142      	bne.n	8004176 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	681a      	ldr	r2, [r3, #0]
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040fe:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	685a      	ldr	r2, [r3, #4]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800410e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	691a      	ldr	r2, [r3, #16]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800411a:	b2d2      	uxtb	r2, r2
 800411c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004122:	1c5a      	adds	r2, r3, #1
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800412c:	b29b      	uxth	r3, r3
 800412e:	3b01      	subs	r3, #1
 8004130:	b29a      	uxth	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2220      	movs	r2, #32
 800413a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004144:	b2db      	uxtb	r3, r3
 8004146:	2b40      	cmp	r3, #64	; 0x40
 8004148:	d10a      	bne.n	8004160 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f7ff fdc4 	bl	8003ce6 <HAL_I2C_MemRxCpltCallback>
}
 800415e:	e030      	b.n	80041c2 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2212      	movs	r2, #18
 800416c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f7ff fd7f 	bl	8003c72 <HAL_I2C_MasterRxCpltCallback>
}
 8004174:	e025      	b.n	80041c2 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	685a      	ldr	r2, [r3, #4]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004184:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	691a      	ldr	r2, [r3, #16]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004190:	b2d2      	uxtb	r2, r2
 8004192:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004198:	1c5a      	adds	r2, r3, #1
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041a2:	b29b      	uxth	r3, r3
 80041a4:	3b01      	subs	r3, #1
 80041a6:	b29a      	uxth	r2, r3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2220      	movs	r2, #32
 80041b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f7ff fd9b 	bl	8003cf8 <HAL_I2C_ErrorCallback>
}
 80041c2:	bf00      	nop
 80041c4:	3710      	adds	r7, #16
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}

080041ca <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b084      	sub	sp, #16
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041d6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041dc:	b29b      	uxth	r3, r3
 80041de:	2b04      	cmp	r3, #4
 80041e0:	d11b      	bne.n	800421a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041f0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	691a      	ldr	r2, [r3, #16]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041fc:	b2d2      	uxtb	r2, r2
 80041fe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004204:	1c5a      	adds	r2, r3, #1
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800420e:	b29b      	uxth	r3, r3
 8004210:	3b01      	subs	r3, #1
 8004212:	b29a      	uxth	r2, r3
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8004218:	e0bd      	b.n	8004396 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800421e:	b29b      	uxth	r3, r3
 8004220:	2b03      	cmp	r3, #3
 8004222:	d129      	bne.n	8004278 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	685a      	ldr	r2, [r3, #4]
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004232:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2b04      	cmp	r3, #4
 8004238:	d00a      	beq.n	8004250 <I2C_MasterReceive_BTF+0x86>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b02      	cmp	r3, #2
 800423e:	d007      	beq.n	8004250 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800424e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	691a      	ldr	r2, [r3, #16]
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800425a:	b2d2      	uxtb	r2, r2
 800425c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004262:	1c5a      	adds	r2, r3, #1
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800426c:	b29b      	uxth	r3, r3
 800426e:	3b01      	subs	r3, #1
 8004270:	b29a      	uxth	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004276:	e08e      	b.n	8004396 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800427c:	b29b      	uxth	r3, r3
 800427e:	2b02      	cmp	r3, #2
 8004280:	d176      	bne.n	8004370 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d002      	beq.n	800428e <I2C_MasterReceive_BTF+0xc4>
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2b10      	cmp	r3, #16
 800428c:	d108      	bne.n	80042a0 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	e019      	b.n	80042d4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2b04      	cmp	r3, #4
 80042a4:	d002      	beq.n	80042ac <I2C_MasterReceive_BTF+0xe2>
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2b02      	cmp	r3, #2
 80042aa:	d108      	bne.n	80042be <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	e00a      	b.n	80042d4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2b10      	cmp	r3, #16
 80042c2:	d007      	beq.n	80042d4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042d2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	691a      	ldr	r2, [r3, #16]
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042de:	b2d2      	uxtb	r2, r2
 80042e0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e6:	1c5a      	adds	r2, r3, #1
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042f0:	b29b      	uxth	r3, r3
 80042f2:	3b01      	subs	r3, #1
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	691a      	ldr	r2, [r3, #16]
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004304:	b2d2      	uxtb	r2, r2
 8004306:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430c:	1c5a      	adds	r2, r3, #1
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004316:	b29b      	uxth	r3, r3
 8004318:	3b01      	subs	r3, #1
 800431a:	b29a      	uxth	r2, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	685a      	ldr	r2, [r3, #4]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800432e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2220      	movs	r2, #32
 8004334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800433e:	b2db      	uxtb	r3, r3
 8004340:	2b40      	cmp	r3, #64	; 0x40
 8004342:	d10a      	bne.n	800435a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004352:	6878      	ldr	r0, [r7, #4]
 8004354:	f7ff fcc7 	bl	8003ce6 <HAL_I2C_MemRxCpltCallback>
}
 8004358:	e01d      	b.n	8004396 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2212      	movs	r2, #18
 8004366:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004368:	6878      	ldr	r0, [r7, #4]
 800436a:	f7ff fc82 	bl	8003c72 <HAL_I2C_MasterRxCpltCallback>
}
 800436e:	e012      	b.n	8004396 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	691a      	ldr	r2, [r3, #16]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437a:	b2d2      	uxtb	r2, r2
 800437c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004382:	1c5a      	adds	r2, r3, #1
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800438c:	b29b      	uxth	r3, r3
 800438e:	3b01      	subs	r3, #1
 8004390:	b29a      	uxth	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004396:	bf00      	nop
 8004398:	3710      	adds	r7, #16
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}

0800439e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b40      	cmp	r3, #64	; 0x40
 80043b0:	d117      	bne.n	80043e2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d109      	bne.n	80043ce <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	461a      	mov	r2, r3
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80043ca:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80043cc:	e067      	b.n	800449e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	f043 0301 	orr.w	r3, r3, #1
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	611a      	str	r2, [r3, #16]
}
 80043e0:	e05d      	b.n	800449e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	691b      	ldr	r3, [r3, #16]
 80043e6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043ea:	d133      	bne.n	8004454 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f2:	b2db      	uxtb	r3, r3
 80043f4:	2b21      	cmp	r3, #33	; 0x21
 80043f6:	d109      	bne.n	800440c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	461a      	mov	r2, r3
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004408:	611a      	str	r2, [r3, #16]
 800440a:	e008      	b.n	800441e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004410:	b2db      	uxtb	r3, r3
 8004412:	f043 0301 	orr.w	r3, r3, #1
 8004416:	b2da      	uxtb	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004422:	2b00      	cmp	r3, #0
 8004424:	d004      	beq.n	8004430 <I2C_Master_SB+0x92>
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800442a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800442c:	2b00      	cmp	r3, #0
 800442e:	d108      	bne.n	8004442 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004434:	2b00      	cmp	r3, #0
 8004436:	d032      	beq.n	800449e <I2C_Master_SB+0x100>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800443c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800443e:	2b00      	cmp	r3, #0
 8004440:	d02d      	beq.n	800449e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685a      	ldr	r2, [r3, #4]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004450:	605a      	str	r2, [r3, #4]
}
 8004452:	e024      	b.n	800449e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10e      	bne.n	800447a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004460:	b29b      	uxth	r3, r3
 8004462:	11db      	asrs	r3, r3, #7
 8004464:	b2db      	uxtb	r3, r3
 8004466:	f003 0306 	and.w	r3, r3, #6
 800446a:	b2db      	uxtb	r3, r3
 800446c:	f063 030f 	orn	r3, r3, #15
 8004470:	b2da      	uxtb	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	611a      	str	r2, [r3, #16]
}
 8004478:	e011      	b.n	800449e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800447e:	2b01      	cmp	r3, #1
 8004480:	d10d      	bne.n	800449e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004486:	b29b      	uxth	r3, r3
 8004488:	11db      	asrs	r3, r3, #7
 800448a:	b2db      	uxtb	r3, r3
 800448c:	f003 0306 	and.w	r3, r3, #6
 8004490:	b2db      	uxtb	r3, r3
 8004492:	f063 030e 	orn	r3, r3, #14
 8004496:	b2da      	uxtb	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	611a      	str	r2, [r3, #16]
}
 800449e:	bf00      	nop
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bc80      	pop	{r7}
 80044a6:	4770      	bx	lr

080044a8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b083      	sub	sp, #12
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d004      	beq.n	80044ce <I2C_Master_ADD10+0x26>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d108      	bne.n	80044e0 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00c      	beq.n	80044f0 <I2C_Master_ADD10+0x48>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d007      	beq.n	80044f0 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	685a      	ldr	r2, [r3, #4]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044ee:	605a      	str	r2, [r3, #4]
  }
}
 80044f0:	bf00      	nop
 80044f2:	370c      	adds	r7, #12
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bc80      	pop	{r7}
 80044f8:	4770      	bx	lr

080044fa <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80044fa:	b480      	push	{r7}
 80044fc:	b091      	sub	sp, #68	; 0x44
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004508:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004510:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004516:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800451e:	b2db      	uxtb	r3, r3
 8004520:	2b22      	cmp	r3, #34	; 0x22
 8004522:	f040 8174 	bne.w	800480e <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10f      	bne.n	800454e <I2C_Master_ADDR+0x54>
 800452e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004532:	2b40      	cmp	r3, #64	; 0x40
 8004534:	d10b      	bne.n	800454e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004536:	2300      	movs	r3, #0
 8004538:	633b      	str	r3, [r7, #48]	; 0x30
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	633b      	str	r3, [r7, #48]	; 0x30
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	699b      	ldr	r3, [r3, #24]
 8004548:	633b      	str	r3, [r7, #48]	; 0x30
 800454a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800454c:	e16b      	b.n	8004826 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004552:	2b00      	cmp	r3, #0
 8004554:	d11d      	bne.n	8004592 <I2C_Master_ADDR+0x98>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800455e:	d118      	bne.n	8004592 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004560:	2300      	movs	r3, #0
 8004562:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004574:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004584:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800458a:	1c5a      	adds	r2, r3, #1
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	651a      	str	r2, [r3, #80]	; 0x50
 8004590:	e149      	b.n	8004826 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004596:	b29b      	uxth	r3, r3
 8004598:	2b00      	cmp	r3, #0
 800459a:	d113      	bne.n	80045c4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800459c:	2300      	movs	r3, #0
 800459e:	62bb      	str	r3, [r7, #40]	; 0x28
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	695b      	ldr	r3, [r3, #20]
 80045a6:	62bb      	str	r3, [r7, #40]	; 0x28
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80045b0:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	e120      	b.n	8004806 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	f040 808a 	bne.w	80046e4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80045d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045d2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045d6:	d137      	bne.n	8004648 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045e6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045f6:	d113      	bne.n	8004620 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004606:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004608:	2300      	movs	r3, #0
 800460a:	627b      	str	r3, [r7, #36]	; 0x24
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	627b      	str	r3, [r7, #36]	; 0x24
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	699b      	ldr	r3, [r3, #24]
 800461a:	627b      	str	r3, [r7, #36]	; 0x24
 800461c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800461e:	e0f2      	b.n	8004806 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004620:	2300      	movs	r3, #0
 8004622:	623b      	str	r3, [r7, #32]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	695b      	ldr	r3, [r3, #20]
 800462a:	623b      	str	r3, [r7, #32]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	623b      	str	r3, [r7, #32]
 8004634:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004644:	601a      	str	r2, [r3, #0]
 8004646:	e0de      	b.n	8004806 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800464a:	2b08      	cmp	r3, #8
 800464c:	d02e      	beq.n	80046ac <I2C_Master_ADDR+0x1b2>
 800464e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004650:	2b20      	cmp	r3, #32
 8004652:	d02b      	beq.n	80046ac <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004656:	2b12      	cmp	r3, #18
 8004658:	d102      	bne.n	8004660 <I2C_Master_ADDR+0x166>
 800465a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800465c:	2b01      	cmp	r3, #1
 800465e:	d125      	bne.n	80046ac <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004662:	2b04      	cmp	r3, #4
 8004664:	d00e      	beq.n	8004684 <I2C_Master_ADDR+0x18a>
 8004666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004668:	2b02      	cmp	r3, #2
 800466a:	d00b      	beq.n	8004684 <I2C_Master_ADDR+0x18a>
 800466c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800466e:	2b10      	cmp	r3, #16
 8004670:	d008      	beq.n	8004684 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004680:	601a      	str	r2, [r3, #0]
 8004682:	e007      	b.n	8004694 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004692:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004694:	2300      	movs	r3, #0
 8004696:	61fb      	str	r3, [r7, #28]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	695b      	ldr	r3, [r3, #20]
 800469e:	61fb      	str	r3, [r7, #28]
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	61fb      	str	r3, [r7, #28]
 80046a8:	69fb      	ldr	r3, [r7, #28]
 80046aa:	e0ac      	b.n	8004806 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046ba:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046bc:	2300      	movs	r3, #0
 80046be:	61bb      	str	r3, [r7, #24]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	61bb      	str	r3, [r7, #24]
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	699b      	ldr	r3, [r3, #24]
 80046ce:	61bb      	str	r3, [r7, #24]
 80046d0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	681a      	ldr	r2, [r3, #0]
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046e0:	601a      	str	r2, [r3, #0]
 80046e2:	e090      	b.n	8004806 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046e8:	b29b      	uxth	r3, r3
 80046ea:	2b02      	cmp	r3, #2
 80046ec:	d158      	bne.n	80047a0 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80046ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046f0:	2b04      	cmp	r3, #4
 80046f2:	d021      	beq.n	8004738 <I2C_Master_ADDR+0x23e>
 80046f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d01e      	beq.n	8004738 <I2C_Master_ADDR+0x23e>
 80046fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046fc:	2b10      	cmp	r3, #16
 80046fe:	d01b      	beq.n	8004738 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	681a      	ldr	r2, [r3, #0]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800470e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004710:	2300      	movs	r3, #0
 8004712:	617b      	str	r3, [r7, #20]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	695b      	ldr	r3, [r3, #20]
 800471a:	617b      	str	r3, [r7, #20]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	617b      	str	r3, [r7, #20]
 8004724:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004734:	601a      	str	r2, [r3, #0]
 8004736:	e012      	b.n	800475e <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004746:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004748:	2300      	movs	r3, #0
 800474a:	613b      	str	r3, [r7, #16]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	695b      	ldr	r3, [r3, #20]
 8004752:	613b      	str	r3, [r7, #16]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	699b      	ldr	r3, [r3, #24]
 800475a:	613b      	str	r3, [r7, #16]
 800475c:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004768:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800476c:	d14b      	bne.n	8004806 <I2C_Master_ADDR+0x30c>
 800476e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004770:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004774:	d00b      	beq.n	800478e <I2C_Master_ADDR+0x294>
 8004776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004778:	2b01      	cmp	r3, #1
 800477a:	d008      	beq.n	800478e <I2C_Master_ADDR+0x294>
 800477c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800477e:	2b08      	cmp	r3, #8
 8004780:	d005      	beq.n	800478e <I2C_Master_ADDR+0x294>
 8004782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004784:	2b10      	cmp	r3, #16
 8004786:	d002      	beq.n	800478e <I2C_Master_ADDR+0x294>
 8004788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800478a:	2b20      	cmp	r3, #32
 800478c:	d13b      	bne.n	8004806 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800479c:	605a      	str	r2, [r3, #4]
 800479e:	e032      	b.n	8004806 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681a      	ldr	r2, [r3, #0]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80047ae:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047be:	d117      	bne.n	80047f0 <I2C_Master_ADDR+0x2f6>
 80047c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047c2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80047c6:	d00b      	beq.n	80047e0 <I2C_Master_ADDR+0x2e6>
 80047c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d008      	beq.n	80047e0 <I2C_Master_ADDR+0x2e6>
 80047ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d0:	2b08      	cmp	r3, #8
 80047d2:	d005      	beq.n	80047e0 <I2C_Master_ADDR+0x2e6>
 80047d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047d6:	2b10      	cmp	r3, #16
 80047d8:	d002      	beq.n	80047e0 <I2C_Master_ADDR+0x2e6>
 80047da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047dc:	2b20      	cmp	r3, #32
 80047de:	d107      	bne.n	80047f0 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	685a      	ldr	r2, [r3, #4]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80047ee:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047f0:	2300      	movs	r3, #0
 80047f2:	60fb      	str	r3, [r7, #12]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	60fb      	str	r3, [r7, #12]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	60fb      	str	r3, [r7, #12]
 8004804:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800480c:	e00b      	b.n	8004826 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800480e:	2300      	movs	r3, #0
 8004810:	60bb      	str	r3, [r7, #8]
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	695b      	ldr	r3, [r3, #20]
 8004818:	60bb      	str	r3, [r7, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	60bb      	str	r3, [r7, #8]
 8004822:	68bb      	ldr	r3, [r7, #8]
}
 8004824:	e7ff      	b.n	8004826 <I2C_Master_ADDR+0x32c>
 8004826:	bf00      	nop
 8004828:	3744      	adds	r7, #68	; 0x44
 800482a:	46bd      	mov	sp, r7
 800482c:	bc80      	pop	{r7}
 800482e:	4770      	bx	lr

08004830 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800483e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004844:	b29b      	uxth	r3, r3
 8004846:	2b00      	cmp	r3, #0
 8004848:	d02b      	beq.n	80048a2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484e:	781a      	ldrb	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004864:	b29b      	uxth	r3, r3
 8004866:	3b01      	subs	r3, #1
 8004868:	b29a      	uxth	r2, r3
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004872:	b29b      	uxth	r3, r3
 8004874:	2b00      	cmp	r3, #0
 8004876:	d114      	bne.n	80048a2 <I2C_SlaveTransmit_TXE+0x72>
 8004878:	7bfb      	ldrb	r3, [r7, #15]
 800487a:	2b29      	cmp	r3, #41	; 0x29
 800487c:	d111      	bne.n	80048a2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	685a      	ldr	r2, [r3, #4]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800488c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2221      	movs	r2, #33	; 0x21
 8004892:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2228      	movs	r2, #40	; 0x28
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f7ff f9f1 	bl	8003c84 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80048a2:	bf00      	nop
 80048a4:	3710      	adds	r7, #16
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bd80      	pop	{r7, pc}

080048aa <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80048aa:	b480      	push	{r7}
 80048ac:	b083      	sub	sp, #12
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d011      	beq.n	80048e0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048c0:	781a      	ldrb	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048cc:	1c5a      	adds	r2, r3, #1
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bc80      	pop	{r7}
 80048e8:	4770      	bx	lr

080048ea <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80048ea:	b580      	push	{r7, lr}
 80048ec:	b084      	sub	sp, #16
 80048ee:	af00      	add	r7, sp, #0
 80048f0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048f8:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048fe:	b29b      	uxth	r3, r3
 8004900:	2b00      	cmp	r3, #0
 8004902:	d02c      	beq.n	800495e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	691a      	ldr	r2, [r3, #16]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490e:	b2d2      	uxtb	r2, r2
 8004910:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004916:	1c5a      	adds	r2, r3, #1
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004920:	b29b      	uxth	r3, r3
 8004922:	3b01      	subs	r3, #1
 8004924:	b29a      	uxth	r2, r3
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800492e:	b29b      	uxth	r3, r3
 8004930:	2b00      	cmp	r3, #0
 8004932:	d114      	bne.n	800495e <I2C_SlaveReceive_RXNE+0x74>
 8004934:	7bfb      	ldrb	r3, [r7, #15]
 8004936:	2b2a      	cmp	r3, #42	; 0x2a
 8004938:	d111      	bne.n	800495e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	685a      	ldr	r2, [r3, #4]
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004948:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2222      	movs	r2, #34	; 0x22
 800494e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2228      	movs	r2, #40	; 0x28
 8004954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f7ff f99c 	bl	8003c96 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800495e:	bf00      	nop
 8004960:	3710      	adds	r7, #16
 8004962:	46bd      	mov	sp, r7
 8004964:	bd80      	pop	{r7, pc}

08004966 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004966:	b480      	push	{r7}
 8004968:	b083      	sub	sp, #12
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004972:	b29b      	uxth	r3, r3
 8004974:	2b00      	cmp	r3, #0
 8004976:	d012      	beq.n	800499e <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	691a      	ldr	r2, [r3, #16]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004982:	b2d2      	uxtb	r2, r2
 8004984:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004994:	b29b      	uxth	r3, r3
 8004996:	3b01      	subs	r3, #1
 8004998:	b29a      	uxth	r2, r3
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 800499e:	bf00      	nop
 80049a0:	370c      	adds	r7, #12
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bc80      	pop	{r7}
 80049a6:	4770      	bx	lr

080049a8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b084      	sub	sp, #16
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80049b2:	2300      	movs	r3, #0
 80049b4:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80049c2:	2b28      	cmp	r3, #40	; 0x28
 80049c4:	d127      	bne.n	8004a16 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	685a      	ldr	r2, [r3, #4]
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049d4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	089b      	lsrs	r3, r3, #2
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80049e2:	2301      	movs	r3, #1
 80049e4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	09db      	lsrs	r3, r3, #7
 80049ea:	f003 0301 	and.w	r3, r3, #1
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d103      	bne.n	80049fa <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	68db      	ldr	r3, [r3, #12]
 80049f6:	81bb      	strh	r3, [r7, #12]
 80049f8:	e002      	b.n	8004a00 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	699b      	ldr	r3, [r3, #24]
 80049fe:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	2200      	movs	r2, #0
 8004a04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004a08:	89ba      	ldrh	r2, [r7, #12]
 8004a0a:	7bfb      	ldrb	r3, [r7, #15]
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f7ff f94a 	bl	8003ca8 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004a14:	e00e      	b.n	8004a34 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a16:	2300      	movs	r3, #0
 8004a18:	60bb      	str	r3, [r7, #8]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	695b      	ldr	r3, [r3, #20]
 8004a20:	60bb      	str	r3, [r7, #8]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	699b      	ldr	r3, [r3, #24]
 8004a28:	60bb      	str	r3, [r7, #8]
 8004a2a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004a34:	bf00      	nop
 8004a36:	3710      	adds	r7, #16
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}

08004a3c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a4a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	685a      	ldr	r2, [r3, #4]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004a5a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60bb      	str	r3, [r7, #8]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	695b      	ldr	r3, [r3, #20]
 8004a66:	60bb      	str	r3, [r7, #8]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	681a      	ldr	r2, [r3, #0]
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	f042 0201 	orr.w	r2, r2, #1
 8004a76:	601a      	str	r2, [r3, #0]
 8004a78:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a88:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a98:	d172      	bne.n	8004b80 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004a9a:	7bfb      	ldrb	r3, [r7, #15]
 8004a9c:	2b22      	cmp	r3, #34	; 0x22
 8004a9e:	d002      	beq.n	8004aa6 <I2C_Slave_STOPF+0x6a>
 8004aa0:	7bfb      	ldrb	r3, [r7, #15]
 8004aa2:	2b2a      	cmp	r3, #42	; 0x2a
 8004aa4:	d135      	bne.n	8004b12 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685b      	ldr	r3, [r3, #4]
 8004aae:	b29a      	uxth	r2, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab8:	b29b      	uxth	r3, r3
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d005      	beq.n	8004aca <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac2:	f043 0204 	orr.w	r2, r3, #4
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	685a      	ldr	r2, [r3, #4]
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ad8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ade:	4618      	mov	r0, r3
 8004ae0:	f7fd fe72 	bl	80027c8 <HAL_DMA_GetState>
 8004ae4:	4603      	mov	r3, r0
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d049      	beq.n	8004b7e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004aee:	4a69      	ldr	r2, [pc, #420]	; (8004c94 <I2C_Slave_STOPF+0x258>)
 8004af0:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7fd fdf0 	bl	80026dc <HAL_DMA_Abort_IT>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d03d      	beq.n	8004b7e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b08:	687a      	ldr	r2, [r7, #4]
 8004b0a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b0c:	4610      	mov	r0, r2
 8004b0e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004b10:	e035      	b.n	8004b7e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	685b      	ldr	r3, [r3, #4]
 8004b1a:	b29a      	uxth	r2, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d005      	beq.n	8004b36 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b2e:	f043 0204 	orr.w	r2, r3, #4
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	685a      	ldr	r2, [r3, #4]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004b44:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	f7fd fe3c 	bl	80027c8 <HAL_DMA_GetState>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d014      	beq.n	8004b80 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b5a:	4a4e      	ldr	r2, [pc, #312]	; (8004c94 <I2C_Slave_STOPF+0x258>)
 8004b5c:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7fd fdba 	bl	80026dc <HAL_DMA_Abort_IT>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d008      	beq.n	8004b80 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b78:	4610      	mov	r0, r2
 8004b7a:	4798      	blx	r3
 8004b7c:	e000      	b.n	8004b80 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004b7e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b84:	b29b      	uxth	r3, r3
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d03e      	beq.n	8004c08 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	f003 0304 	and.w	r3, r3, #4
 8004b94:	2b04      	cmp	r3, #4
 8004b96:	d112      	bne.n	8004bbe <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	691a      	ldr	r2, [r3, #16]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ba2:	b2d2      	uxtb	r2, r2
 8004ba4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	695b      	ldr	r3, [r3, #20]
 8004bc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004bc8:	2b40      	cmp	r3, #64	; 0x40
 8004bca:	d112      	bne.n	8004bf2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691a      	ldr	r2, [r3, #16]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd6:	b2d2      	uxtb	r2, r2
 8004bd8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bde:	1c5a      	adds	r2, r3, #1
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004be8:	b29b      	uxth	r3, r3
 8004bea:	3b01      	subs	r3, #1
 8004bec:	b29a      	uxth	r2, r3
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bf6:	b29b      	uxth	r3, r3
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d005      	beq.n	8004c08 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c00:	f043 0204 	orr.w	r2, r3, #4
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d003      	beq.n	8004c18 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004c10:	6878      	ldr	r0, [r7, #4]
 8004c12:	f000 f8b3 	bl	8004d7c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004c16:	e039      	b.n	8004c8c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004c18:	7bfb      	ldrb	r3, [r7, #15]
 8004c1a:	2b2a      	cmp	r3, #42	; 0x2a
 8004c1c:	d109      	bne.n	8004c32 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2200      	movs	r2, #0
 8004c22:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2228      	movs	r2, #40	; 0x28
 8004c28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f7ff f832 	bl	8003c96 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	2b28      	cmp	r3, #40	; 0x28
 8004c3c:	d111      	bne.n	8004c62 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	4a15      	ldr	r2, [pc, #84]	; (8004c98 <I2C_Slave_STOPF+0x25c>)
 8004c42:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2220      	movs	r2, #32
 8004c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f7ff f831 	bl	8003cc2 <HAL_I2C_ListenCpltCallback>
}
 8004c60:	e014      	b.n	8004c8c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c66:	2b22      	cmp	r3, #34	; 0x22
 8004c68:	d002      	beq.n	8004c70 <I2C_Slave_STOPF+0x234>
 8004c6a:	7bfb      	ldrb	r3, [r7, #15]
 8004c6c:	2b22      	cmp	r3, #34	; 0x22
 8004c6e:	d10d      	bne.n	8004c8c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2200      	movs	r2, #0
 8004c74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2220      	movs	r2, #32
 8004c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f7ff f805 	bl	8003c96 <HAL_I2C_SlaveRxCpltCallback>
}
 8004c8c:	bf00      	nop
 8004c8e:	3710      	adds	r7, #16
 8004c90:	46bd      	mov	sp, r7
 8004c92:	bd80      	pop	{r7, pc}
 8004c94:	080052dd 	.word	0x080052dd
 8004c98:	ffff0000 	.word	0xffff0000

08004c9c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004c9c:	b580      	push	{r7, lr}
 8004c9e:	b084      	sub	sp, #16
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004caa:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cb0:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2b08      	cmp	r3, #8
 8004cb6:	d002      	beq.n	8004cbe <I2C_Slave_AF+0x22>
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	2b20      	cmp	r3, #32
 8004cbc:	d129      	bne.n	8004d12 <I2C_Slave_AF+0x76>
 8004cbe:	7bfb      	ldrb	r3, [r7, #15]
 8004cc0:	2b28      	cmp	r3, #40	; 0x28
 8004cc2:	d126      	bne.n	8004d12 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	4a2c      	ldr	r2, [pc, #176]	; (8004d78 <I2C_Slave_AF+0xdc>)
 8004cc8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	685a      	ldr	r2, [r3, #4]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004cd8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004ce2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	681a      	ldr	r2, [r3, #0]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cf2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	2200      	movs	r2, #0
 8004d06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004d0a:	6878      	ldr	r0, [r7, #4]
 8004d0c:	f7fe ffd9 	bl	8003cc2 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004d10:	e02e      	b.n	8004d70 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004d12:	7bfb      	ldrb	r3, [r7, #15]
 8004d14:	2b21      	cmp	r3, #33	; 0x21
 8004d16:	d126      	bne.n	8004d66 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	4a17      	ldr	r2, [pc, #92]	; (8004d78 <I2C_Slave_AF+0xdc>)
 8004d1c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2221      	movs	r2, #33	; 0x21
 8004d22:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2220      	movs	r2, #32
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	685a      	ldr	r2, [r3, #4]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d42:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d4c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d5c:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f7fe ff90 	bl	8003c84 <HAL_I2C_SlaveTxCpltCallback>
}
 8004d64:	e004      	b.n	8004d70 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d6e:	615a      	str	r2, [r3, #20]
}
 8004d70:	bf00      	nop
 8004d72:	3710      	adds	r7, #16
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	ffff0000 	.word	0xffff0000

08004d7c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b084      	sub	sp, #16
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d8a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d92:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004d94:	7bbb      	ldrb	r3, [r7, #14]
 8004d96:	2b10      	cmp	r3, #16
 8004d98:	d002      	beq.n	8004da0 <I2C_ITError+0x24>
 8004d9a:	7bbb      	ldrb	r3, [r7, #14]
 8004d9c:	2b40      	cmp	r3, #64	; 0x40
 8004d9e:	d10a      	bne.n	8004db6 <I2C_ITError+0x3a>
 8004da0:	7bfb      	ldrb	r3, [r7, #15]
 8004da2:	2b22      	cmp	r3, #34	; 0x22
 8004da4:	d107      	bne.n	8004db6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004db4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004db6:	7bfb      	ldrb	r3, [r7, #15]
 8004db8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004dbc:	2b28      	cmp	r3, #40	; 0x28
 8004dbe:	d107      	bne.n	8004dd0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2228      	movs	r2, #40	; 0x28
 8004dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004dce:	e015      	b.n	8004dfc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dde:	d00a      	beq.n	8004df6 <I2C_ITError+0x7a>
 8004de0:	7bfb      	ldrb	r3, [r7, #15]
 8004de2:	2b60      	cmp	r3, #96	; 0x60
 8004de4:	d007      	beq.n	8004df6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2220      	movs	r2, #32
 8004dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004e06:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e0a:	d161      	bne.n	8004ed0 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	685a      	ldr	r2, [r3, #4]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004e1a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e20:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	d020      	beq.n	8004e6a <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2c:	4a6a      	ldr	r2, [pc, #424]	; (8004fd8 <I2C_ITError+0x25c>)
 8004e2e:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e34:	4618      	mov	r0, r3
 8004e36:	f7fd fc51 	bl	80026dc <HAL_DMA_Abort_IT>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	f000 8089 	beq.w	8004f54 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f022 0201 	bic.w	r2, r2, #1
 8004e50:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2220      	movs	r2, #32
 8004e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e60:	687a      	ldr	r2, [r7, #4]
 8004e62:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004e64:	4610      	mov	r0, r2
 8004e66:	4798      	blx	r3
 8004e68:	e074      	b.n	8004f54 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e6e:	4a5a      	ldr	r2, [pc, #360]	; (8004fd8 <I2C_ITError+0x25c>)
 8004e70:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e76:	4618      	mov	r0, r3
 8004e78:	f7fd fc30 	bl	80026dc <HAL_DMA_Abort_IT>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d068      	beq.n	8004f54 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	695b      	ldr	r3, [r3, #20]
 8004e88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e8c:	2b40      	cmp	r3, #64	; 0x40
 8004e8e:	d10b      	bne.n	8004ea8 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	691a      	ldr	r2, [r3, #16]
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	681a      	ldr	r2, [r3, #0]
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f022 0201 	bic.w	r2, r2, #1
 8004eb6:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2220      	movs	r2, #32
 8004ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ec6:	687a      	ldr	r2, [r7, #4]
 8004ec8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004eca:	4610      	mov	r0, r2
 8004ecc:	4798      	blx	r3
 8004ece:	e041      	b.n	8004f54 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ed6:	b2db      	uxtb	r3, r3
 8004ed8:	2b60      	cmp	r3, #96	; 0x60
 8004eda:	d125      	bne.n	8004f28 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2220      	movs	r2, #32
 8004ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2200      	movs	r2, #0
 8004ee8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	695b      	ldr	r3, [r3, #20]
 8004ef0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ef4:	2b40      	cmp	r3, #64	; 0x40
 8004ef6:	d10b      	bne.n	8004f10 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	691a      	ldr	r2, [r3, #16]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f02:	b2d2      	uxtb	r2, r2
 8004f04:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0a:	1c5a      	adds	r2, r3, #1
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f022 0201 	bic.w	r2, r2, #1
 8004f1e:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f7fe fef2 	bl	8003d0a <HAL_I2C_AbortCpltCallback>
 8004f26:	e015      	b.n	8004f54 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f32:	2b40      	cmp	r3, #64	; 0x40
 8004f34:	d10b      	bne.n	8004f4e <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	691a      	ldr	r2, [r3, #16]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f40:	b2d2      	uxtb	r2, r2
 8004f42:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f48:	1c5a      	adds	r2, r3, #1
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8004f4e:	6878      	ldr	r0, [r7, #4]
 8004f50:	f7fe fed2 	bl	8003cf8 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f58:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	f003 0301 	and.w	r3, r3, #1
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d10e      	bne.n	8004f82 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d109      	bne.n	8004f82 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d104      	bne.n	8004f82 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8004f78:	68bb      	ldr	r3, [r7, #8]
 8004f7a:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d007      	beq.n	8004f92 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	685a      	ldr	r2, [r3, #4]
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f90:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f98:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9e:	f003 0304 	and.w	r3, r3, #4
 8004fa2:	2b04      	cmp	r3, #4
 8004fa4:	d113      	bne.n	8004fce <I2C_ITError+0x252>
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	2b28      	cmp	r3, #40	; 0x28
 8004faa:	d110      	bne.n	8004fce <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a0b      	ldr	r2, [pc, #44]	; (8004fdc <I2C_ITError+0x260>)
 8004fb0:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2220      	movs	r2, #32
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f7fe fe7a 	bl	8003cc2 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004fce:	bf00      	nop
 8004fd0:	3710      	adds	r7, #16
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	bf00      	nop
 8004fd8:	080052dd 	.word	0x080052dd
 8004fdc:	ffff0000 	.word	0xffff0000

08004fe0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004fe0:	b580      	push	{r7, lr}
 8004fe2:	b088      	sub	sp, #32
 8004fe4:	af02      	add	r7, sp, #8
 8004fe6:	60f8      	str	r0, [r7, #12]
 8004fe8:	4608      	mov	r0, r1
 8004fea:	4611      	mov	r1, r2
 8004fec:	461a      	mov	r2, r3
 8004fee:	4603      	mov	r3, r0
 8004ff0:	817b      	strh	r3, [r7, #10]
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	813b      	strh	r3, [r7, #8]
 8004ff6:	4613      	mov	r3, r2
 8004ff8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005008:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800500a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500c:	9300      	str	r3, [sp, #0]
 800500e:	6a3b      	ldr	r3, [r7, #32]
 8005010:	2200      	movs	r2, #0
 8005012:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	f000 fa08 	bl	800542c <I2C_WaitOnFlagUntilTimeout>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d00d      	beq.n	800503e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800502c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005030:	d103      	bne.n	800503a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005038:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800503a:	2303      	movs	r3, #3
 800503c:	e05f      	b.n	80050fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800503e:	897b      	ldrh	r3, [r7, #10]
 8005040:	b2db      	uxtb	r3, r3
 8005042:	461a      	mov	r2, r3
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800504c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800504e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005050:	6a3a      	ldr	r2, [r7, #32]
 8005052:	492d      	ldr	r1, [pc, #180]	; (8005108 <I2C_RequestMemoryWrite+0x128>)
 8005054:	68f8      	ldr	r0, [r7, #12]
 8005056:	f000 fa40 	bl	80054da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800505a:	4603      	mov	r3, r0
 800505c:	2b00      	cmp	r3, #0
 800505e:	d001      	beq.n	8005064 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e04c      	b.n	80050fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005064:	2300      	movs	r3, #0
 8005066:	617b      	str	r3, [r7, #20]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	617b      	str	r3, [r7, #20]
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	699b      	ldr	r3, [r3, #24]
 8005076:	617b      	str	r3, [r7, #20]
 8005078:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800507a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800507c:	6a39      	ldr	r1, [r7, #32]
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f000 faaa 	bl	80055d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d00d      	beq.n	80050a6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508e:	2b04      	cmp	r3, #4
 8005090:	d107      	bne.n	80050a2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	681a      	ldr	r2, [r3, #0]
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80050a2:	2301      	movs	r3, #1
 80050a4:	e02b      	b.n	80050fe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050a6:	88fb      	ldrh	r3, [r7, #6]
 80050a8:	2b01      	cmp	r3, #1
 80050aa:	d105      	bne.n	80050b8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050ac:	893b      	ldrh	r3, [r7, #8]
 80050ae:	b2da      	uxtb	r2, r3
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	611a      	str	r2, [r3, #16]
 80050b6:	e021      	b.n	80050fc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80050b8:	893b      	ldrh	r3, [r7, #8]
 80050ba:	0a1b      	lsrs	r3, r3, #8
 80050bc:	b29b      	uxth	r3, r3
 80050be:	b2da      	uxtb	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80050c8:	6a39      	ldr	r1, [r7, #32]
 80050ca:	68f8      	ldr	r0, [r7, #12]
 80050cc:	f000 fa84 	bl	80055d8 <I2C_WaitOnTXEFlagUntilTimeout>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d00d      	beq.n	80050f2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050da:	2b04      	cmp	r3, #4
 80050dc:	d107      	bne.n	80050ee <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e005      	b.n	80050fe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80050f2:	893b      	ldrh	r3, [r7, #8]
 80050f4:	b2da      	uxtb	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3718      	adds	r7, #24
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	00010002 	.word	0x00010002

0800510c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b088      	sub	sp, #32
 8005110:	af02      	add	r7, sp, #8
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	4608      	mov	r0, r1
 8005116:	4611      	mov	r1, r2
 8005118:	461a      	mov	r2, r3
 800511a:	4603      	mov	r3, r0
 800511c:	817b      	strh	r3, [r7, #10]
 800511e:	460b      	mov	r3, r1
 8005120:	813b      	strh	r3, [r7, #8]
 8005122:	4613      	mov	r3, r2
 8005124:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005134:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005144:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005148:	9300      	str	r3, [sp, #0]
 800514a:	6a3b      	ldr	r3, [r7, #32]
 800514c:	2200      	movs	r2, #0
 800514e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 f96a 	bl	800542c <I2C_WaitOnFlagUntilTimeout>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d00d      	beq.n	800517a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005168:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800516c:	d103      	bne.n	8005176 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005174:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	e0aa      	b.n	80052d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800517a:	897b      	ldrh	r3, [r7, #10]
 800517c:	b2db      	uxtb	r3, r3
 800517e:	461a      	mov	r2, r3
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005188:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800518a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518c:	6a3a      	ldr	r2, [r7, #32]
 800518e:	4952      	ldr	r1, [pc, #328]	; (80052d8 <I2C_RequestMemoryRead+0x1cc>)
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 f9a2 	bl	80054da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005196:	4603      	mov	r3, r0
 8005198:	2b00      	cmp	r3, #0
 800519a:	d001      	beq.n	80051a0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e097      	b.n	80052d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80051a0:	2300      	movs	r3, #0
 80051a2:	617b      	str	r3, [r7, #20]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	695b      	ldr	r3, [r3, #20]
 80051aa:	617b      	str	r3, [r7, #20]
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	699b      	ldr	r3, [r3, #24]
 80051b2:	617b      	str	r3, [r7, #20]
 80051b4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80051b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80051b8:	6a39      	ldr	r1, [r7, #32]
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f000 fa0c 	bl	80055d8 <I2C_WaitOnTXEFlagUntilTimeout>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00d      	beq.n	80051e2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ca:	2b04      	cmp	r3, #4
 80051cc:	d107      	bne.n	80051de <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681a      	ldr	r2, [r3, #0]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051dc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e076      	b.n	80052d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80051e2:	88fb      	ldrh	r3, [r7, #6]
 80051e4:	2b01      	cmp	r3, #1
 80051e6:	d105      	bne.n	80051f4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80051e8:	893b      	ldrh	r3, [r7, #8]
 80051ea:	b2da      	uxtb	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	611a      	str	r2, [r3, #16]
 80051f2:	e021      	b.n	8005238 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80051f4:	893b      	ldrh	r3, [r7, #8]
 80051f6:	0a1b      	lsrs	r3, r3, #8
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	b2da      	uxtb	r2, r3
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005202:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005204:	6a39      	ldr	r1, [r7, #32]
 8005206:	68f8      	ldr	r0, [r7, #12]
 8005208:	f000 f9e6 	bl	80055d8 <I2C_WaitOnTXEFlagUntilTimeout>
 800520c:	4603      	mov	r3, r0
 800520e:	2b00      	cmp	r3, #0
 8005210:	d00d      	beq.n	800522e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005216:	2b04      	cmp	r3, #4
 8005218:	d107      	bne.n	800522a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005228:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800522a:	2301      	movs	r3, #1
 800522c:	e050      	b.n	80052d0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800522e:	893b      	ldrh	r3, [r7, #8]
 8005230:	b2da      	uxtb	r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005238:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800523a:	6a39      	ldr	r1, [r7, #32]
 800523c:	68f8      	ldr	r0, [r7, #12]
 800523e:	f000 f9cb 	bl	80055d8 <I2C_WaitOnTXEFlagUntilTimeout>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00d      	beq.n	8005264 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524c:	2b04      	cmp	r3, #4
 800524e:	d107      	bne.n	8005260 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800525e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e035      	b.n	80052d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005272:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	6a3b      	ldr	r3, [r7, #32]
 800527a:	2200      	movs	r2, #0
 800527c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005280:	68f8      	ldr	r0, [r7, #12]
 8005282:	f000 f8d3 	bl	800542c <I2C_WaitOnFlagUntilTimeout>
 8005286:	4603      	mov	r3, r0
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00d      	beq.n	80052a8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005296:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800529a:	d103      	bne.n	80052a4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80052a4:	2303      	movs	r3, #3
 80052a6:	e013      	b.n	80052d0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80052a8:	897b      	ldrh	r3, [r7, #10]
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	f043 0301 	orr.w	r3, r3, #1
 80052b0:	b2da      	uxtb	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80052b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ba:	6a3a      	ldr	r2, [r7, #32]
 80052bc:	4906      	ldr	r1, [pc, #24]	; (80052d8 <I2C_RequestMemoryRead+0x1cc>)
 80052be:	68f8      	ldr	r0, [r7, #12]
 80052c0:	f000 f90b 	bl	80054da <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d001      	beq.n	80052ce <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e000      	b.n	80052d0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3718      	adds	r7, #24
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}
 80052d8:	00010002 	.word	0x00010002

080052dc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80052e4:	2300      	movs	r3, #0
 80052e6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ec:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052f4:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80052f6:	4b4b      	ldr	r3, [pc, #300]	; (8005424 <I2C_DMAAbort+0x148>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	08db      	lsrs	r3, r3, #3
 80052fc:	4a4a      	ldr	r2, [pc, #296]	; (8005428 <I2C_DMAAbort+0x14c>)
 80052fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005302:	0a1a      	lsrs	r2, r3, #8
 8005304:	4613      	mov	r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	4413      	add	r3, r2
 800530a:	00da      	lsls	r2, r3, #3
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d106      	bne.n	8005324 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531a:	f043 0220 	orr.w	r2, r3, #32
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8005322:	e00a      	b.n	800533a <I2C_DMAAbort+0x5e>
    }
    count--;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	3b01      	subs	r3, #1
 8005328:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005334:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005338:	d0ea      	beq.n	8005310 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800533a:	697b      	ldr	r3, [r7, #20]
 800533c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800533e:	2b00      	cmp	r3, #0
 8005340:	d003      	beq.n	800534a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005346:	2200      	movs	r2, #0
 8005348:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005356:	2200      	movs	r2, #0
 8005358:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800535a:	697b      	ldr	r3, [r7, #20]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	681a      	ldr	r2, [r3, #0]
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005368:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	2200      	movs	r2, #0
 800536e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8005370:	697b      	ldr	r3, [r7, #20]
 8005372:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005374:	2b00      	cmp	r3, #0
 8005376:	d003      	beq.n	8005380 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800537c:	2200      	movs	r2, #0
 800537e:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005384:	2b00      	cmp	r3, #0
 8005386:	d003      	beq.n	8005390 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800538c:	2200      	movs	r2, #0
 800538e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f022 0201 	bic.w	r2, r2, #1
 800539e:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	2b60      	cmp	r3, #96	; 0x60
 80053aa:	d10e      	bne.n	80053ca <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	2220      	movs	r2, #32
 80053b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	2200      	movs	r2, #0
 80053b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	2200      	movs	r2, #0
 80053c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80053c2:	6978      	ldr	r0, [r7, #20]
 80053c4:	f7fe fca1 	bl	8003d0a <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80053c8:	e027      	b.n	800541a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80053ca:	7cfb      	ldrb	r3, [r7, #19]
 80053cc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80053d0:	2b28      	cmp	r3, #40	; 0x28
 80053d2:	d117      	bne.n	8005404 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	681a      	ldr	r2, [r3, #0]
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f042 0201 	orr.w	r2, r2, #1
 80053e2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80053f2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80053f4:	697b      	ldr	r3, [r7, #20]
 80053f6:	2200      	movs	r2, #0
 80053f8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	2228      	movs	r2, #40	; 0x28
 80053fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8005402:	e007      	b.n	8005414 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	2220      	movs	r2, #32
 8005408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	2200      	movs	r2, #0
 8005410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005414:	6978      	ldr	r0, [r7, #20]
 8005416:	f7fe fc6f 	bl	8003cf8 <HAL_I2C_ErrorCallback>
}
 800541a:	bf00      	nop
 800541c:	3718      	adds	r7, #24
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	200000a0 	.word	0x200000a0
 8005428:	14f8b589 	.word	0x14f8b589

0800542c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800542c:	b580      	push	{r7, lr}
 800542e:	b084      	sub	sp, #16
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	603b      	str	r3, [r7, #0]
 8005438:	4613      	mov	r3, r2
 800543a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800543c:	e025      	b.n	800548a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800543e:	683b      	ldr	r3, [r7, #0]
 8005440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005444:	d021      	beq.n	800548a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005446:	f7fc ffa5 	bl	8002394 <HAL_GetTick>
 800544a:	4602      	mov	r2, r0
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	683a      	ldr	r2, [r7, #0]
 8005452:	429a      	cmp	r2, r3
 8005454:	d302      	bcc.n	800545c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d116      	bne.n	800548a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2200      	movs	r2, #0
 8005460:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2220      	movs	r2, #32
 8005466:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005476:	f043 0220 	orr.w	r2, r3, #32
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2200      	movs	r2, #0
 8005482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005486:	2301      	movs	r3, #1
 8005488:	e023      	b.n	80054d2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	0c1b      	lsrs	r3, r3, #16
 800548e:	b2db      	uxtb	r3, r3
 8005490:	2b01      	cmp	r3, #1
 8005492:	d10d      	bne.n	80054b0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	43da      	mvns	r2, r3
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	4013      	ands	r3, r2
 80054a0:	b29b      	uxth	r3, r3
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	bf0c      	ite	eq
 80054a6:	2301      	moveq	r3, #1
 80054a8:	2300      	movne	r3, #0
 80054aa:	b2db      	uxtb	r3, r3
 80054ac:	461a      	mov	r2, r3
 80054ae:	e00c      	b.n	80054ca <I2C_WaitOnFlagUntilTimeout+0x9e>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	699b      	ldr	r3, [r3, #24]
 80054b6:	43da      	mvns	r2, r3
 80054b8:	68bb      	ldr	r3, [r7, #8]
 80054ba:	4013      	ands	r3, r2
 80054bc:	b29b      	uxth	r3, r3
 80054be:	2b00      	cmp	r3, #0
 80054c0:	bf0c      	ite	eq
 80054c2:	2301      	moveq	r3, #1
 80054c4:	2300      	movne	r3, #0
 80054c6:	b2db      	uxtb	r3, r3
 80054c8:	461a      	mov	r2, r3
 80054ca:	79fb      	ldrb	r3, [r7, #7]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d0b6      	beq.n	800543e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b084      	sub	sp, #16
 80054de:	af00      	add	r7, sp, #0
 80054e0:	60f8      	str	r0, [r7, #12]
 80054e2:	60b9      	str	r1, [r7, #8]
 80054e4:	607a      	str	r2, [r7, #4]
 80054e6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80054e8:	e051      	b.n	800558e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	695b      	ldr	r3, [r3, #20]
 80054f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054f8:	d123      	bne.n	8005542 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005508:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005512:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2200      	movs	r2, #0
 8005518:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	2220      	movs	r2, #32
 800551e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2200      	movs	r2, #0
 8005526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552e:	f043 0204 	orr.w	r2, r3, #4
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e046      	b.n	80055d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005548:	d021      	beq.n	800558e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800554a:	f7fc ff23 	bl	8002394 <HAL_GetTick>
 800554e:	4602      	mov	r2, r0
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	1ad3      	subs	r3, r2, r3
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	429a      	cmp	r2, r3
 8005558:	d302      	bcc.n	8005560 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d116      	bne.n	800558e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2220      	movs	r2, #32
 800556a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557a:	f043 0220 	orr.w	r2, r3, #32
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e020      	b.n	80055d0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	0c1b      	lsrs	r3, r3, #16
 8005592:	b2db      	uxtb	r3, r3
 8005594:	2b01      	cmp	r3, #1
 8005596:	d10c      	bne.n	80055b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	43da      	mvns	r2, r3
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	4013      	ands	r3, r2
 80055a4:	b29b      	uxth	r3, r3
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	bf14      	ite	ne
 80055aa:	2301      	movne	r3, #1
 80055ac:	2300      	moveq	r3, #0
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	e00b      	b.n	80055ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	699b      	ldr	r3, [r3, #24]
 80055b8:	43da      	mvns	r2, r3
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	4013      	ands	r3, r2
 80055be:	b29b      	uxth	r3, r3
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	bf14      	ite	ne
 80055c4:	2301      	movne	r3, #1
 80055c6:	2300      	moveq	r3, #0
 80055c8:	b2db      	uxtb	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d18d      	bne.n	80054ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	3710      	adds	r7, #16
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}

080055d8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b084      	sub	sp, #16
 80055dc:	af00      	add	r7, sp, #0
 80055de:	60f8      	str	r0, [r7, #12]
 80055e0:	60b9      	str	r1, [r7, #8]
 80055e2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055e4:	e02d      	b.n	8005642 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055e6:	68f8      	ldr	r0, [r7, #12]
 80055e8:	f000 f900 	bl	80057ec <I2C_IsAcknowledgeFailed>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d001      	beq.n	80055f6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	e02d      	b.n	8005652 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055fc:	d021      	beq.n	8005642 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055fe:	f7fc fec9 	bl	8002394 <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	429a      	cmp	r2, r3
 800560c:	d302      	bcc.n	8005614 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d116      	bne.n	8005642 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2200      	movs	r2, #0
 8005618:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2220      	movs	r2, #32
 800561e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2200      	movs	r2, #0
 8005626:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562e:	f043 0220 	orr.w	r2, r3, #32
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e007      	b.n	8005652 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	695b      	ldr	r3, [r3, #20]
 8005648:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800564c:	2b80      	cmp	r3, #128	; 0x80
 800564e:	d1ca      	bne.n	80055e6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b084      	sub	sp, #16
 800565e:	af00      	add	r7, sp, #0
 8005660:	60f8      	str	r0, [r7, #12]
 8005662:	60b9      	str	r1, [r7, #8]
 8005664:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005666:	e02d      	b.n	80056c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f000 f8bf 	bl	80057ec <I2C_IsAcknowledgeFailed>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d001      	beq.n	8005678 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005674:	2301      	movs	r3, #1
 8005676:	e02d      	b.n	80056d4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800567e:	d021      	beq.n	80056c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005680:	f7fc fe88 	bl	8002394 <HAL_GetTick>
 8005684:	4602      	mov	r2, r0
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	1ad3      	subs	r3, r2, r3
 800568a:	68ba      	ldr	r2, [r7, #8]
 800568c:	429a      	cmp	r2, r3
 800568e:	d302      	bcc.n	8005696 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005690:	68bb      	ldr	r3, [r7, #8]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d116      	bne.n	80056c4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2220      	movs	r2, #32
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2200      	movs	r2, #0
 80056a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056b0:	f043 0220 	orr.w	r2, r3, #32
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e007      	b.n	80056d4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	695b      	ldr	r3, [r3, #20]
 80056ca:	f003 0304 	and.w	r3, r3, #4
 80056ce:	2b04      	cmp	r3, #4
 80056d0:	d1ca      	bne.n	8005668 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}

080056dc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 80056dc:	b480      	push	{r7}
 80056de:	b085      	sub	sp, #20
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80056e4:	2300      	movs	r3, #0
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80056e8:	4b13      	ldr	r3, [pc, #76]	; (8005738 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	08db      	lsrs	r3, r3, #3
 80056ee:	4a13      	ldr	r2, [pc, #76]	; (800573c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80056f0:	fba2 2303 	umull	r2, r3, r2, r3
 80056f4:	0a1a      	lsrs	r2, r3, #8
 80056f6:	4613      	mov	r3, r2
 80056f8:	009b      	lsls	r3, r3, #2
 80056fa:	4413      	add	r3, r2
 80056fc:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	3b01      	subs	r3, #1
 8005702:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d107      	bne.n	800571a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570e:	f043 0220 	orr.w	r2, r3, #32
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005716:	2301      	movs	r3, #1
 8005718:	e008      	b.n	800572c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005724:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005728:	d0e9      	beq.n	80056fe <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800572a:	2300      	movs	r3, #0
}
 800572c:	4618      	mov	r0, r3
 800572e:	3714      	adds	r7, #20
 8005730:	46bd      	mov	sp, r7
 8005732:	bc80      	pop	{r7}
 8005734:	4770      	bx	lr
 8005736:	bf00      	nop
 8005738:	200000a0 	.word	0x200000a0
 800573c:	14f8b589 	.word	0x14f8b589

08005740 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800574c:	e042      	b.n	80057d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	695b      	ldr	r3, [r3, #20]
 8005754:	f003 0310 	and.w	r3, r3, #16
 8005758:	2b10      	cmp	r3, #16
 800575a:	d119      	bne.n	8005790 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f06f 0210 	mvn.w	r2, #16
 8005764:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2200      	movs	r2, #0
 800576a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2220      	movs	r2, #32
 8005770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2200      	movs	r2, #0
 8005788:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e029      	b.n	80057e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005790:	f7fc fe00 	bl	8002394 <HAL_GetTick>
 8005794:	4602      	mov	r2, r0
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	1ad3      	subs	r3, r2, r3
 800579a:	68ba      	ldr	r2, [r7, #8]
 800579c:	429a      	cmp	r2, r3
 800579e:	d302      	bcc.n	80057a6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80057a0:	68bb      	ldr	r3, [r7, #8]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d116      	bne.n	80057d4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2220      	movs	r2, #32
 80057b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c0:	f043 0220 	orr.w	r2, r3, #32
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80057d0:	2301      	movs	r3, #1
 80057d2:	e007      	b.n	80057e4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	695b      	ldr	r3, [r3, #20]
 80057da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057de:	2b40      	cmp	r3, #64	; 0x40
 80057e0:	d1b5      	bne.n	800574e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80057e2:	2300      	movs	r3, #0
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	695b      	ldr	r3, [r3, #20]
 80057fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005802:	d11b      	bne.n	800583c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800580c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2220      	movs	r2, #32
 8005818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005828:	f043 0204 	orr.w	r2, r3, #4
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e000      	b.n	800583e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800583c:	2300      	movs	r3, #0
}
 800583e:	4618      	mov	r0, r3
 8005840:	370c      	adds	r7, #12
 8005842:	46bd      	mov	sp, r7
 8005844:	bc80      	pop	{r7}
 8005846:	4770      	bx	lr

08005848 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005854:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005858:	d103      	bne.n	8005862 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	2201      	movs	r2, #1
 800585e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005860:	e007      	b.n	8005872 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005866:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 800586a:	d102      	bne.n	8005872 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2208      	movs	r2, #8
 8005870:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005872:	bf00      	nop
 8005874:	370c      	adds	r7, #12
 8005876:	46bd      	mov	sp, r7
 8005878:	bc80      	pop	{r7}
 800587a:	4770      	bx	lr

0800587c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b086      	sub	sp, #24
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e35c      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d01c      	beq.n	80058d0 <HAL_RCC_OscConfig+0x54>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d116      	bne.n	80058d0 <HAL_RCC_OscConfig+0x54>
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f003 0302 	and.w	r3, r3, #2
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d110      	bne.n	80058d0 <HAL_RCC_OscConfig+0x54>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 0308 	and.w	r3, r3, #8
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d10a      	bne.n	80058d0 <HAL_RCC_OscConfig+0x54>
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f003 0304 	and.w	r3, r3, #4
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d104      	bne.n	80058d0 <HAL_RCC_OscConfig+0x54>
 80058c6:	f240 1167 	movw	r1, #359	; 0x167
 80058ca:	48a5      	ldr	r0, [pc, #660]	; (8005b60 <HAL_RCC_OscConfig+0x2e4>)
 80058cc:	f7fb fe4c 	bl	8001568 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b00      	cmp	r3, #0
 80058da:	f000 809a 	beq.w	8005a12 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d00e      	beq.n	8005904 <HAL_RCC_OscConfig+0x88>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80058ee:	d009      	beq.n	8005904 <HAL_RCC_OscConfig+0x88>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80058f8:	d004      	beq.n	8005904 <HAL_RCC_OscConfig+0x88>
 80058fa:	f240 116d 	movw	r1, #365	; 0x16d
 80058fe:	4898      	ldr	r0, [pc, #608]	; (8005b60 <HAL_RCC_OscConfig+0x2e4>)
 8005900:	f7fb fe32 	bl	8001568 <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005904:	4b97      	ldr	r3, [pc, #604]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	f003 030c 	and.w	r3, r3, #12
 800590c:	2b04      	cmp	r3, #4
 800590e:	d00c      	beq.n	800592a <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005910:	4b94      	ldr	r3, [pc, #592]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005912:	685b      	ldr	r3, [r3, #4]
 8005914:	f003 030c 	and.w	r3, r3, #12
 8005918:	2b08      	cmp	r3, #8
 800591a:	d112      	bne.n	8005942 <HAL_RCC_OscConfig+0xc6>
 800591c:	4b91      	ldr	r3, [pc, #580]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005928:	d10b      	bne.n	8005942 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800592a:	4b8e      	ldr	r3, [pc, #568]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005932:	2b00      	cmp	r3, #0
 8005934:	d06c      	beq.n	8005a10 <HAL_RCC_OscConfig+0x194>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d168      	bne.n	8005a10 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 800593e:	2301      	movs	r3, #1
 8005940:	e302      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	685b      	ldr	r3, [r3, #4]
 8005946:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800594a:	d106      	bne.n	800595a <HAL_RCC_OscConfig+0xde>
 800594c:	4b85      	ldr	r3, [pc, #532]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	4a84      	ldr	r2, [pc, #528]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005952:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005956:	6013      	str	r3, [r2, #0]
 8005958:	e02e      	b.n	80059b8 <HAL_RCC_OscConfig+0x13c>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	2b00      	cmp	r3, #0
 8005960:	d10c      	bne.n	800597c <HAL_RCC_OscConfig+0x100>
 8005962:	4b80      	ldr	r3, [pc, #512]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a7f      	ldr	r2, [pc, #508]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005968:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800596c:	6013      	str	r3, [r2, #0]
 800596e:	4b7d      	ldr	r3, [pc, #500]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a7c      	ldr	r2, [pc, #496]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005974:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005978:	6013      	str	r3, [r2, #0]
 800597a:	e01d      	b.n	80059b8 <HAL_RCC_OscConfig+0x13c>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005984:	d10c      	bne.n	80059a0 <HAL_RCC_OscConfig+0x124>
 8005986:	4b77      	ldr	r3, [pc, #476]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a76      	ldr	r2, [pc, #472]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 800598c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005990:	6013      	str	r3, [r2, #0]
 8005992:	4b74      	ldr	r3, [pc, #464]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4a73      	ldr	r2, [pc, #460]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005998:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800599c:	6013      	str	r3, [r2, #0]
 800599e:	e00b      	b.n	80059b8 <HAL_RCC_OscConfig+0x13c>
 80059a0:	4b70      	ldr	r3, [pc, #448]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a6f      	ldr	r2, [pc, #444]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 80059a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80059aa:	6013      	str	r3, [r2, #0]
 80059ac:	4b6d      	ldr	r3, [pc, #436]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a6c      	ldr	r2, [pc, #432]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 80059b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80059b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d013      	beq.n	80059e8 <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c0:	f7fc fce8 	bl	8002394 <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059c6:	e008      	b.n	80059da <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059c8:	f7fc fce4 	bl	8002394 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b64      	cmp	r3, #100	; 0x64
 80059d4:	d901      	bls.n	80059da <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e2b6      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80059da:	4b62      	ldr	r3, [pc, #392]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d0f0      	beq.n	80059c8 <HAL_RCC_OscConfig+0x14c>
 80059e6:	e014      	b.n	8005a12 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059e8:	f7fc fcd4 	bl	8002394 <HAL_GetTick>
 80059ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80059ee:	e008      	b.n	8005a02 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80059f0:	f7fc fcd0 	bl	8002394 <HAL_GetTick>
 80059f4:	4602      	mov	r2, r0
 80059f6:	693b      	ldr	r3, [r7, #16]
 80059f8:	1ad3      	subs	r3, r2, r3
 80059fa:	2b64      	cmp	r3, #100	; 0x64
 80059fc:	d901      	bls.n	8005a02 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80059fe:	2303      	movs	r3, #3
 8005a00:	e2a2      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005a02:	4b58      	ldr	r3, [pc, #352]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d1f0      	bne.n	80059f0 <HAL_RCC_OscConfig+0x174>
 8005a0e:	e000      	b.n	8005a12 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0302 	and.w	r3, r3, #2
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d079      	beq.n	8005b12 <HAL_RCC_OscConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	691b      	ldr	r3, [r3, #16]
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d008      	beq.n	8005a38 <HAL_RCC_OscConfig+0x1bc>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	2b01      	cmp	r3, #1
 8005a2c:	d004      	beq.n	8005a38 <HAL_RCC_OscConfig+0x1bc>
 8005a2e:	f240 11a1 	movw	r1, #417	; 0x1a1
 8005a32:	484b      	ldr	r0, [pc, #300]	; (8005b60 <HAL_RCC_OscConfig+0x2e4>)
 8005a34:	f7fb fd98 	bl	8001568 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	695b      	ldr	r3, [r3, #20]
 8005a3c:	2b1f      	cmp	r3, #31
 8005a3e:	d904      	bls.n	8005a4a <HAL_RCC_OscConfig+0x1ce>
 8005a40:	f44f 71d1 	mov.w	r1, #418	; 0x1a2
 8005a44:	4846      	ldr	r0, [pc, #280]	; (8005b60 <HAL_RCC_OscConfig+0x2e4>)
 8005a46:	f7fb fd8f 	bl	8001568 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005a4a:	4b46      	ldr	r3, [pc, #280]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005a4c:	685b      	ldr	r3, [r3, #4]
 8005a4e:	f003 030c 	and.w	r3, r3, #12
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d00b      	beq.n	8005a6e <HAL_RCC_OscConfig+0x1f2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005a56:	4b43      	ldr	r3, [pc, #268]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f003 030c 	and.w	r3, r3, #12
 8005a5e:	2b08      	cmp	r3, #8
 8005a60:	d11c      	bne.n	8005a9c <HAL_RCC_OscConfig+0x220>
 8005a62:	4b40      	ldr	r3, [pc, #256]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d116      	bne.n	8005a9c <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a6e:	4b3d      	ldr	r3, [pc, #244]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 0302 	and.w	r3, r3, #2
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d005      	beq.n	8005a86 <HAL_RCC_OscConfig+0x20a>
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	691b      	ldr	r3, [r3, #16]
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d001      	beq.n	8005a86 <HAL_RCC_OscConfig+0x20a>
      {
        return HAL_ERROR;
 8005a82:	2301      	movs	r3, #1
 8005a84:	e260      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a86:	4b37      	ldr	r3, [pc, #220]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	695b      	ldr	r3, [r3, #20]
 8005a92:	00db      	lsls	r3, r3, #3
 8005a94:	4933      	ldr	r1, [pc, #204]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005a96:	4313      	orrs	r3, r2
 8005a98:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005a9a:	e03a      	b.n	8005b12 <HAL_RCC_OscConfig+0x296>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d020      	beq.n	8005ae6 <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005aa4:	4b30      	ldr	r3, [pc, #192]	; (8005b68 <HAL_RCC_OscConfig+0x2ec>)
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aaa:	f7fc fc73 	bl	8002394 <HAL_GetTick>
 8005aae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ab0:	e008      	b.n	8005ac4 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ab2:	f7fc fc6f 	bl	8002394 <HAL_GetTick>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	1ad3      	subs	r3, r2, r3
 8005abc:	2b02      	cmp	r3, #2
 8005abe:	d901      	bls.n	8005ac4 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005ac0:	2303      	movs	r3, #3
 8005ac2:	e241      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ac4:	4b27      	ldr	r3, [pc, #156]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0302 	and.w	r3, r3, #2
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d0f0      	beq.n	8005ab2 <HAL_RCC_OscConfig+0x236>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ad0:	4b24      	ldr	r3, [pc, #144]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	695b      	ldr	r3, [r3, #20]
 8005adc:	00db      	lsls	r3, r3, #3
 8005ade:	4921      	ldr	r1, [pc, #132]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	600b      	str	r3, [r1, #0]
 8005ae4:	e015      	b.n	8005b12 <HAL_RCC_OscConfig+0x296>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ae6:	4b20      	ldr	r3, [pc, #128]	; (8005b68 <HAL_RCC_OscConfig+0x2ec>)
 8005ae8:	2200      	movs	r2, #0
 8005aea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aec:	f7fc fc52 	bl	8002394 <HAL_GetTick>
 8005af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005af2:	e008      	b.n	8005b06 <HAL_RCC_OscConfig+0x28a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005af4:	f7fc fc4e 	bl	8002394 <HAL_GetTick>
 8005af8:	4602      	mov	r2, r0
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	1ad3      	subs	r3, r2, r3
 8005afe:	2b02      	cmp	r3, #2
 8005b00:	d901      	bls.n	8005b06 <HAL_RCC_OscConfig+0x28a>
          {
            return HAL_TIMEOUT;
 8005b02:	2303      	movs	r3, #3
 8005b04:	e220      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b06:	4b17      	ldr	r3, [pc, #92]	; (8005b64 <HAL_RCC_OscConfig+0x2e8>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f003 0302 	and.w	r3, r3, #2
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1f0      	bne.n	8005af4 <HAL_RCC_OscConfig+0x278>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	f003 0308 	and.w	r3, r3, #8
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d048      	beq.n	8005bb0 <HAL_RCC_OscConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	699b      	ldr	r3, [r3, #24]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d008      	beq.n	8005b38 <HAL_RCC_OscConfig+0x2bc>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	699b      	ldr	r3, [r3, #24]
 8005b2a:	2b01      	cmp	r3, #1
 8005b2c:	d004      	beq.n	8005b38 <HAL_RCC_OscConfig+0x2bc>
 8005b2e:	f44f 71f1 	mov.w	r1, #482	; 0x1e2
 8005b32:	480b      	ldr	r0, [pc, #44]	; (8005b60 <HAL_RCC_OscConfig+0x2e4>)
 8005b34:	f7fb fd18 	bl	8001568 <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	699b      	ldr	r3, [r3, #24]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d021      	beq.n	8005b84 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b40:	4b0a      	ldr	r3, [pc, #40]	; (8005b6c <HAL_RCC_OscConfig+0x2f0>)
 8005b42:	2201      	movs	r2, #1
 8005b44:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b46:	f7fc fc25 	bl	8002394 <HAL_GetTick>
 8005b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b4c:	e010      	b.n	8005b70 <HAL_RCC_OscConfig+0x2f4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b4e:	f7fc fc21 	bl	8002394 <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	2b02      	cmp	r3, #2
 8005b5a:	d909      	bls.n	8005b70 <HAL_RCC_OscConfig+0x2f4>
        {
          return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e1f3      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
 8005b60:	0800b18c 	.word	0x0800b18c
 8005b64:	40021000 	.word	0x40021000
 8005b68:	42420000 	.word	0x42420000
 8005b6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005b70:	4b67      	ldr	r3, [pc, #412]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b74:	f003 0302 	and.w	r3, r3, #2
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d0e8      	beq.n	8005b4e <HAL_RCC_OscConfig+0x2d2>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005b7c:	2001      	movs	r0, #1
 8005b7e:	f000 fc0f 	bl	80063a0 <RCC_Delay>
 8005b82:	e015      	b.n	8005bb0 <HAL_RCC_OscConfig+0x334>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005b84:	4b63      	ldr	r3, [pc, #396]	; (8005d14 <HAL_RCC_OscConfig+0x498>)
 8005b86:	2200      	movs	r2, #0
 8005b88:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b8a:	f7fc fc03 	bl	8002394 <HAL_GetTick>
 8005b8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b90:	e008      	b.n	8005ba4 <HAL_RCC_OscConfig+0x328>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005b92:	f7fc fbff 	bl	8002394 <HAL_GetTick>
 8005b96:	4602      	mov	r2, r0
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	1ad3      	subs	r3, r2, r3
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d901      	bls.n	8005ba4 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e1d1      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ba4:	4b5a      	ldr	r3, [pc, #360]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005ba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ba8:	f003 0302 	and.w	r3, r3, #2
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d1f0      	bne.n	8005b92 <HAL_RCC_OscConfig+0x316>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0304 	and.w	r3, r3, #4
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f000 80c0 	beq.w	8005d3e <HAL_RCC_OscConfig+0x4c2>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	68db      	ldr	r3, [r3, #12]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d00c      	beq.n	8005be4 <HAL_RCC_OscConfig+0x368>
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d008      	beq.n	8005be4 <HAL_RCC_OscConfig+0x368>
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	2b05      	cmp	r3, #5
 8005bd8:	d004      	beq.n	8005be4 <HAL_RCC_OscConfig+0x368>
 8005bda:	f240 2111 	movw	r1, #529	; 0x211
 8005bde:	484e      	ldr	r0, [pc, #312]	; (8005d18 <HAL_RCC_OscConfig+0x49c>)
 8005be0:	f7fb fcc2 	bl	8001568 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005be4:	4b4a      	ldr	r3, [pc, #296]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005be6:	69db      	ldr	r3, [r3, #28]
 8005be8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d10d      	bne.n	8005c0c <HAL_RCC_OscConfig+0x390>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bf0:	4b47      	ldr	r3, [pc, #284]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005bf2:	69db      	ldr	r3, [r3, #28]
 8005bf4:	4a46      	ldr	r2, [pc, #280]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005bf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bfa:	61d3      	str	r3, [r2, #28]
 8005bfc:	4b44      	ldr	r3, [pc, #272]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c04:	60bb      	str	r3, [r7, #8]
 8005c06:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c0c:	4b43      	ldr	r3, [pc, #268]	; (8005d1c <HAL_RCC_OscConfig+0x4a0>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d118      	bne.n	8005c4a <HAL_RCC_OscConfig+0x3ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c18:	4b40      	ldr	r3, [pc, #256]	; (8005d1c <HAL_RCC_OscConfig+0x4a0>)
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a3f      	ldr	r2, [pc, #252]	; (8005d1c <HAL_RCC_OscConfig+0x4a0>)
 8005c1e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c22:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c24:	f7fc fbb6 	bl	8002394 <HAL_GetTick>
 8005c28:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c2a:	e008      	b.n	8005c3e <HAL_RCC_OscConfig+0x3c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c2c:	f7fc fbb2 	bl	8002394 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	2b64      	cmp	r3, #100	; 0x64
 8005c38:	d901      	bls.n	8005c3e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8005c3a:	2303      	movs	r3, #3
 8005c3c:	e184      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c3e:	4b37      	ldr	r3, [pc, #220]	; (8005d1c <HAL_RCC_OscConfig+0x4a0>)
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d0f0      	beq.n	8005c2c <HAL_RCC_OscConfig+0x3b0>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	68db      	ldr	r3, [r3, #12]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d106      	bne.n	8005c60 <HAL_RCC_OscConfig+0x3e4>
 8005c52:	4b2f      	ldr	r3, [pc, #188]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005c54:	6a1b      	ldr	r3, [r3, #32]
 8005c56:	4a2e      	ldr	r2, [pc, #184]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005c58:	f043 0301 	orr.w	r3, r3, #1
 8005c5c:	6213      	str	r3, [r2, #32]
 8005c5e:	e02d      	b.n	8005cbc <HAL_RCC_OscConfig+0x440>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	68db      	ldr	r3, [r3, #12]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d10c      	bne.n	8005c82 <HAL_RCC_OscConfig+0x406>
 8005c68:	4b29      	ldr	r3, [pc, #164]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005c6a:	6a1b      	ldr	r3, [r3, #32]
 8005c6c:	4a28      	ldr	r2, [pc, #160]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005c6e:	f023 0301 	bic.w	r3, r3, #1
 8005c72:	6213      	str	r3, [r2, #32]
 8005c74:	4b26      	ldr	r3, [pc, #152]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005c76:	6a1b      	ldr	r3, [r3, #32]
 8005c78:	4a25      	ldr	r2, [pc, #148]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005c7a:	f023 0304 	bic.w	r3, r3, #4
 8005c7e:	6213      	str	r3, [r2, #32]
 8005c80:	e01c      	b.n	8005cbc <HAL_RCC_OscConfig+0x440>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	68db      	ldr	r3, [r3, #12]
 8005c86:	2b05      	cmp	r3, #5
 8005c88:	d10c      	bne.n	8005ca4 <HAL_RCC_OscConfig+0x428>
 8005c8a:	4b21      	ldr	r3, [pc, #132]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005c8c:	6a1b      	ldr	r3, [r3, #32]
 8005c8e:	4a20      	ldr	r2, [pc, #128]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005c90:	f043 0304 	orr.w	r3, r3, #4
 8005c94:	6213      	str	r3, [r2, #32]
 8005c96:	4b1e      	ldr	r3, [pc, #120]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005c98:	6a1b      	ldr	r3, [r3, #32]
 8005c9a:	4a1d      	ldr	r2, [pc, #116]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005c9c:	f043 0301 	orr.w	r3, r3, #1
 8005ca0:	6213      	str	r3, [r2, #32]
 8005ca2:	e00b      	b.n	8005cbc <HAL_RCC_OscConfig+0x440>
 8005ca4:	4b1a      	ldr	r3, [pc, #104]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005ca6:	6a1b      	ldr	r3, [r3, #32]
 8005ca8:	4a19      	ldr	r2, [pc, #100]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005caa:	f023 0301 	bic.w	r3, r3, #1
 8005cae:	6213      	str	r3, [r2, #32]
 8005cb0:	4b17      	ldr	r3, [pc, #92]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005cb2:	6a1b      	ldr	r3, [r3, #32]
 8005cb4:	4a16      	ldr	r2, [pc, #88]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005cb6:	f023 0304 	bic.w	r3, r3, #4
 8005cba:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	68db      	ldr	r3, [r3, #12]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d015      	beq.n	8005cf0 <HAL_RCC_OscConfig+0x474>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cc4:	f7fc fb66 	bl	8002394 <HAL_GetTick>
 8005cc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cca:	e00a      	b.n	8005ce2 <HAL_RCC_OscConfig+0x466>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ccc:	f7fc fb62 	bl	8002394 <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d901      	bls.n	8005ce2 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 8005cde:	2303      	movs	r3, #3
 8005ce0:	e132      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ce2:	4b0b      	ldr	r3, [pc, #44]	; (8005d10 <HAL_RCC_OscConfig+0x494>)
 8005ce4:	6a1b      	ldr	r3, [r3, #32]
 8005ce6:	f003 0302 	and.w	r3, r3, #2
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d0ee      	beq.n	8005ccc <HAL_RCC_OscConfig+0x450>
 8005cee:	e01d      	b.n	8005d2c <HAL_RCC_OscConfig+0x4b0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cf0:	f7fc fb50 	bl	8002394 <HAL_GetTick>
 8005cf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005cf6:	e013      	b.n	8005d20 <HAL_RCC_OscConfig+0x4a4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005cf8:	f7fc fb4c 	bl	8002394 <HAL_GetTick>
 8005cfc:	4602      	mov	r2, r0
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	1ad3      	subs	r3, r2, r3
 8005d02:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d90a      	bls.n	8005d20 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8005d0a:	2303      	movs	r3, #3
 8005d0c:	e11c      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
 8005d0e:	bf00      	nop
 8005d10:	40021000 	.word	0x40021000
 8005d14:	42420480 	.word	0x42420480
 8005d18:	0800b18c 	.word	0x0800b18c
 8005d1c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d20:	4b8b      	ldr	r3, [pc, #556]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005d22:	6a1b      	ldr	r3, [r3, #32]
 8005d24:	f003 0302 	and.w	r3, r3, #2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d1e5      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x47c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005d2c:	7dfb      	ldrb	r3, [r7, #23]
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d105      	bne.n	8005d3e <HAL_RCC_OscConfig+0x4c2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d32:	4b87      	ldr	r3, [pc, #540]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005d34:	69db      	ldr	r3, [r3, #28]
 8005d36:	4a86      	ldr	r2, [pc, #536]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005d38:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d3c:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	69db      	ldr	r3, [r3, #28]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00c      	beq.n	8005d60 <HAL_RCC_OscConfig+0x4e4>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	69db      	ldr	r3, [r3, #28]
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d008      	beq.n	8005d60 <HAL_RCC_OscConfig+0x4e4>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	69db      	ldr	r3, [r3, #28]
 8005d52:	2b02      	cmp	r3, #2
 8005d54:	d004      	beq.n	8005d60 <HAL_RCC_OscConfig+0x4e4>
 8005d56:	f240 21af 	movw	r1, #687	; 0x2af
 8005d5a:	487e      	ldr	r0, [pc, #504]	; (8005f54 <HAL_RCC_OscConfig+0x6d8>)
 8005d5c:	f7fb fc04 	bl	8001568 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	69db      	ldr	r3, [r3, #28]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 80ee 	beq.w	8005f46 <HAL_RCC_OscConfig+0x6ca>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005d6a:	4b79      	ldr	r3, [pc, #484]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005d6c:	685b      	ldr	r3, [r3, #4]
 8005d6e:	f003 030c 	and.w	r3, r3, #12
 8005d72:	2b08      	cmp	r3, #8
 8005d74:	f000 80ce 	beq.w	8005f14 <HAL_RCC_OscConfig+0x698>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	69db      	ldr	r3, [r3, #28]
 8005d7c:	2b02      	cmp	r3, #2
 8005d7e:	f040 80b2 	bne.w	8005ee6 <HAL_RCC_OscConfig+0x66a>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d009      	beq.n	8005d9e <HAL_RCC_OscConfig+0x522>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d92:	d004      	beq.n	8005d9e <HAL_RCC_OscConfig+0x522>
 8005d94:	f44f 712e 	mov.w	r1, #696	; 0x2b8
 8005d98:	486e      	ldr	r0, [pc, #440]	; (8005f54 <HAL_RCC_OscConfig+0x6d8>)
 8005d9a:	f7fb fbe5 	bl	8001568 <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d04a      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005daa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005dae:	d045      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db4:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005db8:	d040      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dbe:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005dc2:	d03b      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005dcc:	d036      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dd2:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8005dd6:	d031      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ddc:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8005de0:	d02c      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005de6:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8005dea:	d027      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005df4:	d022      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dfa:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8005dfe:	d01d      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e04:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8005e08:	d018      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e0e:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8005e12:	d013      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e18:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005e1c:	d00e      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e22:	f5b3 1f50 	cmp.w	r3, #3407872	; 0x340000
 8005e26:	d009      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e2c:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8005e30:	d004      	beq.n	8005e3c <HAL_RCC_OscConfig+0x5c0>
 8005e32:	f240 21b9 	movw	r1, #697	; 0x2b9
 8005e36:	4847      	ldr	r0, [pc, #284]	; (8005f54 <HAL_RCC_OscConfig+0x6d8>)
 8005e38:	f7fb fb96 	bl	8001568 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e3c:	4b46      	ldr	r3, [pc, #280]	; (8005f58 <HAL_RCC_OscConfig+0x6dc>)
 8005e3e:	2200      	movs	r2, #0
 8005e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e42:	f7fc faa7 	bl	8002394 <HAL_GetTick>
 8005e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e48:	e008      	b.n	8005e5c <HAL_RCC_OscConfig+0x5e0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e4a:	f7fc faa3 	bl	8002394 <HAL_GetTick>
 8005e4e:	4602      	mov	r2, r0
 8005e50:	693b      	ldr	r3, [r7, #16]
 8005e52:	1ad3      	subs	r3, r2, r3
 8005e54:	2b02      	cmp	r3, #2
 8005e56:	d901      	bls.n	8005e5c <HAL_RCC_OscConfig+0x5e0>
          {
            return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e075      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e5c:	4b3c      	ldr	r3, [pc, #240]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1f0      	bne.n	8005e4a <HAL_RCC_OscConfig+0x5ce>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a1b      	ldr	r3, [r3, #32]
 8005e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e70:	d116      	bne.n	8005ea0 <HAL_RCC_OscConfig+0x624>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d009      	beq.n	8005e8e <HAL_RCC_OscConfig+0x612>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005e82:	d004      	beq.n	8005e8e <HAL_RCC_OscConfig+0x612>
 8005e84:	f240 21cf 	movw	r1, #719	; 0x2cf
 8005e88:	4832      	ldr	r0, [pc, #200]	; (8005f54 <HAL_RCC_OscConfig+0x6d8>)
 8005e8a:	f7fb fb6d 	bl	8001568 <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005e8e:	4b30      	ldr	r3, [pc, #192]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	689b      	ldr	r3, [r3, #8]
 8005e9a:	492d      	ldr	r1, [pc, #180]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ea0:	4b2b      	ldr	r3, [pc, #172]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005ea2:	685b      	ldr	r3, [r3, #4]
 8005ea4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a19      	ldr	r1, [r3, #32]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005eb0:	430b      	orrs	r3, r1
 8005eb2:	4927      	ldr	r1, [pc, #156]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005eb8:	4b27      	ldr	r3, [pc, #156]	; (8005f58 <HAL_RCC_OscConfig+0x6dc>)
 8005eba:	2201      	movs	r2, #1
 8005ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ebe:	f7fc fa69 	bl	8002394 <HAL_GetTick>
 8005ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ec4:	e008      	b.n	8005ed8 <HAL_RCC_OscConfig+0x65c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ec6:	f7fc fa65 	bl	8002394 <HAL_GetTick>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	1ad3      	subs	r3, r2, r3
 8005ed0:	2b02      	cmp	r3, #2
 8005ed2:	d901      	bls.n	8005ed8 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	e037      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ed8:	4b1d      	ldr	r3, [pc, #116]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d0f0      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x64a>
 8005ee4:	e02f      	b.n	8005f46 <HAL_RCC_OscConfig+0x6ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ee6:	4b1c      	ldr	r3, [pc, #112]	; (8005f58 <HAL_RCC_OscConfig+0x6dc>)
 8005ee8:	2200      	movs	r2, #0
 8005eea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eec:	f7fc fa52 	bl	8002394 <HAL_GetTick>
 8005ef0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ef2:	e008      	b.n	8005f06 <HAL_RCC_OscConfig+0x68a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ef4:	f7fc fa4e 	bl	8002394 <HAL_GetTick>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	1ad3      	subs	r3, r2, r3
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	d901      	bls.n	8005f06 <HAL_RCC_OscConfig+0x68a>
          {
            return HAL_TIMEOUT;
 8005f02:	2303      	movs	r3, #3
 8005f04:	e020      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f06:	4b12      	ldr	r3, [pc, #72]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d1f0      	bne.n	8005ef4 <HAL_RCC_OscConfig+0x678>
 8005f12:	e018      	b.n	8005f46 <HAL_RCC_OscConfig+0x6ca>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	69db      	ldr	r3, [r3, #28]
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d101      	bne.n	8005f20 <HAL_RCC_OscConfig+0x6a4>
      {
        return HAL_ERROR;
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e013      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005f20:	4b0b      	ldr	r3, [pc, #44]	; (8005f50 <HAL_RCC_OscConfig+0x6d4>)
 8005f22:	685b      	ldr	r3, [r3, #4]
 8005f24:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a1b      	ldr	r3, [r3, #32]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d106      	bne.n	8005f42 <HAL_RCC_OscConfig+0x6c6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d001      	beq.n	8005f46 <HAL_RCC_OscConfig+0x6ca>
        {
          return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e000      	b.n	8005f48 <HAL_RCC_OscConfig+0x6cc>
        }
      }
    }
  }

  return HAL_OK;
 8005f46:	2300      	movs	r3, #0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3718      	adds	r7, #24
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	40021000 	.word	0x40021000
 8005f54:	0800b18c 	.word	0x0800b18c
 8005f58:	42420060 	.word	0x42420060

08005f5c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
 8005f64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d101      	bne.n	8005f70 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e176      	b.n	800625e <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d116      	bne.n	8005faa <HAL_RCC_ClockConfig+0x4e>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	f003 0302 	and.w	r3, r3, #2
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d110      	bne.n	8005faa <HAL_RCC_ClockConfig+0x4e>
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 0304 	and.w	r3, r3, #4
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d10a      	bne.n	8005faa <HAL_RCC_ClockConfig+0x4e>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0308 	and.w	r3, r3, #8
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d104      	bne.n	8005faa <HAL_RCC_ClockConfig+0x4e>
 8005fa0:	f44f 714e 	mov.w	r1, #824	; 0x338
 8005fa4:	4874      	ldr	r0, [pc, #464]	; (8006178 <HAL_RCC_ClockConfig+0x21c>)
 8005fa6:	f7fb fadf 	bl	8001568 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005faa:	683b      	ldr	r3, [r7, #0]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00a      	beq.n	8005fc6 <HAL_RCC_ClockConfig+0x6a>
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d007      	beq.n	8005fc6 <HAL_RCC_ClockConfig+0x6a>
 8005fb6:	683b      	ldr	r3, [r7, #0]
 8005fb8:	2b02      	cmp	r3, #2
 8005fba:	d004      	beq.n	8005fc6 <HAL_RCC_ClockConfig+0x6a>
 8005fbc:	f240 3139 	movw	r1, #825	; 0x339
 8005fc0:	486d      	ldr	r0, [pc, #436]	; (8006178 <HAL_RCC_ClockConfig+0x21c>)
 8005fc2:	f7fb fad1 	bl	8001568 <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005fc6:	4b6d      	ldr	r3, [pc, #436]	; (800617c <HAL_RCC_ClockConfig+0x220>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0307 	and.w	r3, r3, #7
 8005fce:	683a      	ldr	r2, [r7, #0]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d910      	bls.n	8005ff6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fd4:	4b69      	ldr	r3, [pc, #420]	; (800617c <HAL_RCC_ClockConfig+0x220>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f023 0207 	bic.w	r2, r3, #7
 8005fdc:	4967      	ldr	r1, [pc, #412]	; (800617c <HAL_RCC_ClockConfig+0x220>)
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	4313      	orrs	r3, r2
 8005fe2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fe4:	4b65      	ldr	r3, [pc, #404]	; (800617c <HAL_RCC_ClockConfig+0x220>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 0307 	and.w	r3, r3, #7
 8005fec:	683a      	ldr	r2, [r7, #0]
 8005fee:	429a      	cmp	r2, r3
 8005ff0:	d001      	beq.n	8005ff6 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e133      	b.n	800625e <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f003 0302 	and.w	r3, r3, #2
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d049      	beq.n	8006096 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0304 	and.w	r3, r3, #4
 800600a:	2b00      	cmp	r3, #0
 800600c:	d005      	beq.n	800601a <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800600e:	4b5c      	ldr	r3, [pc, #368]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 8006010:	685b      	ldr	r3, [r3, #4]
 8006012:	4a5b      	ldr	r2, [pc, #364]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 8006014:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006018:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 0308 	and.w	r3, r3, #8
 8006022:	2b00      	cmp	r3, #0
 8006024:	d005      	beq.n	8006032 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006026:	4b56      	ldr	r3, [pc, #344]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 8006028:	685b      	ldr	r3, [r3, #4]
 800602a:	4a55      	ldr	r2, [pc, #340]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 800602c:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006030:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	689b      	ldr	r3, [r3, #8]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d024      	beq.n	8006084 <HAL_RCC_ClockConfig+0x128>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	2b80      	cmp	r3, #128	; 0x80
 8006040:	d020      	beq.n	8006084 <HAL_RCC_ClockConfig+0x128>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	689b      	ldr	r3, [r3, #8]
 8006046:	2b90      	cmp	r3, #144	; 0x90
 8006048:	d01c      	beq.n	8006084 <HAL_RCC_ClockConfig+0x128>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	2ba0      	cmp	r3, #160	; 0xa0
 8006050:	d018      	beq.n	8006084 <HAL_RCC_ClockConfig+0x128>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	689b      	ldr	r3, [r3, #8]
 8006056:	2bb0      	cmp	r3, #176	; 0xb0
 8006058:	d014      	beq.n	8006084 <HAL_RCC_ClockConfig+0x128>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	689b      	ldr	r3, [r3, #8]
 800605e:	2bc0      	cmp	r3, #192	; 0xc0
 8006060:	d010      	beq.n	8006084 <HAL_RCC_ClockConfig+0x128>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	689b      	ldr	r3, [r3, #8]
 8006066:	2bd0      	cmp	r3, #208	; 0xd0
 8006068:	d00c      	beq.n	8006084 <HAL_RCC_ClockConfig+0x128>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	689b      	ldr	r3, [r3, #8]
 800606e:	2be0      	cmp	r3, #224	; 0xe0
 8006070:	d008      	beq.n	8006084 <HAL_RCC_ClockConfig+0x128>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	2bf0      	cmp	r3, #240	; 0xf0
 8006078:	d004      	beq.n	8006084 <HAL_RCC_ClockConfig+0x128>
 800607a:	f240 315f 	movw	r1, #863	; 0x35f
 800607e:	483e      	ldr	r0, [pc, #248]	; (8006178 <HAL_RCC_ClockConfig+0x21c>)
 8006080:	f7fb fa72 	bl	8001568 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006084:	4b3e      	ldr	r3, [pc, #248]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 8006086:	685b      	ldr	r3, [r3, #4]
 8006088:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	493b      	ldr	r1, [pc, #236]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 8006092:	4313      	orrs	r3, r2
 8006094:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 0301 	and.w	r3, r3, #1
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d051      	beq.n	8006146 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d00c      	beq.n	80060c4 <HAL_RCC_ClockConfig+0x168>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d008      	beq.n	80060c4 <HAL_RCC_ClockConfig+0x168>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	2b02      	cmp	r3, #2
 80060b8:	d004      	beq.n	80060c4 <HAL_RCC_ClockConfig+0x168>
 80060ba:	f240 3166 	movw	r1, #870	; 0x366
 80060be:	482e      	ldr	r0, [pc, #184]	; (8006178 <HAL_RCC_ClockConfig+0x21c>)
 80060c0:	f7fb fa52 	bl	8001568 <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d107      	bne.n	80060dc <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060cc:	4b2c      	ldr	r3, [pc, #176]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d115      	bne.n	8006104 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80060d8:	2301      	movs	r3, #1
 80060da:	e0c0      	b.n	800625e <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	2b02      	cmp	r3, #2
 80060e2:	d107      	bne.n	80060f4 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060e4:	4b26      	ldr	r3, [pc, #152]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d109      	bne.n	8006104 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e0b4      	b.n	800625e <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060f4:	4b22      	ldr	r3, [pc, #136]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f003 0302 	and.w	r3, r3, #2
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d101      	bne.n	8006104 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8006100:	2301      	movs	r3, #1
 8006102:	e0ac      	b.n	800625e <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006104:	4b1e      	ldr	r3, [pc, #120]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	f023 0203 	bic.w	r2, r3, #3
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	685b      	ldr	r3, [r3, #4]
 8006110:	491b      	ldr	r1, [pc, #108]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 8006112:	4313      	orrs	r3, r2
 8006114:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006116:	f7fc f93d 	bl	8002394 <HAL_GetTick>
 800611a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800611c:	e00a      	b.n	8006134 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800611e:	f7fc f939 	bl	8002394 <HAL_GetTick>
 8006122:	4602      	mov	r2, r0
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	1ad3      	subs	r3, r2, r3
 8006128:	f241 3288 	movw	r2, #5000	; 0x1388
 800612c:	4293      	cmp	r3, r2
 800612e:	d901      	bls.n	8006134 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8006130:	2303      	movs	r3, #3
 8006132:	e094      	b.n	800625e <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006134:	4b12      	ldr	r3, [pc, #72]	; (8006180 <HAL_RCC_ClockConfig+0x224>)
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	f003 020c 	and.w	r2, r3, #12
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	685b      	ldr	r3, [r3, #4]
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	429a      	cmp	r2, r3
 8006144:	d1eb      	bne.n	800611e <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006146:	4b0d      	ldr	r3, [pc, #52]	; (800617c <HAL_RCC_ClockConfig+0x220>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0307 	and.w	r3, r3, #7
 800614e:	683a      	ldr	r2, [r7, #0]
 8006150:	429a      	cmp	r2, r3
 8006152:	d217      	bcs.n	8006184 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006154:	4b09      	ldr	r3, [pc, #36]	; (800617c <HAL_RCC_ClockConfig+0x220>)
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f023 0207 	bic.w	r2, r3, #7
 800615c:	4907      	ldr	r1, [pc, #28]	; (800617c <HAL_RCC_ClockConfig+0x220>)
 800615e:	683b      	ldr	r3, [r7, #0]
 8006160:	4313      	orrs	r3, r2
 8006162:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006164:	4b05      	ldr	r3, [pc, #20]	; (800617c <HAL_RCC_ClockConfig+0x220>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f003 0307 	and.w	r3, r3, #7
 800616c:	683a      	ldr	r2, [r7, #0]
 800616e:	429a      	cmp	r2, r3
 8006170:	d008      	beq.n	8006184 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 8006172:	2301      	movs	r3, #1
 8006174:	e073      	b.n	800625e <HAL_RCC_ClockConfig+0x302>
 8006176:	bf00      	nop
 8006178:	0800b18c 	.word	0x0800b18c
 800617c:	40022000 	.word	0x40022000
 8006180:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f003 0304 	and.w	r3, r3, #4
 800618c:	2b00      	cmp	r3, #0
 800618e:	d025      	beq.n	80061dc <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	2b00      	cmp	r3, #0
 8006196:	d018      	beq.n	80061ca <HAL_RCC_ClockConfig+0x26e>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	68db      	ldr	r3, [r3, #12]
 800619c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061a0:	d013      	beq.n	80061ca <HAL_RCC_ClockConfig+0x26e>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	68db      	ldr	r3, [r3, #12]
 80061a6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80061aa:	d00e      	beq.n	80061ca <HAL_RCC_ClockConfig+0x26e>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80061b4:	d009      	beq.n	80061ca <HAL_RCC_ClockConfig+0x26e>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80061be:	d004      	beq.n	80061ca <HAL_RCC_ClockConfig+0x26e>
 80061c0:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 80061c4:	4828      	ldr	r0, [pc, #160]	; (8006268 <HAL_RCC_ClockConfig+0x30c>)
 80061c6:	f7fb f9cf 	bl	8001568 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061ca:	4b28      	ldr	r3, [pc, #160]	; (800626c <HAL_RCC_ClockConfig+0x310>)
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	68db      	ldr	r3, [r3, #12]
 80061d6:	4925      	ldr	r1, [pc, #148]	; (800626c <HAL_RCC_ClockConfig+0x310>)
 80061d8:	4313      	orrs	r3, r2
 80061da:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f003 0308 	and.w	r3, r3, #8
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d026      	beq.n	8006236 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	691b      	ldr	r3, [r3, #16]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d018      	beq.n	8006222 <HAL_RCC_ClockConfig+0x2c6>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	691b      	ldr	r3, [r3, #16]
 80061f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061f8:	d013      	beq.n	8006222 <HAL_RCC_ClockConfig+0x2c6>
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	691b      	ldr	r3, [r3, #16]
 80061fe:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8006202:	d00e      	beq.n	8006222 <HAL_RCC_ClockConfig+0x2c6>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	691b      	ldr	r3, [r3, #16]
 8006208:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800620c:	d009      	beq.n	8006222 <HAL_RCC_ClockConfig+0x2c6>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	691b      	ldr	r3, [r3, #16]
 8006212:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006216:	d004      	beq.n	8006222 <HAL_RCC_ClockConfig+0x2c6>
 8006218:	f240 31ab 	movw	r1, #939	; 0x3ab
 800621c:	4812      	ldr	r0, [pc, #72]	; (8006268 <HAL_RCC_ClockConfig+0x30c>)
 800621e:	f7fb f9a3 	bl	8001568 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006222:	4b12      	ldr	r3, [pc, #72]	; (800626c <HAL_RCC_ClockConfig+0x310>)
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	00db      	lsls	r3, r3, #3
 8006230:	490e      	ldr	r1, [pc, #56]	; (800626c <HAL_RCC_ClockConfig+0x310>)
 8006232:	4313      	orrs	r3, r2
 8006234:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006236:	f000 f821 	bl	800627c <HAL_RCC_GetSysClockFreq>
 800623a:	4602      	mov	r2, r0
 800623c:	4b0b      	ldr	r3, [pc, #44]	; (800626c <HAL_RCC_ClockConfig+0x310>)
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	091b      	lsrs	r3, r3, #4
 8006242:	f003 030f 	and.w	r3, r3, #15
 8006246:	490a      	ldr	r1, [pc, #40]	; (8006270 <HAL_RCC_ClockConfig+0x314>)
 8006248:	5ccb      	ldrb	r3, [r1, r3]
 800624a:	fa22 f303 	lsr.w	r3, r2, r3
 800624e:	4a09      	ldr	r2, [pc, #36]	; (8006274 <HAL_RCC_ClockConfig+0x318>)
 8006250:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006252:	4b09      	ldr	r3, [pc, #36]	; (8006278 <HAL_RCC_ClockConfig+0x31c>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4618      	mov	r0, r3
 8006258:	f7fc f85a 	bl	8002310 <HAL_InitTick>

  return HAL_OK;
 800625c:	2300      	movs	r3, #0
}
 800625e:	4618      	mov	r0, r3
 8006260:	3710      	adds	r7, #16
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
 8006266:	bf00      	nop
 8006268:	0800b18c 	.word	0x0800b18c
 800626c:	40021000 	.word	0x40021000
 8006270:	0800b284 	.word	0x0800b284
 8006274:	200000a0 	.word	0x200000a0
 8006278:	200000a4 	.word	0x200000a4

0800627c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800627c:	b490      	push	{r4, r7}
 800627e:	b08a      	sub	sp, #40	; 0x28
 8006280:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006282:	4b2a      	ldr	r3, [pc, #168]	; (800632c <HAL_RCC_GetSysClockFreq+0xb0>)
 8006284:	1d3c      	adds	r4, r7, #4
 8006286:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006288:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800628c:	f240 2301 	movw	r3, #513	; 0x201
 8006290:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006292:	2300      	movs	r3, #0
 8006294:	61fb      	str	r3, [r7, #28]
 8006296:	2300      	movs	r3, #0
 8006298:	61bb      	str	r3, [r7, #24]
 800629a:	2300      	movs	r3, #0
 800629c:	627b      	str	r3, [r7, #36]	; 0x24
 800629e:	2300      	movs	r3, #0
 80062a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80062a2:	2300      	movs	r3, #0
 80062a4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80062a6:	4b22      	ldr	r3, [pc, #136]	; (8006330 <HAL_RCC_GetSysClockFreq+0xb4>)
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	f003 030c 	and.w	r3, r3, #12
 80062b2:	2b04      	cmp	r3, #4
 80062b4:	d002      	beq.n	80062bc <HAL_RCC_GetSysClockFreq+0x40>
 80062b6:	2b08      	cmp	r3, #8
 80062b8:	d003      	beq.n	80062c2 <HAL_RCC_GetSysClockFreq+0x46>
 80062ba:	e02d      	b.n	8006318 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80062bc:	4b1d      	ldr	r3, [pc, #116]	; (8006334 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062be:	623b      	str	r3, [r7, #32]
      break;
 80062c0:	e02d      	b.n	800631e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	0c9b      	lsrs	r3, r3, #18
 80062c6:	f003 030f 	and.w	r3, r3, #15
 80062ca:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80062ce:	4413      	add	r3, r2
 80062d0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80062d4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d013      	beq.n	8006308 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80062e0:	4b13      	ldr	r3, [pc, #76]	; (8006330 <HAL_RCC_GetSysClockFreq+0xb4>)
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	0c5b      	lsrs	r3, r3, #17
 80062e6:	f003 0301 	and.w	r3, r3, #1
 80062ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80062ee:	4413      	add	r3, r2
 80062f0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80062f4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	4a0e      	ldr	r2, [pc, #56]	; (8006334 <HAL_RCC_GetSysClockFreq+0xb8>)
 80062fa:	fb02 f203 	mul.w	r2, r2, r3
 80062fe:	69bb      	ldr	r3, [r7, #24]
 8006300:	fbb2 f3f3 	udiv	r3, r2, r3
 8006304:	627b      	str	r3, [r7, #36]	; 0x24
 8006306:	e004      	b.n	8006312 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006308:	697b      	ldr	r3, [r7, #20]
 800630a:	4a0b      	ldr	r2, [pc, #44]	; (8006338 <HAL_RCC_GetSysClockFreq+0xbc>)
 800630c:	fb02 f303 	mul.w	r3, r2, r3
 8006310:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006314:	623b      	str	r3, [r7, #32]
      break;
 8006316:	e002      	b.n	800631e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006318:	4b06      	ldr	r3, [pc, #24]	; (8006334 <HAL_RCC_GetSysClockFreq+0xb8>)
 800631a:	623b      	str	r3, [r7, #32]
      break;
 800631c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800631e:	6a3b      	ldr	r3, [r7, #32]
}
 8006320:	4618      	mov	r0, r3
 8006322:	3728      	adds	r7, #40	; 0x28
 8006324:	46bd      	mov	sp, r7
 8006326:	bc90      	pop	{r4, r7}
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	0800b1c4 	.word	0x0800b1c4
 8006330:	40021000 	.word	0x40021000
 8006334:	007a1200 	.word	0x007a1200
 8006338:	003d0900 	.word	0x003d0900

0800633c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800633c:	b480      	push	{r7}
 800633e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006340:	4b02      	ldr	r3, [pc, #8]	; (800634c <HAL_RCC_GetHCLKFreq+0x10>)
 8006342:	681b      	ldr	r3, [r3, #0]
}
 8006344:	4618      	mov	r0, r3
 8006346:	46bd      	mov	sp, r7
 8006348:	bc80      	pop	{r7}
 800634a:	4770      	bx	lr
 800634c:	200000a0 	.word	0x200000a0

08006350 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006354:	f7ff fff2 	bl	800633c <HAL_RCC_GetHCLKFreq>
 8006358:	4602      	mov	r2, r0
 800635a:	4b05      	ldr	r3, [pc, #20]	; (8006370 <HAL_RCC_GetPCLK1Freq+0x20>)
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	0a1b      	lsrs	r3, r3, #8
 8006360:	f003 0307 	and.w	r3, r3, #7
 8006364:	4903      	ldr	r1, [pc, #12]	; (8006374 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006366:	5ccb      	ldrb	r3, [r1, r3]
 8006368:	fa22 f303 	lsr.w	r3, r2, r3
}
 800636c:	4618      	mov	r0, r3
 800636e:	bd80      	pop	{r7, pc}
 8006370:	40021000 	.word	0x40021000
 8006374:	0800b294 	.word	0x0800b294

08006378 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800637c:	f7ff ffde 	bl	800633c <HAL_RCC_GetHCLKFreq>
 8006380:	4602      	mov	r2, r0
 8006382:	4b05      	ldr	r3, [pc, #20]	; (8006398 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	0adb      	lsrs	r3, r3, #11
 8006388:	f003 0307 	and.w	r3, r3, #7
 800638c:	4903      	ldr	r1, [pc, #12]	; (800639c <HAL_RCC_GetPCLK2Freq+0x24>)
 800638e:	5ccb      	ldrb	r3, [r1, r3]
 8006390:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006394:	4618      	mov	r0, r3
 8006396:	bd80      	pop	{r7, pc}
 8006398:	40021000 	.word	0x40021000
 800639c:	0800b294 	.word	0x0800b294

080063a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80063a8:	4b0a      	ldr	r3, [pc, #40]	; (80063d4 <RCC_Delay+0x34>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	4a0a      	ldr	r2, [pc, #40]	; (80063d8 <RCC_Delay+0x38>)
 80063ae:	fba2 2303 	umull	r2, r3, r2, r3
 80063b2:	0a5b      	lsrs	r3, r3, #9
 80063b4:	687a      	ldr	r2, [r7, #4]
 80063b6:	fb02 f303 	mul.w	r3, r2, r3
 80063ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80063bc:	bf00      	nop
  }
  while (Delay --);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	1e5a      	subs	r2, r3, #1
 80063c2:	60fa      	str	r2, [r7, #12]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d1f9      	bne.n	80063bc <RCC_Delay+0x1c>
}
 80063c8:	bf00      	nop
 80063ca:	bf00      	nop
 80063cc:	3714      	adds	r7, #20
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bc80      	pop	{r7}
 80063d2:	4770      	bx	lr
 80063d4:	200000a0 	.word	0x200000a0
 80063d8:	10624dd3 	.word	0x10624dd3

080063dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b082      	sub	sp, #8
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d101      	bne.n	80063ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e093      	b.n	8006516 <HAL_TIM_PWM_Init+0x13a>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a4b      	ldr	r2, [pc, #300]	; (8006520 <HAL_TIM_PWM_Init+0x144>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d013      	beq.n	8006420 <HAL_TIM_PWM_Init+0x44>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006400:	d00e      	beq.n	8006420 <HAL_TIM_PWM_Init+0x44>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a47      	ldr	r2, [pc, #284]	; (8006524 <HAL_TIM_PWM_Init+0x148>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d009      	beq.n	8006420 <HAL_TIM_PWM_Init+0x44>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a45      	ldr	r2, [pc, #276]	; (8006528 <HAL_TIM_PWM_Init+0x14c>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d004      	beq.n	8006420 <HAL_TIM_PWM_Init+0x44>
 8006416:	f240 5113 	movw	r1, #1299	; 0x513
 800641a:	4844      	ldr	r0, [pc, #272]	; (800652c <HAL_TIM_PWM_Init+0x150>)
 800641c:	f7fb f8a4 	bl	8001568 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d014      	beq.n	8006452 <HAL_TIM_PWM_Init+0x76>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	689b      	ldr	r3, [r3, #8]
 800642c:	2b10      	cmp	r3, #16
 800642e:	d010      	beq.n	8006452 <HAL_TIM_PWM_Init+0x76>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	689b      	ldr	r3, [r3, #8]
 8006434:	2b20      	cmp	r3, #32
 8006436:	d00c      	beq.n	8006452 <HAL_TIM_PWM_Init+0x76>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	2b40      	cmp	r3, #64	; 0x40
 800643e:	d008      	beq.n	8006452 <HAL_TIM_PWM_Init+0x76>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	2b60      	cmp	r3, #96	; 0x60
 8006446:	d004      	beq.n	8006452 <HAL_TIM_PWM_Init+0x76>
 8006448:	f240 5114 	movw	r1, #1300	; 0x514
 800644c:	4837      	ldr	r0, [pc, #220]	; (800652c <HAL_TIM_PWM_Init+0x150>)
 800644e:	f7fb f88b 	bl	8001568 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d00e      	beq.n	8006478 <HAL_TIM_PWM_Init+0x9c>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	691b      	ldr	r3, [r3, #16]
 800645e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006462:	d009      	beq.n	8006478 <HAL_TIM_PWM_Init+0x9c>
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800646c:	d004      	beq.n	8006478 <HAL_TIM_PWM_Init+0x9c>
 800646e:	f240 5115 	movw	r1, #1301	; 0x515
 8006472:	482e      	ldr	r0, [pc, #184]	; (800652c <HAL_TIM_PWM_Init+0x150>)
 8006474:	f7fb f878 	bl	8001568 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	699b      	ldr	r3, [r3, #24]
 800647c:	2b00      	cmp	r3, #0
 800647e:	d008      	beq.n	8006492 <HAL_TIM_PWM_Init+0xb6>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	699b      	ldr	r3, [r3, #24]
 8006484:	2b80      	cmp	r3, #128	; 0x80
 8006486:	d004      	beq.n	8006492 <HAL_TIM_PWM_Init+0xb6>
 8006488:	f240 5116 	movw	r1, #1302	; 0x516
 800648c:	4827      	ldr	r0, [pc, #156]	; (800652c <HAL_TIM_PWM_Init+0x150>)
 800648e:	f7fb f86b 	bl	8001568 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006498:	b2db      	uxtb	r3, r3
 800649a:	2b00      	cmp	r3, #0
 800649c:	d106      	bne.n	80064ac <HAL_TIM_PWM_Init+0xd0>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80064a6:	6878      	ldr	r0, [r7, #4]
 80064a8:	f7fb fe10 	bl	80020cc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2202      	movs	r2, #2
 80064b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	3304      	adds	r3, #4
 80064bc:	4619      	mov	r1, r3
 80064be:	4610      	mov	r0, r2
 80064c0:	f000 fbc0 	bl	8006c44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2201      	movs	r2, #1
 80064c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2201      	movs	r2, #1
 80064d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2201      	movs	r2, #1
 80064d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2201      	movs	r2, #1
 80064e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2201      	movs	r2, #1
 80064e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2201      	movs	r2, #1
 80064f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2201      	movs	r2, #1
 80064f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	2201      	movs	r2, #1
 8006500:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2201      	movs	r2, #1
 8006510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006514:	2300      	movs	r3, #0
}
 8006516:	4618      	mov	r0, r3
 8006518:	3708      	adds	r7, #8
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
 800651e:	bf00      	nop
 8006520:	40012c00 	.word	0x40012c00
 8006524:	40000400 	.word	0x40000400
 8006528:	40000800 	.word	0x40000800
 800652c:	0800b1d4 	.word	0x0800b1d4

08006530 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b084      	sub	sp, #16
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
 8006538:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a6f      	ldr	r2, [pc, #444]	; (80066fc <HAL_TIM_PWM_Start+0x1cc>)
 8006540:	4293      	cmp	r3, r2
 8006542:	d10b      	bne.n	800655c <HAL_TIM_PWM_Start+0x2c>
 8006544:	683b      	ldr	r3, [r7, #0]
 8006546:	2b00      	cmp	r3, #0
 8006548:	d040      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	2b04      	cmp	r3, #4
 800654e:	d03d      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 8006550:	683b      	ldr	r3, [r7, #0]
 8006552:	2b08      	cmp	r3, #8
 8006554:	d03a      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	2b0c      	cmp	r3, #12
 800655a:	d037      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006564:	d10b      	bne.n	800657e <HAL_TIM_PWM_Start+0x4e>
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d02f      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	2b04      	cmp	r3, #4
 8006570:	d02c      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	2b08      	cmp	r3, #8
 8006576:	d029      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	2b0c      	cmp	r3, #12
 800657c:	d026      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	4a5f      	ldr	r2, [pc, #380]	; (8006700 <HAL_TIM_PWM_Start+0x1d0>)
 8006584:	4293      	cmp	r3, r2
 8006586:	d10b      	bne.n	80065a0 <HAL_TIM_PWM_Start+0x70>
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d01e      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	2b04      	cmp	r3, #4
 8006592:	d01b      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	2b08      	cmp	r3, #8
 8006598:	d018      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b0c      	cmp	r3, #12
 800659e:	d015      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a57      	ldr	r2, [pc, #348]	; (8006704 <HAL_TIM_PWM_Start+0x1d4>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d10b      	bne.n	80065c2 <HAL_TIM_PWM_Start+0x92>
 80065aa:	683b      	ldr	r3, [r7, #0]
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00d      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	2b04      	cmp	r3, #4
 80065b4:	d00a      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	2b08      	cmp	r3, #8
 80065ba:	d007      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	2b0c      	cmp	r3, #12
 80065c0:	d004      	beq.n	80065cc <HAL_TIM_PWM_Start+0x9c>
 80065c2:	f240 5199 	movw	r1, #1433	; 0x599
 80065c6:	4850      	ldr	r0, [pc, #320]	; (8006708 <HAL_TIM_PWM_Start+0x1d8>)
 80065c8:	f7fa ffce 	bl	8001568 <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d109      	bne.n	80065e6 <HAL_TIM_PWM_Start+0xb6>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065d8:	b2db      	uxtb	r3, r3
 80065da:	2b01      	cmp	r3, #1
 80065dc:	bf14      	ite	ne
 80065de:	2301      	movne	r3, #1
 80065e0:	2300      	moveq	r3, #0
 80065e2:	b2db      	uxtb	r3, r3
 80065e4:	e022      	b.n	800662c <HAL_TIM_PWM_Start+0xfc>
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	2b04      	cmp	r3, #4
 80065ea:	d109      	bne.n	8006600 <HAL_TIM_PWM_Start+0xd0>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	bf14      	ite	ne
 80065f8:	2301      	movne	r3, #1
 80065fa:	2300      	moveq	r3, #0
 80065fc:	b2db      	uxtb	r3, r3
 80065fe:	e015      	b.n	800662c <HAL_TIM_PWM_Start+0xfc>
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	2b08      	cmp	r3, #8
 8006604:	d109      	bne.n	800661a <HAL_TIM_PWM_Start+0xea>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800660c:	b2db      	uxtb	r3, r3
 800660e:	2b01      	cmp	r3, #1
 8006610:	bf14      	ite	ne
 8006612:	2301      	movne	r3, #1
 8006614:	2300      	moveq	r3, #0
 8006616:	b2db      	uxtb	r3, r3
 8006618:	e008      	b.n	800662c <HAL_TIM_PWM_Start+0xfc>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b01      	cmp	r3, #1
 8006624:	bf14      	ite	ne
 8006626:	2301      	movne	r3, #1
 8006628:	2300      	moveq	r3, #0
 800662a:	b2db      	uxtb	r3, r3
 800662c:	2b00      	cmp	r3, #0
 800662e:	d001      	beq.n	8006634 <HAL_TIM_PWM_Start+0x104>
  {
    return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e05e      	b.n	80066f2 <HAL_TIM_PWM_Start+0x1c2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d104      	bne.n	8006644 <HAL_TIM_PWM_Start+0x114>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	2202      	movs	r2, #2
 800663e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006642:	e013      	b.n	800666c <HAL_TIM_PWM_Start+0x13c>
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	2b04      	cmp	r3, #4
 8006648:	d104      	bne.n	8006654 <HAL_TIM_PWM_Start+0x124>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2202      	movs	r2, #2
 800664e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006652:	e00b      	b.n	800666c <HAL_TIM_PWM_Start+0x13c>
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	2b08      	cmp	r3, #8
 8006658:	d104      	bne.n	8006664 <HAL_TIM_PWM_Start+0x134>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2202      	movs	r2, #2
 800665e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006662:	e003      	b.n	800666c <HAL_TIM_PWM_Start+0x13c>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2202      	movs	r2, #2
 8006668:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2201      	movs	r2, #1
 8006672:	6839      	ldr	r1, [r7, #0]
 8006674:	4618      	mov	r0, r3
 8006676:	f000 fd5d 	bl	8007134 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a1f      	ldr	r2, [pc, #124]	; (80066fc <HAL_TIM_PWM_Start+0x1cc>)
 8006680:	4293      	cmp	r3, r2
 8006682:	d107      	bne.n	8006694 <HAL_TIM_PWM_Start+0x164>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006692:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a18      	ldr	r2, [pc, #96]	; (80066fc <HAL_TIM_PWM_Start+0x1cc>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d00e      	beq.n	80066bc <HAL_TIM_PWM_Start+0x18c>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80066a6:	d009      	beq.n	80066bc <HAL_TIM_PWM_Start+0x18c>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a14      	ldr	r2, [pc, #80]	; (8006700 <HAL_TIM_PWM_Start+0x1d0>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d004      	beq.n	80066bc <HAL_TIM_PWM_Start+0x18c>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	4a13      	ldr	r2, [pc, #76]	; (8006704 <HAL_TIM_PWM_Start+0x1d4>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d111      	bne.n	80066e0 <HAL_TIM_PWM_Start+0x1b0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	f003 0307 	and.w	r3, r3, #7
 80066c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2b06      	cmp	r3, #6
 80066cc:	d010      	beq.n	80066f0 <HAL_TIM_PWM_Start+0x1c0>
    {
      __HAL_TIM_ENABLE(htim);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f042 0201 	orr.w	r2, r2, #1
 80066dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066de:	e007      	b.n	80066f0 <HAL_TIM_PWM_Start+0x1c0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	681a      	ldr	r2, [r3, #0]
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	f042 0201 	orr.w	r2, r2, #1
 80066ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80066f0:	2300      	movs	r3, #0
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3710      	adds	r7, #16
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	40012c00 	.word	0x40012c00
 8006700:	40000400 	.word	0x40000400
 8006704:	40000800 	.word	0x40000800
 8006708:	0800b1d4 	.word	0x0800b1d4

0800670c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b082      	sub	sp, #8
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	691b      	ldr	r3, [r3, #16]
 800671a:	f003 0302 	and.w	r3, r3, #2
 800671e:	2b02      	cmp	r3, #2
 8006720:	d122      	bne.n	8006768 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b02      	cmp	r3, #2
 800672e:	d11b      	bne.n	8006768 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	f06f 0202 	mvn.w	r2, #2
 8006738:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	699b      	ldr	r3, [r3, #24]
 8006746:	f003 0303 	and.w	r3, r3, #3
 800674a:	2b00      	cmp	r3, #0
 800674c:	d003      	beq.n	8006756 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f000 fa5c 	bl	8006c0c <HAL_TIM_IC_CaptureCallback>
 8006754:	e005      	b.n	8006762 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006756:	6878      	ldr	r0, [r7, #4]
 8006758:	f000 fa4f 	bl	8006bfa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f000 fa5e 	bl	8006c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	2200      	movs	r2, #0
 8006766:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	691b      	ldr	r3, [r3, #16]
 800676e:	f003 0304 	and.w	r3, r3, #4
 8006772:	2b04      	cmp	r3, #4
 8006774:	d122      	bne.n	80067bc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	f003 0304 	and.w	r3, r3, #4
 8006780:	2b04      	cmp	r3, #4
 8006782:	d11b      	bne.n	80067bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f06f 0204 	mvn.w	r2, #4
 800678c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	2202      	movs	r2, #2
 8006792:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	699b      	ldr	r3, [r3, #24]
 800679a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d003      	beq.n	80067aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f000 fa32 	bl	8006c0c <HAL_TIM_IC_CaptureCallback>
 80067a8:	e005      	b.n	80067b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 fa25 	bl	8006bfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f000 fa34 	bl	8006c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2200      	movs	r2, #0
 80067ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	691b      	ldr	r3, [r3, #16]
 80067c2:	f003 0308 	and.w	r3, r3, #8
 80067c6:	2b08      	cmp	r3, #8
 80067c8:	d122      	bne.n	8006810 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	f003 0308 	and.w	r3, r3, #8
 80067d4:	2b08      	cmp	r3, #8
 80067d6:	d11b      	bne.n	8006810 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f06f 0208 	mvn.w	r2, #8
 80067e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2204      	movs	r2, #4
 80067e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	69db      	ldr	r3, [r3, #28]
 80067ee:	f003 0303 	and.w	r3, r3, #3
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d003      	beq.n	80067fe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 fa08 	bl	8006c0c <HAL_TIM_IC_CaptureCallback>
 80067fc:	e005      	b.n	800680a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f000 f9fb 	bl	8006bfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006804:	6878      	ldr	r0, [r7, #4]
 8006806:	f000 fa0a 	bl	8006c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	f003 0310 	and.w	r3, r3, #16
 800681a:	2b10      	cmp	r3, #16
 800681c:	d122      	bne.n	8006864 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	68db      	ldr	r3, [r3, #12]
 8006824:	f003 0310 	and.w	r3, r3, #16
 8006828:	2b10      	cmp	r3, #16
 800682a:	d11b      	bne.n	8006864 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f06f 0210 	mvn.w	r2, #16
 8006834:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	2208      	movs	r2, #8
 800683a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	69db      	ldr	r3, [r3, #28]
 8006842:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006846:	2b00      	cmp	r3, #0
 8006848:	d003      	beq.n	8006852 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 f9de 	bl	8006c0c <HAL_TIM_IC_CaptureCallback>
 8006850:	e005      	b.n	800685e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 f9d1 	bl	8006bfa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006858:	6878      	ldr	r0, [r7, #4]
 800685a:	f000 f9e0 	bl	8006c1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	2200      	movs	r2, #0
 8006862:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	691b      	ldr	r3, [r3, #16]
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	2b01      	cmp	r3, #1
 8006870:	d10e      	bne.n	8006890 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	68db      	ldr	r3, [r3, #12]
 8006878:	f003 0301 	and.w	r3, r3, #1
 800687c:	2b01      	cmp	r3, #1
 800687e:	d107      	bne.n	8006890 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f06f 0201 	mvn.w	r2, #1
 8006888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f000 f9ac 	bl	8006be8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800689a:	2b80      	cmp	r3, #128	; 0x80
 800689c:	d10e      	bne.n	80068bc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068a8:	2b80      	cmp	r3, #128	; 0x80
 80068aa:	d107      	bne.n	80068bc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80068b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 fd43 	bl	8007342 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	691b      	ldr	r3, [r3, #16]
 80068c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068c6:	2b40      	cmp	r3, #64	; 0x40
 80068c8:	d10e      	bne.n	80068e8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068d4:	2b40      	cmp	r3, #64	; 0x40
 80068d6:	d107      	bne.n	80068e8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 f9a4 	bl	8006c30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	f003 0320 	and.w	r3, r3, #32
 80068f2:	2b20      	cmp	r3, #32
 80068f4:	d10e      	bne.n	8006914 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	68db      	ldr	r3, [r3, #12]
 80068fc:	f003 0320 	and.w	r3, r3, #32
 8006900:	2b20      	cmp	r3, #32
 8006902:	d107      	bne.n	8006914 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f06f 0220 	mvn.w	r2, #32
 800690c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 fd0e 	bl	8007330 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006914:	bf00      	nop
 8006916:	3708      	adds	r7, #8
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}

0800691c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d010      	beq.n	8006950 <HAL_TIM_PWM_ConfigChannel+0x34>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2b04      	cmp	r3, #4
 8006932:	d00d      	beq.n	8006950 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2b08      	cmp	r3, #8
 8006938:	d00a      	beq.n	8006950 <HAL_TIM_PWM_ConfigChannel+0x34>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2b0c      	cmp	r3, #12
 800693e:	d007      	beq.n	8006950 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2b3c      	cmp	r3, #60	; 0x3c
 8006944:	d004      	beq.n	8006950 <HAL_TIM_PWM_ConfigChannel+0x34>
 8006946:	f241 0127 	movw	r1, #4135	; 0x1027
 800694a:	489e      	ldr	r0, [pc, #632]	; (8006bc4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 800694c:	f7fa fe0c 	bl	8001568 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2b60      	cmp	r3, #96	; 0x60
 8006956:	d008      	beq.n	800696a <HAL_TIM_PWM_ConfigChannel+0x4e>
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2b70      	cmp	r3, #112	; 0x70
 800695e:	d004      	beq.n	800696a <HAL_TIM_PWM_ConfigChannel+0x4e>
 8006960:	f241 0128 	movw	r1, #4136	; 0x1028
 8006964:	4897      	ldr	r0, [pc, #604]	; (8006bc4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8006966:	f7fa fdff 	bl	8001568 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d008      	beq.n	8006984 <HAL_TIM_PWM_ConfigChannel+0x68>
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	689b      	ldr	r3, [r3, #8]
 8006976:	2b02      	cmp	r3, #2
 8006978:	d004      	beq.n	8006984 <HAL_TIM_PWM_ConfigChannel+0x68>
 800697a:	f241 0129 	movw	r1, #4137	; 0x1029
 800697e:	4891      	ldr	r0, [pc, #580]	; (8006bc4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8006980:	f7fa fdf2 	bl	8001568 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	691b      	ldr	r3, [r3, #16]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d008      	beq.n	800699e <HAL_TIM_PWM_ConfigChannel+0x82>
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	691b      	ldr	r3, [r3, #16]
 8006990:	2b04      	cmp	r3, #4
 8006992:	d004      	beq.n	800699e <HAL_TIM_PWM_ConfigChannel+0x82>
 8006994:	f241 012a 	movw	r1, #4138	; 0x102a
 8006998:	488a      	ldr	r0, [pc, #552]	; (8006bc4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 800699a:	f7fa fde5 	bl	8001568 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069a4:	2b01      	cmp	r3, #1
 80069a6:	d101      	bne.n	80069ac <HAL_TIM_PWM_ConfigChannel+0x90>
 80069a8:	2302      	movs	r3, #2
 80069aa:	e119      	b.n	8006be0 <HAL_TIM_PWM_ConfigChannel+0x2c4>
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2b0c      	cmp	r3, #12
 80069b8:	f200 810c 	bhi.w	8006bd4 <HAL_TIM_PWM_ConfigChannel+0x2b8>
 80069bc:	a201      	add	r2, pc, #4	; (adr r2, 80069c4 <HAL_TIM_PWM_ConfigChannel+0xa8>)
 80069be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069c2:	bf00      	nop
 80069c4:	080069f9 	.word	0x080069f9
 80069c8:	08006bd5 	.word	0x08006bd5
 80069cc:	08006bd5 	.word	0x08006bd5
 80069d0:	08006bd5 	.word	0x08006bd5
 80069d4:	08006a6b 	.word	0x08006a6b
 80069d8:	08006bd5 	.word	0x08006bd5
 80069dc:	08006bd5 	.word	0x08006bd5
 80069e0:	08006bd5 	.word	0x08006bd5
 80069e4:	08006adf 	.word	0x08006adf
 80069e8:	08006bd5 	.word	0x08006bd5
 80069ec:	08006bd5 	.word	0x08006bd5
 80069f0:	08006bd5 	.word	0x08006bd5
 80069f4:	08006b51 	.word	0x08006b51
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4a72      	ldr	r2, [pc, #456]	; (8006bc8 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d013      	beq.n	8006a2a <HAL_TIM_PWM_ConfigChannel+0x10e>
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a0a:	d00e      	beq.n	8006a2a <HAL_TIM_PWM_ConfigChannel+0x10e>
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a6e      	ldr	r2, [pc, #440]	; (8006bcc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006a12:	4293      	cmp	r3, r2
 8006a14:	d009      	beq.n	8006a2a <HAL_TIM_PWM_ConfigChannel+0x10e>
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a6d      	ldr	r2, [pc, #436]	; (8006bd0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d004      	beq.n	8006a2a <HAL_TIM_PWM_ConfigChannel+0x10e>
 8006a20:	f241 0134 	movw	r1, #4148	; 0x1034
 8006a24:	4867      	ldr	r0, [pc, #412]	; (8006bc4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8006a26:	f7fa fd9f 	bl	8001568 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	68b9      	ldr	r1, [r7, #8]
 8006a30:	4618      	mov	r0, r3
 8006a32:	f000 f969 	bl	8006d08 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	699a      	ldr	r2, [r3, #24]
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f042 0208 	orr.w	r2, r2, #8
 8006a44:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	699a      	ldr	r2, [r3, #24]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f022 0204 	bic.w	r2, r2, #4
 8006a54:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	6999      	ldr	r1, [r3, #24]
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	691a      	ldr	r2, [r3, #16]
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	430a      	orrs	r2, r1
 8006a66:	619a      	str	r2, [r3, #24]
      break;
 8006a68:	e0b5      	b.n	8006bd6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4a56      	ldr	r2, [pc, #344]	; (8006bc8 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8006a70:	4293      	cmp	r3, r2
 8006a72:	d013      	beq.n	8006a9c <HAL_TIM_PWM_ConfigChannel+0x180>
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a7c:	d00e      	beq.n	8006a9c <HAL_TIM_PWM_ConfigChannel+0x180>
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	4a52      	ldr	r2, [pc, #328]	; (8006bcc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d009      	beq.n	8006a9c <HAL_TIM_PWM_ConfigChannel+0x180>
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	4a50      	ldr	r2, [pc, #320]	; (8006bd0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d004      	beq.n	8006a9c <HAL_TIM_PWM_ConfigChannel+0x180>
 8006a92:	f241 0145 	movw	r1, #4165	; 0x1045
 8006a96:	484b      	ldr	r0, [pc, #300]	; (8006bc4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8006a98:	f7fa fd66 	bl	8001568 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68b9      	ldr	r1, [r7, #8]
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	f000 f9c0 	bl	8006e28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	699a      	ldr	r2, [r3, #24]
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006ab6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	699a      	ldr	r2, [r3, #24]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006ac6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	6999      	ldr	r1, [r3, #24]
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	691b      	ldr	r3, [r3, #16]
 8006ad2:	021a      	lsls	r2, r3, #8
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	619a      	str	r2, [r3, #24]
      break;
 8006adc:	e07b      	b.n	8006bd6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a39      	ldr	r2, [pc, #228]	; (8006bc8 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d013      	beq.n	8006b10 <HAL_TIM_PWM_ConfigChannel+0x1f4>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006af0:	d00e      	beq.n	8006b10 <HAL_TIM_PWM_ConfigChannel+0x1f4>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a35      	ldr	r2, [pc, #212]	; (8006bcc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d009      	beq.n	8006b10 <HAL_TIM_PWM_ConfigChannel+0x1f4>
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a33      	ldr	r2, [pc, #204]	; (8006bd0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d004      	beq.n	8006b10 <HAL_TIM_PWM_ConfigChannel+0x1f4>
 8006b06:	f241 0156 	movw	r1, #4182	; 0x1056
 8006b0a:	482e      	ldr	r0, [pc, #184]	; (8006bc4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8006b0c:	f7fa fd2c 	bl	8001568 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	68b9      	ldr	r1, [r7, #8]
 8006b16:	4618      	mov	r0, r3
 8006b18:	f000 fa1a 	bl	8006f50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	69da      	ldr	r2, [r3, #28]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f042 0208 	orr.w	r2, r2, #8
 8006b2a:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	69da      	ldr	r2, [r3, #28]
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f022 0204 	bic.w	r2, r2, #4
 8006b3a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	69d9      	ldr	r1, [r3, #28]
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	691a      	ldr	r2, [r3, #16]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	61da      	str	r2, [r3, #28]
      break;
 8006b4e:	e042      	b.n	8006bd6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a1c      	ldr	r2, [pc, #112]	; (8006bc8 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d013      	beq.n	8006b82 <HAL_TIM_PWM_ConfigChannel+0x266>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b62:	d00e      	beq.n	8006b82 <HAL_TIM_PWM_ConfigChannel+0x266>
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a18      	ldr	r2, [pc, #96]	; (8006bcc <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d009      	beq.n	8006b82 <HAL_TIM_PWM_ConfigChannel+0x266>
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a17      	ldr	r2, [pc, #92]	; (8006bd0 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d004      	beq.n	8006b82 <HAL_TIM_PWM_ConfigChannel+0x266>
 8006b78:	f241 0167 	movw	r1, #4199	; 0x1067
 8006b7c:	4811      	ldr	r0, [pc, #68]	; (8006bc4 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8006b7e:	f7fa fcf3 	bl	8001568 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	68b9      	ldr	r1, [r7, #8]
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f000 fa75 	bl	8007078 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	69da      	ldr	r2, [r3, #28]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	69da      	ldr	r2, [r3, #28]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006bac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	69d9      	ldr	r1, [r3, #28]
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	691b      	ldr	r3, [r3, #16]
 8006bb8:	021a      	lsls	r2, r3, #8
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	430a      	orrs	r2, r1
 8006bc0:	61da      	str	r2, [r3, #28]
      break;
 8006bc2:	e008      	b.n	8006bd6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 8006bc4:	0800b1d4 	.word	0x0800b1d4
 8006bc8:	40012c00 	.word	0x40012c00
 8006bcc:	40000400 	.word	0x40000400
 8006bd0:	40000800 	.word	0x40000800
    }

    default:
      break;
 8006bd4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006bde:	2300      	movs	r3, #0
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3710      	adds	r7, #16
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bc80      	pop	{r7}
 8006bf8:	4770      	bx	lr

08006bfa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006bfa:	b480      	push	{r7}
 8006bfc:	b083      	sub	sp, #12
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c02:	bf00      	nop
 8006c04:	370c      	adds	r7, #12
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bc80      	pop	{r7}
 8006c0a:	4770      	bx	lr

08006c0c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c0c:	b480      	push	{r7}
 8006c0e:	b083      	sub	sp, #12
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c14:	bf00      	nop
 8006c16:	370c      	adds	r7, #12
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bc80      	pop	{r7}
 8006c1c:	4770      	bx	lr

08006c1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c1e:	b480      	push	{r7}
 8006c20:	b083      	sub	sp, #12
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c26:	bf00      	nop
 8006c28:	370c      	adds	r7, #12
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bc80      	pop	{r7}
 8006c2e:	4770      	bx	lr

08006c30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006c30:	b480      	push	{r7}
 8006c32:	b083      	sub	sp, #12
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006c38:	bf00      	nop
 8006c3a:	370c      	adds	r7, #12
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	bc80      	pop	{r7}
 8006c40:	4770      	bx	lr
	...

08006c44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	4a29      	ldr	r2, [pc, #164]	; (8006cfc <TIM_Base_SetConfig+0xb8>)
 8006c58:	4293      	cmp	r3, r2
 8006c5a:	d00b      	beq.n	8006c74 <TIM_Base_SetConfig+0x30>
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c62:	d007      	beq.n	8006c74 <TIM_Base_SetConfig+0x30>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a26      	ldr	r2, [pc, #152]	; (8006d00 <TIM_Base_SetConfig+0xbc>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d003      	beq.n	8006c74 <TIM_Base_SetConfig+0x30>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a25      	ldr	r2, [pc, #148]	; (8006d04 <TIM_Base_SetConfig+0xc0>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d108      	bne.n	8006c86 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	68fa      	ldr	r2, [r7, #12]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	4a1c      	ldr	r2, [pc, #112]	; (8006cfc <TIM_Base_SetConfig+0xb8>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d00b      	beq.n	8006ca6 <TIM_Base_SetConfig+0x62>
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c94:	d007      	beq.n	8006ca6 <TIM_Base_SetConfig+0x62>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a19      	ldr	r2, [pc, #100]	; (8006d00 <TIM_Base_SetConfig+0xbc>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d003      	beq.n	8006ca6 <TIM_Base_SetConfig+0x62>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	4a18      	ldr	r2, [pc, #96]	; (8006d04 <TIM_Base_SetConfig+0xc0>)
 8006ca2:	4293      	cmp	r3, r2
 8006ca4:	d108      	bne.n	8006cb8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006cac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	68fa      	ldr	r2, [r7, #12]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	695b      	ldr	r3, [r3, #20]
 8006cc2:	4313      	orrs	r3, r2
 8006cc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	68fa      	ldr	r2, [r7, #12]
 8006cca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	689a      	ldr	r2, [r3, #8]
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006cd4:	683b      	ldr	r3, [r7, #0]
 8006cd6:	681a      	ldr	r2, [r3, #0]
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a07      	ldr	r2, [pc, #28]	; (8006cfc <TIM_Base_SetConfig+0xb8>)
 8006ce0:	4293      	cmp	r3, r2
 8006ce2:	d103      	bne.n	8006cec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	691a      	ldr	r2, [r3, #16]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	615a      	str	r2, [r3, #20]
}
 8006cf2:	bf00      	nop
 8006cf4:	3714      	adds	r7, #20
 8006cf6:	46bd      	mov	sp, r7
 8006cf8:	bc80      	pop	{r7}
 8006cfa:	4770      	bx	lr
 8006cfc:	40012c00 	.word	0x40012c00
 8006d00:	40000400 	.word	0x40000400
 8006d04:	40000800 	.word	0x40000800

08006d08 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b086      	sub	sp, #24
 8006d0c:	af00      	add	r7, sp, #0
 8006d0e:	6078      	str	r0, [r7, #4]
 8006d10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6a1b      	ldr	r3, [r3, #32]
 8006d16:	f023 0201 	bic.w	r2, r3, #1
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	6a1b      	ldr	r3, [r3, #32]
 8006d22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	685b      	ldr	r3, [r3, #4]
 8006d28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	699b      	ldr	r3, [r3, #24]
 8006d2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f023 0303 	bic.w	r3, r3, #3
 8006d3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006d4a:	697b      	ldr	r3, [r7, #20]
 8006d4c:	f023 0302 	bic.w	r3, r3, #2
 8006d50:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006d52:	683b      	ldr	r3, [r7, #0]
 8006d54:	689b      	ldr	r3, [r3, #8]
 8006d56:	697a      	ldr	r2, [r7, #20]
 8006d58:	4313      	orrs	r3, r2
 8006d5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	4a30      	ldr	r2, [pc, #192]	; (8006e20 <TIM_OC1_SetConfig+0x118>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d119      	bne.n	8006d98 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	68db      	ldr	r3, [r3, #12]
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d008      	beq.n	8006d7e <TIM_OC1_SetConfig+0x76>
 8006d6c:	683b      	ldr	r3, [r7, #0]
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	2b08      	cmp	r3, #8
 8006d72:	d004      	beq.n	8006d7e <TIM_OC1_SetConfig+0x76>
 8006d74:	f641 2141 	movw	r1, #6721	; 0x1a41
 8006d78:	482a      	ldr	r0, [pc, #168]	; (8006e24 <TIM_OC1_SetConfig+0x11c>)
 8006d7a:	f7fa fbf5 	bl	8001568 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	f023 0308 	bic.w	r3, r3, #8
 8006d84:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d86:	683b      	ldr	r3, [r7, #0]
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	697a      	ldr	r2, [r7, #20]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	f023 0304 	bic.w	r3, r3, #4
 8006d96:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a21      	ldr	r2, [pc, #132]	; (8006e20 <TIM_OC1_SetConfig+0x118>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d12d      	bne.n	8006dfc <TIM_OC1_SetConfig+0xf4>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006da8:	d008      	beq.n	8006dbc <TIM_OC1_SetConfig+0xb4>
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	699b      	ldr	r3, [r3, #24]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d004      	beq.n	8006dbc <TIM_OC1_SetConfig+0xb4>
 8006db2:	f641 214e 	movw	r1, #6734	; 0x1a4e
 8006db6:	481b      	ldr	r0, [pc, #108]	; (8006e24 <TIM_OC1_SetConfig+0x11c>)
 8006db8:	f7fa fbd6 	bl	8001568 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	695b      	ldr	r3, [r3, #20]
 8006dc0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006dc4:	d008      	beq.n	8006dd8 <TIM_OC1_SetConfig+0xd0>
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	695b      	ldr	r3, [r3, #20]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d004      	beq.n	8006dd8 <TIM_OC1_SetConfig+0xd0>
 8006dce:	f641 214f 	movw	r1, #6735	; 0x1a4f
 8006dd2:	4814      	ldr	r0, [pc, #80]	; (8006e24 <TIM_OC1_SetConfig+0x11c>)
 8006dd4:	f7fa fbc8 	bl	8001568 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006dde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006de0:	693b      	ldr	r3, [r7, #16]
 8006de2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006de6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	695b      	ldr	r3, [r3, #20]
 8006dec:	693a      	ldr	r2, [r7, #16]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	699b      	ldr	r3, [r3, #24]
 8006df6:	693a      	ldr	r2, [r7, #16]
 8006df8:	4313      	orrs	r3, r2
 8006dfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68fa      	ldr	r2, [r7, #12]
 8006e06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	685a      	ldr	r2, [r3, #4]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	697a      	ldr	r2, [r7, #20]
 8006e14:	621a      	str	r2, [r3, #32]
}
 8006e16:	bf00      	nop
 8006e18:	3718      	adds	r7, #24
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
 8006e1e:	bf00      	nop
 8006e20:	40012c00 	.word	0x40012c00
 8006e24:	0800b1d4 	.word	0x0800b1d4

08006e28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b086      	sub	sp, #24
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a1b      	ldr	r3, [r3, #32]
 8006e36:	f023 0210 	bic.w	r2, r3, #16
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	699b      	ldr	r3, [r3, #24]
 8006e4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	021b      	lsls	r3, r3, #8
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006e6c:	697b      	ldr	r3, [r7, #20]
 8006e6e:	f023 0320 	bic.w	r3, r3, #32
 8006e72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	689b      	ldr	r3, [r3, #8]
 8006e78:	011b      	lsls	r3, r3, #4
 8006e7a:	697a      	ldr	r2, [r7, #20]
 8006e7c:	4313      	orrs	r3, r2
 8006e7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	4a31      	ldr	r2, [pc, #196]	; (8006f48 <TIM_OC2_SetConfig+0x120>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d11a      	bne.n	8006ebe <TIM_OC2_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	68db      	ldr	r3, [r3, #12]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d008      	beq.n	8006ea2 <TIM_OC2_SetConfig+0x7a>
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	2b08      	cmp	r3, #8
 8006e96:	d004      	beq.n	8006ea2 <TIM_OC2_SetConfig+0x7a>
 8006e98:	f641 218c 	movw	r1, #6796	; 0x1a8c
 8006e9c:	482b      	ldr	r0, [pc, #172]	; (8006f4c <TIM_OC2_SetConfig+0x124>)
 8006e9e:	f7fa fb63 	bl	8001568 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006ea8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006eaa:	683b      	ldr	r3, [r7, #0]
 8006eac:	68db      	ldr	r3, [r3, #12]
 8006eae:	011b      	lsls	r3, r3, #4
 8006eb0:	697a      	ldr	r2, [r7, #20]
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006ebc:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	4a21      	ldr	r2, [pc, #132]	; (8006f48 <TIM_OC2_SetConfig+0x120>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d12f      	bne.n	8006f26 <TIM_OC2_SetConfig+0xfe>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006ec6:	683b      	ldr	r3, [r7, #0]
 8006ec8:	699b      	ldr	r3, [r3, #24]
 8006eca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ece:	d008      	beq.n	8006ee2 <TIM_OC2_SetConfig+0xba>
 8006ed0:	683b      	ldr	r3, [r7, #0]
 8006ed2:	699b      	ldr	r3, [r3, #24]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d004      	beq.n	8006ee2 <TIM_OC2_SetConfig+0xba>
 8006ed8:	f641 219a 	movw	r1, #6810	; 0x1a9a
 8006edc:	481b      	ldr	r0, [pc, #108]	; (8006f4c <TIM_OC2_SetConfig+0x124>)
 8006ede:	f7fa fb43 	bl	8001568 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	695b      	ldr	r3, [r3, #20]
 8006ee6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006eea:	d008      	beq.n	8006efe <TIM_OC2_SetConfig+0xd6>
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	695b      	ldr	r3, [r3, #20]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d004      	beq.n	8006efe <TIM_OC2_SetConfig+0xd6>
 8006ef4:	f641 219b 	movw	r1, #6811	; 0x1a9b
 8006ef8:	4814      	ldr	r0, [pc, #80]	; (8006f4c <TIM_OC2_SetConfig+0x124>)
 8006efa:	f7fa fb35 	bl	8001568 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006efe:	693b      	ldr	r3, [r7, #16]
 8006f00:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	695b      	ldr	r3, [r3, #20]
 8006f12:	009b      	lsls	r3, r3, #2
 8006f14:	693a      	ldr	r2, [r7, #16]
 8006f16:	4313      	orrs	r3, r2
 8006f18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	699b      	ldr	r3, [r3, #24]
 8006f1e:	009b      	lsls	r3, r3, #2
 8006f20:	693a      	ldr	r2, [r7, #16]
 8006f22:	4313      	orrs	r3, r2
 8006f24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	693a      	ldr	r2, [r7, #16]
 8006f2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	68fa      	ldr	r2, [r7, #12]
 8006f30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	685a      	ldr	r2, [r3, #4]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	697a      	ldr	r2, [r7, #20]
 8006f3e:	621a      	str	r2, [r3, #32]
}
 8006f40:	bf00      	nop
 8006f42:	3718      	adds	r7, #24
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}
 8006f48:	40012c00 	.word	0x40012c00
 8006f4c:	0800b1d4 	.word	0x0800b1d4

08006f50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b086      	sub	sp, #24
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
 8006f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	6a1b      	ldr	r3, [r3, #32]
 8006f5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6a1b      	ldr	r3, [r3, #32]
 8006f6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	685b      	ldr	r3, [r3, #4]
 8006f70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	69db      	ldr	r3, [r3, #28]
 8006f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f023 0303 	bic.w	r3, r3, #3
 8006f86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68fa      	ldr	r2, [r7, #12]
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006f92:	697b      	ldr	r3, [r7, #20]
 8006f94:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006f98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	021b      	lsls	r3, r3, #8
 8006fa0:	697a      	ldr	r2, [r7, #20]
 8006fa2:	4313      	orrs	r3, r2
 8006fa4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	4a31      	ldr	r2, [pc, #196]	; (8007070 <TIM_OC3_SetConfig+0x120>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d11a      	bne.n	8006fe4 <TIM_OC3_SetConfig+0x94>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	68db      	ldr	r3, [r3, #12]
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d008      	beq.n	8006fc8 <TIM_OC3_SetConfig+0x78>
 8006fb6:	683b      	ldr	r3, [r7, #0]
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	2b08      	cmp	r3, #8
 8006fbc:	d004      	beq.n	8006fc8 <TIM_OC3_SetConfig+0x78>
 8006fbe:	f641 21d7 	movw	r1, #6871	; 0x1ad7
 8006fc2:	482c      	ldr	r0, [pc, #176]	; (8007074 <TIM_OC3_SetConfig+0x124>)
 8006fc4:	f7fa fad0 	bl	8001568 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006fce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006fd0:	683b      	ldr	r3, [r7, #0]
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	021b      	lsls	r3, r3, #8
 8006fd6:	697a      	ldr	r2, [r7, #20]
 8006fd8:	4313      	orrs	r3, r2
 8006fda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006fe2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a22      	ldr	r2, [pc, #136]	; (8007070 <TIM_OC3_SetConfig+0x120>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d12f      	bne.n	800704c <TIM_OC3_SetConfig+0xfc>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	699b      	ldr	r3, [r3, #24]
 8006ff0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ff4:	d008      	beq.n	8007008 <TIM_OC3_SetConfig+0xb8>
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	699b      	ldr	r3, [r3, #24]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d004      	beq.n	8007008 <TIM_OC3_SetConfig+0xb8>
 8006ffe:	f641 21e4 	movw	r1, #6884	; 0x1ae4
 8007002:	481c      	ldr	r0, [pc, #112]	; (8007074 <TIM_OC3_SetConfig+0x124>)
 8007004:	f7fa fab0 	bl	8001568 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	695b      	ldr	r3, [r3, #20]
 800700c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007010:	d008      	beq.n	8007024 <TIM_OC3_SetConfig+0xd4>
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d004      	beq.n	8007024 <TIM_OC3_SetConfig+0xd4>
 800701a:	f641 21e5 	movw	r1, #6885	; 0x1ae5
 800701e:	4815      	ldr	r0, [pc, #84]	; (8007074 <TIM_OC3_SetConfig+0x124>)
 8007020:	f7fa faa2 	bl	8001568 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800702a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800702c:	693b      	ldr	r3, [r7, #16]
 800702e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007032:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	695b      	ldr	r3, [r3, #20]
 8007038:	011b      	lsls	r3, r3, #4
 800703a:	693a      	ldr	r2, [r7, #16]
 800703c:	4313      	orrs	r3, r2
 800703e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	699b      	ldr	r3, [r3, #24]
 8007044:	011b      	lsls	r3, r3, #4
 8007046:	693a      	ldr	r2, [r7, #16]
 8007048:	4313      	orrs	r3, r2
 800704a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	693a      	ldr	r2, [r7, #16]
 8007050:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	685a      	ldr	r2, [r3, #4]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	697a      	ldr	r2, [r7, #20]
 8007064:	621a      	str	r2, [r3, #32]
}
 8007066:	bf00      	nop
 8007068:	3718      	adds	r7, #24
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	40012c00 	.word	0x40012c00
 8007074:	0800b1d4 	.word	0x0800b1d4

08007078 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b086      	sub	sp, #24
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a1b      	ldr	r3, [r3, #32]
 8007086:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6a1b      	ldr	r3, [r3, #32]
 8007092:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	69db      	ldr	r3, [r3, #28]
 800709e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070ae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	021b      	lsls	r3, r3, #8
 80070b6:	68fa      	ldr	r2, [r7, #12]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80070bc:	693b      	ldr	r3, [r7, #16]
 80070be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070c2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	031b      	lsls	r3, r3, #12
 80070ca:	693a      	ldr	r2, [r7, #16]
 80070cc:	4313      	orrs	r3, r2
 80070ce:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	4a16      	ldr	r2, [pc, #88]	; (800712c <TIM_OC4_SetConfig+0xb4>)
 80070d4:	4293      	cmp	r3, r2
 80070d6:	d117      	bne.n	8007108 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80070e0:	d008      	beq.n	80070f4 <TIM_OC4_SetConfig+0x7c>
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	695b      	ldr	r3, [r3, #20]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d004      	beq.n	80070f4 <TIM_OC4_SetConfig+0x7c>
 80070ea:	f641 3123 	movw	r1, #6947	; 0x1b23
 80070ee:	4810      	ldr	r0, [pc, #64]	; (8007130 <TIM_OC4_SetConfig+0xb8>)
 80070f0:	f7fa fa3a 	bl	8001568 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80070fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	695b      	ldr	r3, [r3, #20]
 8007100:	019b      	lsls	r3, r3, #6
 8007102:	697a      	ldr	r2, [r7, #20]
 8007104:	4313      	orrs	r3, r2
 8007106:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	697a      	ldr	r2, [r7, #20]
 800710c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	68fa      	ldr	r2, [r7, #12]
 8007112:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007114:	683b      	ldr	r3, [r7, #0]
 8007116:	685a      	ldr	r2, [r3, #4]
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	693a      	ldr	r2, [r7, #16]
 8007120:	621a      	str	r2, [r3, #32]
}
 8007122:	bf00      	nop
 8007124:	3718      	adds	r7, #24
 8007126:	46bd      	mov	sp, r7
 8007128:	bd80      	pop	{r7, pc}
 800712a:	bf00      	nop
 800712c:	40012c00 	.word	0x40012c00
 8007130:	0800b1d4 	.word	0x0800b1d4

08007134 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b086      	sub	sp, #24
 8007138:	af00      	add	r7, sp, #0
 800713a:	60f8      	str	r0, [r7, #12]
 800713c:	60b9      	str	r1, [r7, #8]
 800713e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	4a22      	ldr	r2, [pc, #136]	; (80071cc <TIM_CCxChannelCmd+0x98>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d010      	beq.n	800716a <TIM_CCxChannelCmd+0x36>
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800714e:	d00c      	beq.n	800716a <TIM_CCxChannelCmd+0x36>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	4a1f      	ldr	r2, [pc, #124]	; (80071d0 <TIM_CCxChannelCmd+0x9c>)
 8007154:	4293      	cmp	r3, r2
 8007156:	d008      	beq.n	800716a <TIM_CCxChannelCmd+0x36>
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	4a1e      	ldr	r2, [pc, #120]	; (80071d4 <TIM_CCxChannelCmd+0xa0>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d004      	beq.n	800716a <TIM_CCxChannelCmd+0x36>
 8007160:	f641 5109 	movw	r1, #7433	; 0x1d09
 8007164:	481c      	ldr	r0, [pc, #112]	; (80071d8 <TIM_CCxChannelCmd+0xa4>)
 8007166:	f7fa f9ff 	bl	8001568 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800716a:	68bb      	ldr	r3, [r7, #8]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d010      	beq.n	8007192 <TIM_CCxChannelCmd+0x5e>
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	2b04      	cmp	r3, #4
 8007174:	d00d      	beq.n	8007192 <TIM_CCxChannelCmd+0x5e>
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	2b08      	cmp	r3, #8
 800717a:	d00a      	beq.n	8007192 <TIM_CCxChannelCmd+0x5e>
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	2b0c      	cmp	r3, #12
 8007180:	d007      	beq.n	8007192 <TIM_CCxChannelCmd+0x5e>
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	2b3c      	cmp	r3, #60	; 0x3c
 8007186:	d004      	beq.n	8007192 <TIM_CCxChannelCmd+0x5e>
 8007188:	f641 510a 	movw	r1, #7434	; 0x1d0a
 800718c:	4812      	ldr	r0, [pc, #72]	; (80071d8 <TIM_CCxChannelCmd+0xa4>)
 800718e:	f7fa f9eb 	bl	8001568 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	f003 031f 	and.w	r3, r3, #31
 8007198:	2201      	movs	r2, #1
 800719a:	fa02 f303 	lsl.w	r3, r2, r3
 800719e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	6a1a      	ldr	r2, [r3, #32]
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	43db      	mvns	r3, r3
 80071a8:	401a      	ands	r2, r3
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6a1a      	ldr	r2, [r3, #32]
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	f003 031f 	and.w	r3, r3, #31
 80071b8:	6879      	ldr	r1, [r7, #4]
 80071ba:	fa01 f303 	lsl.w	r3, r1, r3
 80071be:	431a      	orrs	r2, r3
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	621a      	str	r2, [r3, #32]
}
 80071c4:	bf00      	nop
 80071c6:	3718      	adds	r7, #24
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}
 80071cc:	40012c00 	.word	0x40012c00
 80071d0:	40000400 	.word	0x40000400
 80071d4:	40000800 	.word	0x40000800
 80071d8:	0800b1d4 	.word	0x0800b1d4

080071dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b084      	sub	sp, #16
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]
 80071e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4a4d      	ldr	r2, [pc, #308]	; (8007320 <HAL_TIMEx_MasterConfigSynchronization+0x144>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d013      	beq.n	8007218 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071f8:	d00e      	beq.n	8007218 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a49      	ldr	r2, [pc, #292]	; (8007324 <HAL_TIMEx_MasterConfigSynchronization+0x148>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d009      	beq.n	8007218 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a47      	ldr	r2, [pc, #284]	; (8007328 <HAL_TIMEx_MasterConfigSynchronization+0x14c>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d004      	beq.n	8007218 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 800720e:	f240 7186 	movw	r1, #1926	; 0x786
 8007212:	4846      	ldr	r0, [pc, #280]	; (800732c <HAL_TIMEx_MasterConfigSynchronization+0x150>)
 8007214:	f7fa f9a8 	bl	8001568 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	2b00      	cmp	r3, #0
 800721e:	d020      	beq.n	8007262 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2b10      	cmp	r3, #16
 8007226:	d01c      	beq.n	8007262 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	2b20      	cmp	r3, #32
 800722e:	d018      	beq.n	8007262 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	2b30      	cmp	r3, #48	; 0x30
 8007236:	d014      	beq.n	8007262 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	2b40      	cmp	r3, #64	; 0x40
 800723e:	d010      	beq.n	8007262 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	2b50      	cmp	r3, #80	; 0x50
 8007246:	d00c      	beq.n	8007262 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	2b60      	cmp	r3, #96	; 0x60
 800724e:	d008      	beq.n	8007262 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007250:	683b      	ldr	r3, [r7, #0]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	2b70      	cmp	r3, #112	; 0x70
 8007256:	d004      	beq.n	8007262 <HAL_TIMEx_MasterConfigSynchronization+0x86>
 8007258:	f240 7187 	movw	r1, #1927	; 0x787
 800725c:	4833      	ldr	r0, [pc, #204]	; (800732c <HAL_TIMEx_MasterConfigSynchronization+0x150>)
 800725e:	f7fa f983 	bl	8001568 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	2b80      	cmp	r3, #128	; 0x80
 8007268:	d008      	beq.n	800727c <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	2b00      	cmp	r3, #0
 8007270:	d004      	beq.n	800727c <HAL_TIMEx_MasterConfigSynchronization+0xa0>
 8007272:	f44f 61f1 	mov.w	r1, #1928	; 0x788
 8007276:	482d      	ldr	r0, [pc, #180]	; (800732c <HAL_TIMEx_MasterConfigSynchronization+0x150>)
 8007278:	f7fa f976 	bl	8001568 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007282:	2b01      	cmp	r3, #1
 8007284:	d101      	bne.n	800728a <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007286:	2302      	movs	r3, #2
 8007288:	e046      	b.n	8007318 <HAL_TIMEx_MasterConfigSynchronization+0x13c>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	2201      	movs	r2, #1
 800728e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	2202      	movs	r2, #2
 8007296:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072b0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80072b2:	683b      	ldr	r3, [r7, #0]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	68fa      	ldr	r2, [r7, #12]
 80072b8:	4313      	orrs	r3, r2
 80072ba:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	68fa      	ldr	r2, [r7, #12]
 80072c2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a15      	ldr	r2, [pc, #84]	; (8007320 <HAL_TIMEx_MasterConfigSynchronization+0x144>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d00e      	beq.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0x110>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072d6:	d009      	beq.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0x110>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a11      	ldr	r2, [pc, #68]	; (8007324 <HAL_TIMEx_MasterConfigSynchronization+0x148>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d004      	beq.n	80072ec <HAL_TIMEx_MasterConfigSynchronization+0x110>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	4a10      	ldr	r2, [pc, #64]	; (8007328 <HAL_TIMEx_MasterConfigSynchronization+0x14c>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d10c      	bne.n	8007306 <HAL_TIMEx_MasterConfigSynchronization+0x12a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072ec:	68bb      	ldr	r3, [r7, #8]
 80072ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072f2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	68ba      	ldr	r2, [r7, #8]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68ba      	ldr	r2, [r7, #8]
 8007304:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2201      	movs	r2, #1
 800730a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2200      	movs	r2, #0
 8007312:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	4618      	mov	r0, r3
 800731a:	3710      	adds	r7, #16
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}
 8007320:	40012c00 	.word	0x40012c00
 8007324:	40000400 	.word	0x40000400
 8007328:	40000800 	.word	0x40000800
 800732c:	0800b20c 	.word	0x0800b20c

08007330 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007338:	bf00      	nop
 800733a:	370c      	adds	r7, #12
 800733c:	46bd      	mov	sp, r7
 800733e:	bc80      	pop	{r7}
 8007340:	4770      	bx	lr

08007342 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007342:	b480      	push	{r7}
 8007344:	b083      	sub	sp, #12
 8007346:	af00      	add	r7, sp, #0
 8007348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800734a:	bf00      	nop
 800734c:	370c      	adds	r7, #12
 800734e:	46bd      	mov	sp, r7
 8007350:	bc80      	pop	{r7}
 8007352:	4770      	bx	lr

08007354 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d101      	bne.n	8007366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e092      	b.n	800748c <HAL_UART_Init+0x138>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	699b      	ldr	r3, [r3, #24]
 800736a:	2b00      	cmp	r3, #0
 800736c:	d02c      	beq.n	80073c8 <HAL_UART_Init+0x74>
  {
    /* The hardware flow control is available only for USART1, USART2 and USART3 */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a48      	ldr	r2, [pc, #288]	; (8007494 <HAL_UART_Init+0x140>)
 8007374:	4293      	cmp	r3, r2
 8007376:	d00e      	beq.n	8007396 <HAL_UART_Init+0x42>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a46      	ldr	r2, [pc, #280]	; (8007498 <HAL_UART_Init+0x144>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d009      	beq.n	8007396 <HAL_UART_Init+0x42>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	4a45      	ldr	r2, [pc, #276]	; (800749c <HAL_UART_Init+0x148>)
 8007388:	4293      	cmp	r3, r2
 800738a:	d004      	beq.n	8007396 <HAL_UART_Init+0x42>
 800738c:	f44f 71b6 	mov.w	r1, #364	; 0x16c
 8007390:	4843      	ldr	r0, [pc, #268]	; (80074a0 <HAL_UART_Init+0x14c>)
 8007392:	f7fa f8e9 	bl	8001568 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	699b      	ldr	r3, [r3, #24]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d028      	beq.n	80073f0 <HAL_UART_Init+0x9c>
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073a6:	d023      	beq.n	80073f0 <HAL_UART_Init+0x9c>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	699b      	ldr	r3, [r3, #24]
 80073ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80073b0:	d01e      	beq.n	80073f0 <HAL_UART_Init+0x9c>
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	699b      	ldr	r3, [r3, #24]
 80073b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80073ba:	d019      	beq.n	80073f0 <HAL_UART_Init+0x9c>
 80073bc:	f240 116d 	movw	r1, #365	; 0x16d
 80073c0:	4837      	ldr	r0, [pc, #220]	; (80074a0 <HAL_UART_Init+0x14c>)
 80073c2:	f7fa f8d1 	bl	8001568 <assert_failed>
 80073c6:	e013      	b.n	80073f0 <HAL_UART_Init+0x9c>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4a31      	ldr	r2, [pc, #196]	; (8007494 <HAL_UART_Init+0x140>)
 80073ce:	4293      	cmp	r3, r2
 80073d0:	d00e      	beq.n	80073f0 <HAL_UART_Init+0x9c>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	4a30      	ldr	r2, [pc, #192]	; (8007498 <HAL_UART_Init+0x144>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d009      	beq.n	80073f0 <HAL_UART_Init+0x9c>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	4a2e      	ldr	r2, [pc, #184]	; (800749c <HAL_UART_Init+0x148>)
 80073e2:	4293      	cmp	r3, r2
 80073e4:	d004      	beq.n	80073f0 <HAL_UART_Init+0x9c>
 80073e6:	f240 1171 	movw	r1, #369	; 0x171
 80073ea:	482d      	ldr	r0, [pc, #180]	; (80074a0 <HAL_UART_Init+0x14c>)
 80073ec:	f7fa f8bc 	bl	8001568 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d009      	beq.n	800740c <HAL_UART_Init+0xb8>
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007400:	d004      	beq.n	800740c <HAL_UART_Init+0xb8>
 8007402:	f240 1173 	movw	r1, #371	; 0x173
 8007406:	4826      	ldr	r0, [pc, #152]	; (80074a0 <HAL_UART_Init+0x14c>)
 8007408:	f7fa f8ae 	bl	8001568 <assert_failed>
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007412:	b2db      	uxtb	r3, r3
 8007414:	2b00      	cmp	r3, #0
 8007416:	d106      	bne.n	8007426 <HAL_UART_Init+0xd2>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2200      	movs	r2, #0
 800741c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f7fa fee5 	bl	80021f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2224      	movs	r2, #36	; 0x24
 800742a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	68da      	ldr	r2, [r3, #12]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800743c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 fc8c 	bl	8007d5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	691a      	ldr	r2, [r3, #16]
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007452:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	695a      	ldr	r2, [r3, #20]
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007462:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68da      	ldr	r2, [r3, #12]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007472:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	2200      	movs	r2, #0
 8007478:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2220      	movs	r2, #32
 800747e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2220      	movs	r2, #32
 8007486:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800748a:	2300      	movs	r3, #0
}
 800748c:	4618      	mov	r0, r3
 800748e:	3708      	adds	r7, #8
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}
 8007494:	40013800 	.word	0x40013800
 8007498:	40004400 	.word	0x40004400
 800749c:	40004800 	.word	0x40004800
 80074a0:	0800b248 	.word	0x0800b248

080074a4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074a4:	b580      	push	{r7, lr}
 80074a6:	b08a      	sub	sp, #40	; 0x28
 80074a8:	af02      	add	r7, sp, #8
 80074aa:	60f8      	str	r0, [r7, #12]
 80074ac:	60b9      	str	r1, [r7, #8]
 80074ae:	603b      	str	r3, [r7, #0]
 80074b0:	4613      	mov	r3, r2
 80074b2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80074b4:	2300      	movs	r3, #0
 80074b6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074be:	b2db      	uxtb	r3, r3
 80074c0:	2b20      	cmp	r3, #32
 80074c2:	d17c      	bne.n	80075be <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d002      	beq.n	80074d0 <HAL_UART_Transmit+0x2c>
 80074ca:	88fb      	ldrh	r3, [r7, #6]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d101      	bne.n	80074d4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80074d0:	2301      	movs	r3, #1
 80074d2:	e075      	b.n	80075c0 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d101      	bne.n	80074e2 <HAL_UART_Transmit+0x3e>
 80074de:	2302      	movs	r3, #2
 80074e0:	e06e      	b.n	80075c0 <HAL_UART_Transmit+0x11c>
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	2201      	movs	r2, #1
 80074e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	2200      	movs	r2, #0
 80074ee:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	2221      	movs	r2, #33	; 0x21
 80074f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80074f8:	f7fa ff4c 	bl	8002394 <HAL_GetTick>
 80074fc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	88fa      	ldrh	r2, [r7, #6]
 8007502:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	88fa      	ldrh	r2, [r7, #6]
 8007508:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007512:	d108      	bne.n	8007526 <HAL_UART_Transmit+0x82>
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	691b      	ldr	r3, [r3, #16]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d104      	bne.n	8007526 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800751c:	2300      	movs	r3, #0
 800751e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007520:	68bb      	ldr	r3, [r7, #8]
 8007522:	61bb      	str	r3, [r7, #24]
 8007524:	e003      	b.n	800752e <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800752a:	2300      	movs	r3, #0
 800752c:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	2200      	movs	r2, #0
 8007532:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007536:	e02a      	b.n	800758e <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	9300      	str	r3, [sp, #0]
 800753c:	697b      	ldr	r3, [r7, #20]
 800753e:	2200      	movs	r2, #0
 8007540:	2180      	movs	r1, #128	; 0x80
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	f000 fa37 	bl	80079b6 <UART_WaitOnFlagUntilTimeout>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d001      	beq.n	8007552 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800754e:	2303      	movs	r3, #3
 8007550:	e036      	b.n	80075c0 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007552:	69fb      	ldr	r3, [r7, #28]
 8007554:	2b00      	cmp	r3, #0
 8007556:	d10b      	bne.n	8007570 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	881b      	ldrh	r3, [r3, #0]
 800755c:	461a      	mov	r2, r3
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007566:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007568:	69bb      	ldr	r3, [r7, #24]
 800756a:	3302      	adds	r3, #2
 800756c:	61bb      	str	r3, [r7, #24]
 800756e:	e007      	b.n	8007580 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	781a      	ldrb	r2, [r3, #0]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800757a:	69fb      	ldr	r3, [r7, #28]
 800757c:	3301      	adds	r3, #1
 800757e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007584:	b29b      	uxth	r3, r3
 8007586:	3b01      	subs	r3, #1
 8007588:	b29a      	uxth	r2, r3
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007592:	b29b      	uxth	r3, r3
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1cf      	bne.n	8007538 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	9300      	str	r3, [sp, #0]
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	2200      	movs	r2, #0
 80075a0:	2140      	movs	r1, #64	; 0x40
 80075a2:	68f8      	ldr	r0, [r7, #12]
 80075a4:	f000 fa07 	bl	80079b6 <UART_WaitOnFlagUntilTimeout>
 80075a8:	4603      	mov	r3, r0
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d001      	beq.n	80075b2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80075ae:	2303      	movs	r3, #3
 80075b0:	e006      	b.n	80075c0 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2220      	movs	r2, #32
 80075b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80075ba:	2300      	movs	r3, #0
 80075bc:	e000      	b.n	80075c0 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80075be:	2302      	movs	r3, #2
  }
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3720      	adds	r7, #32
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}

080075c8 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075c8:	b580      	push	{r7, lr}
 80075ca:	b084      	sub	sp, #16
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	60f8      	str	r0, [r7, #12]
 80075d0:	60b9      	str	r1, [r7, #8]
 80075d2:	4613      	mov	r3, r2
 80075d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	2b20      	cmp	r3, #32
 80075e0:	d11d      	bne.n	800761e <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d002      	beq.n	80075ee <HAL_UART_Receive_IT+0x26>
 80075e8:	88fb      	ldrh	r3, [r7, #6]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d101      	bne.n	80075f2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e016      	b.n	8007620 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d101      	bne.n	8007600 <HAL_UART_Receive_IT+0x38>
 80075fc:	2302      	movs	r3, #2
 80075fe:	e00f      	b.n	8007620 <HAL_UART_Receive_IT+0x58>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	2200      	movs	r2, #0
 800760c:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800760e:	88fb      	ldrh	r3, [r7, #6]
 8007610:	461a      	mov	r2, r3
 8007612:	68b9      	ldr	r1, [r7, #8]
 8007614:	68f8      	ldr	r0, [r7, #12]
 8007616:	f000 fa18 	bl	8007a4a <UART_Start_Receive_IT>
 800761a:	4603      	mov	r3, r0
 800761c:	e000      	b.n	8007620 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800761e:	2302      	movs	r3, #2
  }
}
 8007620:	4618      	mov	r0, r3
 8007622:	3710      	adds	r7, #16
 8007624:	46bd      	mov	sp, r7
 8007626:	bd80      	pop	{r7, pc}

08007628 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b08a      	sub	sp, #40	; 0x28
 800762c:	af00      	add	r7, sp, #0
 800762e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	68db      	ldr	r3, [r3, #12]
 800763e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	695b      	ldr	r3, [r3, #20]
 8007646:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007648:	2300      	movs	r3, #0
 800764a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800764c:	2300      	movs	r3, #0
 800764e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007652:	f003 030f 	and.w	r3, r3, #15
 8007656:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007658:	69bb      	ldr	r3, [r7, #24]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d10d      	bne.n	800767a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800765e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007660:	f003 0320 	and.w	r3, r3, #32
 8007664:	2b00      	cmp	r3, #0
 8007666:	d008      	beq.n	800767a <HAL_UART_IRQHandler+0x52>
 8007668:	6a3b      	ldr	r3, [r7, #32]
 800766a:	f003 0320 	and.w	r3, r3, #32
 800766e:	2b00      	cmp	r3, #0
 8007670:	d003      	beq.n	800767a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 fac9 	bl	8007c0a <UART_Receive_IT>
      return;
 8007678:	e17b      	b.n	8007972 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800767a:	69bb      	ldr	r3, [r7, #24]
 800767c:	2b00      	cmp	r3, #0
 800767e:	f000 80b1 	beq.w	80077e4 <HAL_UART_IRQHandler+0x1bc>
 8007682:	69fb      	ldr	r3, [r7, #28]
 8007684:	f003 0301 	and.w	r3, r3, #1
 8007688:	2b00      	cmp	r3, #0
 800768a:	d105      	bne.n	8007698 <HAL_UART_IRQHandler+0x70>
 800768c:	6a3b      	ldr	r3, [r7, #32]
 800768e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007692:	2b00      	cmp	r3, #0
 8007694:	f000 80a6 	beq.w	80077e4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007698:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800769a:	f003 0301 	and.w	r3, r3, #1
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d00a      	beq.n	80076b8 <HAL_UART_IRQHandler+0x90>
 80076a2:	6a3b      	ldr	r3, [r7, #32]
 80076a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d005      	beq.n	80076b8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076b0:	f043 0201 	orr.w	r2, r3, #1
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80076b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ba:	f003 0304 	and.w	r3, r3, #4
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00a      	beq.n	80076d8 <HAL_UART_IRQHandler+0xb0>
 80076c2:	69fb      	ldr	r3, [r7, #28]
 80076c4:	f003 0301 	and.w	r3, r3, #1
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d005      	beq.n	80076d8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076d0:	f043 0202 	orr.w	r2, r3, #2
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80076d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076da:	f003 0302 	and.w	r3, r3, #2
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d00a      	beq.n	80076f8 <HAL_UART_IRQHandler+0xd0>
 80076e2:	69fb      	ldr	r3, [r7, #28]
 80076e4:	f003 0301 	and.w	r3, r3, #1
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d005      	beq.n	80076f8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076f0:	f043 0204 	orr.w	r2, r3, #4
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80076f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fa:	f003 0308 	and.w	r3, r3, #8
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d00f      	beq.n	8007722 <HAL_UART_IRQHandler+0xfa>
 8007702:	6a3b      	ldr	r3, [r7, #32]
 8007704:	f003 0320 	and.w	r3, r3, #32
 8007708:	2b00      	cmp	r3, #0
 800770a:	d104      	bne.n	8007716 <HAL_UART_IRQHandler+0xee>
 800770c:	69fb      	ldr	r3, [r7, #28]
 800770e:	f003 0301 	and.w	r3, r3, #1
 8007712:	2b00      	cmp	r3, #0
 8007714:	d005      	beq.n	8007722 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800771a:	f043 0208 	orr.w	r2, r3, #8
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007726:	2b00      	cmp	r3, #0
 8007728:	f000 811e 	beq.w	8007968 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800772c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800772e:	f003 0320 	and.w	r3, r3, #32
 8007732:	2b00      	cmp	r3, #0
 8007734:	d007      	beq.n	8007746 <HAL_UART_IRQHandler+0x11e>
 8007736:	6a3b      	ldr	r3, [r7, #32]
 8007738:	f003 0320 	and.w	r3, r3, #32
 800773c:	2b00      	cmp	r3, #0
 800773e:	d002      	beq.n	8007746 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f000 fa62 	bl	8007c0a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	695b      	ldr	r3, [r3, #20]
 800774c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007750:	2b00      	cmp	r3, #0
 8007752:	bf14      	ite	ne
 8007754:	2301      	movne	r3, #1
 8007756:	2300      	moveq	r3, #0
 8007758:	b2db      	uxtb	r3, r3
 800775a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007760:	f003 0308 	and.w	r3, r3, #8
 8007764:	2b00      	cmp	r3, #0
 8007766:	d102      	bne.n	800776e <HAL_UART_IRQHandler+0x146>
 8007768:	697b      	ldr	r3, [r7, #20]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d031      	beq.n	80077d2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f000 f9a4 	bl	8007abc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	695b      	ldr	r3, [r3, #20]
 800777a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800777e:	2b00      	cmp	r3, #0
 8007780:	d023      	beq.n	80077ca <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	695a      	ldr	r2, [r3, #20]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007790:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007796:	2b00      	cmp	r3, #0
 8007798:	d013      	beq.n	80077c2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800779e:	4a76      	ldr	r2, [pc, #472]	; (8007978 <HAL_UART_IRQHandler+0x350>)
 80077a0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a6:	4618      	mov	r0, r3
 80077a8:	f7fa ff98 	bl	80026dc <HAL_DMA_Abort_IT>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d016      	beq.n	80077e0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077b8:	687a      	ldr	r2, [r7, #4]
 80077ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80077bc:	4610      	mov	r0, r2
 80077be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077c0:	e00e      	b.n	80077e0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f000 f8e3 	bl	800798e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077c8:	e00a      	b.n	80077e0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 f8df 	bl	800798e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077d0:	e006      	b.n	80077e0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	f000 f8db 	bl	800798e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80077de:	e0c3      	b.n	8007968 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077e0:	bf00      	nop
    return;
 80077e2:	e0c1      	b.n	8007968 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077e8:	2b01      	cmp	r3, #1
 80077ea:	f040 80a1 	bne.w	8007930 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80077ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077f0:	f003 0310 	and.w	r3, r3, #16
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f000 809b 	beq.w	8007930 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80077fa:	6a3b      	ldr	r3, [r7, #32]
 80077fc:	f003 0310 	and.w	r3, r3, #16
 8007800:	2b00      	cmp	r3, #0
 8007802:	f000 8095 	beq.w	8007930 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007806:	2300      	movs	r3, #0
 8007808:	60fb      	str	r3, [r7, #12]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	60fb      	str	r3, [r7, #12]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	60fb      	str	r3, [r7, #12]
 800781a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	695b      	ldr	r3, [r3, #20]
 8007822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007826:	2b00      	cmp	r3, #0
 8007828:	d04e      	beq.n	80078c8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	685b      	ldr	r3, [r3, #4]
 8007832:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8007834:	8a3b      	ldrh	r3, [r7, #16]
 8007836:	2b00      	cmp	r3, #0
 8007838:	f000 8098 	beq.w	800796c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007840:	8a3a      	ldrh	r2, [r7, #16]
 8007842:	429a      	cmp	r2, r3
 8007844:	f080 8092 	bcs.w	800796c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	8a3a      	ldrh	r2, [r7, #16]
 800784c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007852:	699b      	ldr	r3, [r3, #24]
 8007854:	2b20      	cmp	r3, #32
 8007856:	d02b      	beq.n	80078b0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	68da      	ldr	r2, [r3, #12]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007866:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	695a      	ldr	r2, [r3, #20]
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f022 0201 	bic.w	r2, r2, #1
 8007876:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	695a      	ldr	r2, [r3, #20]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007886:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	2220      	movs	r2, #32
 800788c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	2200      	movs	r2, #0
 8007894:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	68da      	ldr	r2, [r3, #12]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f022 0210 	bic.w	r2, r2, #16
 80078a4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078aa:	4618      	mov	r0, r3
 80078ac:	f7fa fedc 	bl	8002668 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078b8:	b29b      	uxth	r3, r3
 80078ba:	1ad3      	subs	r3, r2, r3
 80078bc:	b29b      	uxth	r3, r3
 80078be:	4619      	mov	r1, r3
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 f86d 	bl	80079a0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80078c6:	e051      	b.n	800796c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	1ad3      	subs	r3, r2, r3
 80078d4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078da:	b29b      	uxth	r3, r3
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d047      	beq.n	8007970 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80078e0:	8a7b      	ldrh	r3, [r7, #18]
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d044      	beq.n	8007970 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	68da      	ldr	r2, [r3, #12]
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80078f4:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	695a      	ldr	r2, [r3, #20]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f022 0201 	bic.w	r2, r2, #1
 8007904:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	2220      	movs	r2, #32
 800790a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2200      	movs	r2, #0
 8007912:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	68da      	ldr	r2, [r3, #12]
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f022 0210 	bic.w	r2, r2, #16
 8007922:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007924:	8a7b      	ldrh	r3, [r7, #18]
 8007926:	4619      	mov	r1, r3
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f000 f839 	bl	80079a0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800792e:	e01f      	b.n	8007970 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007936:	2b00      	cmp	r3, #0
 8007938:	d008      	beq.n	800794c <HAL_UART_IRQHandler+0x324>
 800793a:	6a3b      	ldr	r3, [r7, #32]
 800793c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007940:	2b00      	cmp	r3, #0
 8007942:	d003      	beq.n	800794c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8007944:	6878      	ldr	r0, [r7, #4]
 8007946:	f000 f8f9 	bl	8007b3c <UART_Transmit_IT>
    return;
 800794a:	e012      	b.n	8007972 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800794c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800794e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007952:	2b00      	cmp	r3, #0
 8007954:	d00d      	beq.n	8007972 <HAL_UART_IRQHandler+0x34a>
 8007956:	6a3b      	ldr	r3, [r7, #32]
 8007958:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800795c:	2b00      	cmp	r3, #0
 800795e:	d008      	beq.n	8007972 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 f93a 	bl	8007bda <UART_EndTransmit_IT>
    return;
 8007966:	e004      	b.n	8007972 <HAL_UART_IRQHandler+0x34a>
    return;
 8007968:	bf00      	nop
 800796a:	e002      	b.n	8007972 <HAL_UART_IRQHandler+0x34a>
      return;
 800796c:	bf00      	nop
 800796e:	e000      	b.n	8007972 <HAL_UART_IRQHandler+0x34a>
      return;
 8007970:	bf00      	nop
  }
}
 8007972:	3728      	adds	r7, #40	; 0x28
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}
 8007978:	08007b15 	.word	0x08007b15

0800797c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007984:	bf00      	nop
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	bc80      	pop	{r7}
 800798c:	4770      	bx	lr

0800798e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800798e:	b480      	push	{r7}
 8007990:	b083      	sub	sp, #12
 8007992:	af00      	add	r7, sp, #0
 8007994:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007996:	bf00      	nop
 8007998:	370c      	adds	r7, #12
 800799a:	46bd      	mov	sp, r7
 800799c:	bc80      	pop	{r7}
 800799e:	4770      	bx	lr

080079a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b083      	sub	sp, #12
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	460b      	mov	r3, r1
 80079aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80079ac:	bf00      	nop
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	bc80      	pop	{r7}
 80079b4:	4770      	bx	lr

080079b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80079b6:	b580      	push	{r7, lr}
 80079b8:	b084      	sub	sp, #16
 80079ba:	af00      	add	r7, sp, #0
 80079bc:	60f8      	str	r0, [r7, #12]
 80079be:	60b9      	str	r1, [r7, #8]
 80079c0:	603b      	str	r3, [r7, #0]
 80079c2:	4613      	mov	r3, r2
 80079c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079c6:	e02c      	b.n	8007a22 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079ce:	d028      	beq.n	8007a22 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80079d0:	69bb      	ldr	r3, [r7, #24]
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d007      	beq.n	80079e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80079d6:	f7fa fcdd 	bl	8002394 <HAL_GetTick>
 80079da:	4602      	mov	r2, r0
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	1ad3      	subs	r3, r2, r3
 80079e0:	69ba      	ldr	r2, [r7, #24]
 80079e2:	429a      	cmp	r2, r3
 80079e4:	d21d      	bcs.n	8007a22 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	68da      	ldr	r2, [r3, #12]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80079f4:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	695a      	ldr	r2, [r3, #20]
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f022 0201 	bic.w	r2, r2, #1
 8007a04:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2220      	movs	r2, #32
 8007a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2220      	movs	r2, #32
 8007a12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2200      	movs	r2, #0
 8007a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	e00f      	b.n	8007a42 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	4013      	ands	r3, r2
 8007a2c:	68ba      	ldr	r2, [r7, #8]
 8007a2e:	429a      	cmp	r2, r3
 8007a30:	bf0c      	ite	eq
 8007a32:	2301      	moveq	r3, #1
 8007a34:	2300      	movne	r3, #0
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	461a      	mov	r2, r3
 8007a3a:	79fb      	ldrb	r3, [r7, #7]
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	d0c3      	beq.n	80079c8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007a40:	2300      	movs	r3, #0
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3710      	adds	r7, #16
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}

08007a4a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a4a:	b480      	push	{r7}
 8007a4c:	b085      	sub	sp, #20
 8007a4e:	af00      	add	r7, sp, #0
 8007a50:	60f8      	str	r0, [r7, #12]
 8007a52:	60b9      	str	r1, [r7, #8]
 8007a54:	4613      	mov	r3, r2
 8007a56:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	68ba      	ldr	r2, [r7, #8]
 8007a5c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007a5e:	68fb      	ldr	r3, [r7, #12]
 8007a60:	88fa      	ldrh	r2, [r7, #6]
 8007a62:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	88fa      	ldrh	r2, [r7, #6]
 8007a68:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	2200      	movs	r2, #0
 8007a6e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	2222      	movs	r2, #34	; 0x22
 8007a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	68da      	ldr	r2, [r3, #12]
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a8e:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	695a      	ldr	r2, [r3, #20]
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f042 0201 	orr.w	r2, r2, #1
 8007a9e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68da      	ldr	r2, [r3, #12]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f042 0220 	orr.w	r2, r2, #32
 8007aae:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3714      	adds	r7, #20
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bc80      	pop	{r7}
 8007aba:	4770      	bx	lr

08007abc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007abc:	b480      	push	{r7}
 8007abe:	b083      	sub	sp, #12
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	68da      	ldr	r2, [r3, #12]
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007ad2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	695a      	ldr	r2, [r3, #20]
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	f022 0201 	bic.w	r2, r2, #1
 8007ae2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ae8:	2b01      	cmp	r3, #1
 8007aea:	d107      	bne.n	8007afc <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68da      	ldr	r2, [r3, #12]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f022 0210 	bic.w	r2, r2, #16
 8007afa:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2220      	movs	r2, #32
 8007b00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007b0a:	bf00      	nop
 8007b0c:	370c      	adds	r7, #12
 8007b0e:	46bd      	mov	sp, r7
 8007b10:	bc80      	pop	{r7}
 8007b12:	4770      	bx	lr

08007b14 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b084      	sub	sp, #16
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2200      	movs	r2, #0
 8007b26:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2200      	movs	r2, #0
 8007b2c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b2e:	68f8      	ldr	r0, [r7, #12]
 8007b30:	f7ff ff2d 	bl	800798e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b34:	bf00      	nop
 8007b36:	3710      	adds	r7, #16
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}

08007b3c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b3c:	b480      	push	{r7}
 8007b3e:	b085      	sub	sp, #20
 8007b40:	af00      	add	r7, sp, #0
 8007b42:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b4a:	b2db      	uxtb	r3, r3
 8007b4c:	2b21      	cmp	r3, #33	; 0x21
 8007b4e:	d13e      	bne.n	8007bce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	689b      	ldr	r3, [r3, #8]
 8007b54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b58:	d114      	bne.n	8007b84 <UART_Transmit_IT+0x48>
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	691b      	ldr	r3, [r3, #16]
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d110      	bne.n	8007b84 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	6a1b      	ldr	r3, [r3, #32]
 8007b66:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	881b      	ldrh	r3, [r3, #0]
 8007b6c:	461a      	mov	r2, r3
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b76:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6a1b      	ldr	r3, [r3, #32]
 8007b7c:	1c9a      	adds	r2, r3, #2
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	621a      	str	r2, [r3, #32]
 8007b82:	e008      	b.n	8007b96 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6a1b      	ldr	r3, [r3, #32]
 8007b88:	1c59      	adds	r1, r3, #1
 8007b8a:	687a      	ldr	r2, [r7, #4]
 8007b8c:	6211      	str	r1, [r2, #32]
 8007b8e:	781a      	ldrb	r2, [r3, #0]
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007b9a:	b29b      	uxth	r3, r3
 8007b9c:	3b01      	subs	r3, #1
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	687a      	ldr	r2, [r7, #4]
 8007ba2:	4619      	mov	r1, r3
 8007ba4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d10f      	bne.n	8007bca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	68da      	ldr	r2, [r3, #12]
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007bb8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	68da      	ldr	r2, [r3, #12]
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007bc8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	e000      	b.n	8007bd0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007bce:	2302      	movs	r3, #2
  }
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3714      	adds	r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	bc80      	pop	{r7}
 8007bd8:	4770      	bx	lr

08007bda <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007bda:	b580      	push	{r7, lr}
 8007bdc:	b082      	sub	sp, #8
 8007bde:	af00      	add	r7, sp, #0
 8007be0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	68da      	ldr	r2, [r3, #12]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bf0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2220      	movs	r2, #32
 8007bf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007bfa:	6878      	ldr	r0, [r7, #4]
 8007bfc:	f7ff febe 	bl	800797c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c00:	2300      	movs	r3, #0
}
 8007c02:	4618      	mov	r0, r3
 8007c04:	3708      	adds	r7, #8
 8007c06:	46bd      	mov	sp, r7
 8007c08:	bd80      	pop	{r7, pc}

08007c0a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c0a:	b580      	push	{r7, lr}
 8007c0c:	b086      	sub	sp, #24
 8007c0e:	af00      	add	r7, sp, #0
 8007c10:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	2b22      	cmp	r3, #34	; 0x22
 8007c1c:	f040 8099 	bne.w	8007d52 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c28:	d117      	bne.n	8007c5a <UART_Receive_IT+0x50>
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	691b      	ldr	r3, [r3, #16]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d113      	bne.n	8007c5a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c32:	2300      	movs	r3, #0
 8007c34:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c3a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c48:	b29a      	uxth	r2, r3
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c52:	1c9a      	adds	r2, r3, #2
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	629a      	str	r2, [r3, #40]	; 0x28
 8007c58:	e026      	b.n	8007ca8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c5e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8007c60:	2300      	movs	r3, #0
 8007c62:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	689b      	ldr	r3, [r3, #8]
 8007c68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c6c:	d007      	beq.n	8007c7e <UART_Receive_IT+0x74>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	689b      	ldr	r3, [r3, #8]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d10a      	bne.n	8007c8c <UART_Receive_IT+0x82>
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	691b      	ldr	r3, [r3, #16]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d106      	bne.n	8007c8c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	b2da      	uxtb	r2, r3
 8007c86:	697b      	ldr	r3, [r7, #20]
 8007c88:	701a      	strb	r2, [r3, #0]
 8007c8a:	e008      	b.n	8007c9e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	685b      	ldr	r3, [r3, #4]
 8007c92:	b2db      	uxtb	r3, r3
 8007c94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c98:	b2da      	uxtb	r2, r3
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ca2:	1c5a      	adds	r2, r3, #1
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	3b01      	subs	r3, #1
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	687a      	ldr	r2, [r7, #4]
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d148      	bne.n	8007d4e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	68da      	ldr	r2, [r3, #12]
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	f022 0220 	bic.w	r2, r2, #32
 8007cca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	68da      	ldr	r2, [r3, #12]
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007cda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	695a      	ldr	r2, [r3, #20]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f022 0201 	bic.w	r2, r2, #1
 8007cea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2220      	movs	r2, #32
 8007cf0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d123      	bne.n	8007d44 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	68da      	ldr	r2, [r3, #12]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f022 0210 	bic.w	r2, r2, #16
 8007d10:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f003 0310 	and.w	r3, r3, #16
 8007d1c:	2b10      	cmp	r3, #16
 8007d1e:	d10a      	bne.n	8007d36 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d20:	2300      	movs	r3, #0
 8007d22:	60fb      	str	r3, [r7, #12]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	60fb      	str	r3, [r7, #12]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	685b      	ldr	r3, [r3, #4]
 8007d32:	60fb      	str	r3, [r7, #12]
 8007d34:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d3a:	4619      	mov	r1, r3
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f7ff fe2f 	bl	80079a0 <HAL_UARTEx_RxEventCallback>
 8007d42:	e002      	b.n	8007d4a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	f7fa f8a1 	bl	8001e8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	e002      	b.n	8007d54 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	e000      	b.n	8007d54 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007d52:	2302      	movs	r3, #2
  }
}
 8007d54:	4618      	mov	r0, r3
 8007d56:	3718      	adds	r7, #24
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	bd80      	pop	{r7, pc}

08007d5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d5c:	b580      	push	{r7, lr}
 8007d5e:	b084      	sub	sp, #16
 8007d60:	af00      	add	r7, sp, #0
 8007d62:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	4a5f      	ldr	r2, [pc, #380]	; (8007ee8 <UART_SetConfig+0x18c>)
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d904      	bls.n	8007d78 <UART_SetConfig+0x1c>
 8007d6e:	f640 6153 	movw	r1, #3667	; 0xe53
 8007d72:	485e      	ldr	r0, [pc, #376]	; (8007eec <UART_SetConfig+0x190>)
 8007d74:	f7f9 fbf8 	bl	8001568 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	68db      	ldr	r3, [r3, #12]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d009      	beq.n	8007d94 <UART_SetConfig+0x38>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	68db      	ldr	r3, [r3, #12]
 8007d84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d88:	d004      	beq.n	8007d94 <UART_SetConfig+0x38>
 8007d8a:	f640 6154 	movw	r1, #3668	; 0xe54
 8007d8e:	4857      	ldr	r0, [pc, #348]	; (8007eec <UART_SetConfig+0x190>)
 8007d90:	f7f9 fbea 	bl	8001568 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	691b      	ldr	r3, [r3, #16]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d00e      	beq.n	8007dba <UART_SetConfig+0x5e>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	691b      	ldr	r3, [r3, #16]
 8007da0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007da4:	d009      	beq.n	8007dba <UART_SetConfig+0x5e>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	691b      	ldr	r3, [r3, #16]
 8007daa:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8007dae:	d004      	beq.n	8007dba <UART_SetConfig+0x5e>
 8007db0:	f640 6155 	movw	r1, #3669	; 0xe55
 8007db4:	484d      	ldr	r0, [pc, #308]	; (8007eec <UART_SetConfig+0x190>)
 8007db6:	f7f9 fbd7 	bl	8001568 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	695a      	ldr	r2, [r3, #20]
 8007dbe:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 8007dc2:	4013      	ands	r3, r2
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d103      	bne.n	8007dd0 <UART_SetConfig+0x74>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	695b      	ldr	r3, [r3, #20]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	d104      	bne.n	8007dda <UART_SetConfig+0x7e>
 8007dd0:	f640 6156 	movw	r1, #3670	; 0xe56
 8007dd4:	4845      	ldr	r0, [pc, #276]	; (8007eec <UART_SetConfig+0x190>)
 8007dd6:	f7f9 fbc7 	bl	8001568 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	691b      	ldr	r3, [r3, #16]
 8007de0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	68da      	ldr	r2, [r3, #12]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	430a      	orrs	r2, r1
 8007dee:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	689a      	ldr	r2, [r3, #8]
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	691b      	ldr	r3, [r3, #16]
 8007df8:	431a      	orrs	r2, r3
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	695b      	ldr	r3, [r3, #20]
 8007dfe:	4313      	orrs	r3, r2
 8007e00:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	68db      	ldr	r3, [r3, #12]
 8007e08:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007e0c:	f023 030c 	bic.w	r3, r3, #12
 8007e10:	687a      	ldr	r2, [r7, #4]
 8007e12:	6812      	ldr	r2, [r2, #0]
 8007e14:	68b9      	ldr	r1, [r7, #8]
 8007e16:	430b      	orrs	r3, r1
 8007e18:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	699a      	ldr	r2, [r3, #24]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	430a      	orrs	r2, r1
 8007e2e:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	4a2e      	ldr	r2, [pc, #184]	; (8007ef0 <UART_SetConfig+0x194>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d103      	bne.n	8007e42 <UART_SetConfig+0xe6>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007e3a:	f7fe fa9d 	bl	8006378 <HAL_RCC_GetPCLK2Freq>
 8007e3e:	60f8      	str	r0, [r7, #12]
 8007e40:	e002      	b.n	8007e48 <UART_SetConfig+0xec>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007e42:	f7fe fa85 	bl	8006350 <HAL_RCC_GetPCLK1Freq>
 8007e46:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	4613      	mov	r3, r2
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	4413      	add	r3, r2
 8007e50:	009a      	lsls	r2, r3, #2
 8007e52:	441a      	add	r2, r3
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	685b      	ldr	r3, [r3, #4]
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e5e:	4a25      	ldr	r2, [pc, #148]	; (8007ef4 <UART_SetConfig+0x198>)
 8007e60:	fba2 2303 	umull	r2, r3, r2, r3
 8007e64:	095b      	lsrs	r3, r3, #5
 8007e66:	0119      	lsls	r1, r3, #4
 8007e68:	68fa      	ldr	r2, [r7, #12]
 8007e6a:	4613      	mov	r3, r2
 8007e6c:	009b      	lsls	r3, r3, #2
 8007e6e:	4413      	add	r3, r2
 8007e70:	009a      	lsls	r2, r3, #2
 8007e72:	441a      	add	r2, r3
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	685b      	ldr	r3, [r3, #4]
 8007e78:	009b      	lsls	r3, r3, #2
 8007e7a:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e7e:	4b1d      	ldr	r3, [pc, #116]	; (8007ef4 <UART_SetConfig+0x198>)
 8007e80:	fba3 0302 	umull	r0, r3, r3, r2
 8007e84:	095b      	lsrs	r3, r3, #5
 8007e86:	2064      	movs	r0, #100	; 0x64
 8007e88:	fb00 f303 	mul.w	r3, r0, r3
 8007e8c:	1ad3      	subs	r3, r2, r3
 8007e8e:	011b      	lsls	r3, r3, #4
 8007e90:	3332      	adds	r3, #50	; 0x32
 8007e92:	4a18      	ldr	r2, [pc, #96]	; (8007ef4 <UART_SetConfig+0x198>)
 8007e94:	fba2 2303 	umull	r2, r3, r2, r3
 8007e98:	095b      	lsrs	r3, r3, #5
 8007e9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e9e:	4419      	add	r1, r3
 8007ea0:	68fa      	ldr	r2, [r7, #12]
 8007ea2:	4613      	mov	r3, r2
 8007ea4:	009b      	lsls	r3, r3, #2
 8007ea6:	4413      	add	r3, r2
 8007ea8:	009a      	lsls	r2, r3, #2
 8007eaa:	441a      	add	r2, r3
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	009b      	lsls	r3, r3, #2
 8007eb2:	fbb2 f2f3 	udiv	r2, r2, r3
 8007eb6:	4b0f      	ldr	r3, [pc, #60]	; (8007ef4 <UART_SetConfig+0x198>)
 8007eb8:	fba3 0302 	umull	r0, r3, r3, r2
 8007ebc:	095b      	lsrs	r3, r3, #5
 8007ebe:	2064      	movs	r0, #100	; 0x64
 8007ec0:	fb00 f303 	mul.w	r3, r0, r3
 8007ec4:	1ad3      	subs	r3, r2, r3
 8007ec6:	011b      	lsls	r3, r3, #4
 8007ec8:	3332      	adds	r3, #50	; 0x32
 8007eca:	4a0a      	ldr	r2, [pc, #40]	; (8007ef4 <UART_SetConfig+0x198>)
 8007ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8007ed0:	095b      	lsrs	r3, r3, #5
 8007ed2:	f003 020f 	and.w	r2, r3, #15
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	440a      	add	r2, r1
 8007edc:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007ede:	bf00      	nop
 8007ee0:	3710      	adds	r7, #16
 8007ee2:	46bd      	mov	sp, r7
 8007ee4:	bd80      	pop	{r7, pc}
 8007ee6:	bf00      	nop
 8007ee8:	0044aa20 	.word	0x0044aa20
 8007eec:	0800b248 	.word	0x0800b248
 8007ef0:	40013800 	.word	0x40013800
 8007ef4:	51eb851f 	.word	0x51eb851f

08007ef8 <__errno>:
 8007ef8:	4b01      	ldr	r3, [pc, #4]	; (8007f00 <__errno+0x8>)
 8007efa:	6818      	ldr	r0, [r3, #0]
 8007efc:	4770      	bx	lr
 8007efe:	bf00      	nop
 8007f00:	200000ac 	.word	0x200000ac

08007f04 <__libc_init_array>:
 8007f04:	b570      	push	{r4, r5, r6, lr}
 8007f06:	2600      	movs	r6, #0
 8007f08:	4d0c      	ldr	r5, [pc, #48]	; (8007f3c <__libc_init_array+0x38>)
 8007f0a:	4c0d      	ldr	r4, [pc, #52]	; (8007f40 <__libc_init_array+0x3c>)
 8007f0c:	1b64      	subs	r4, r4, r5
 8007f0e:	10a4      	asrs	r4, r4, #2
 8007f10:	42a6      	cmp	r6, r4
 8007f12:	d109      	bne.n	8007f28 <__libc_init_array+0x24>
 8007f14:	f003 f8a6 	bl	800b064 <_init>
 8007f18:	2600      	movs	r6, #0
 8007f1a:	4d0a      	ldr	r5, [pc, #40]	; (8007f44 <__libc_init_array+0x40>)
 8007f1c:	4c0a      	ldr	r4, [pc, #40]	; (8007f48 <__libc_init_array+0x44>)
 8007f1e:	1b64      	subs	r4, r4, r5
 8007f20:	10a4      	asrs	r4, r4, #2
 8007f22:	42a6      	cmp	r6, r4
 8007f24:	d105      	bne.n	8007f32 <__libc_init_array+0x2e>
 8007f26:	bd70      	pop	{r4, r5, r6, pc}
 8007f28:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f2c:	4798      	blx	r3
 8007f2e:	3601      	adds	r6, #1
 8007f30:	e7ee      	b.n	8007f10 <__libc_init_array+0xc>
 8007f32:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f36:	4798      	blx	r3
 8007f38:	3601      	adds	r6, #1
 8007f3a:	e7f2      	b.n	8007f22 <__libc_init_array+0x1e>
 8007f3c:	0800b6f0 	.word	0x0800b6f0
 8007f40:	0800b6f0 	.word	0x0800b6f0
 8007f44:	0800b6f0 	.word	0x0800b6f0
 8007f48:	0800b6f4 	.word	0x0800b6f4

08007f4c <memset>:
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	4402      	add	r2, r0
 8007f50:	4293      	cmp	r3, r2
 8007f52:	d100      	bne.n	8007f56 <memset+0xa>
 8007f54:	4770      	bx	lr
 8007f56:	f803 1b01 	strb.w	r1, [r3], #1
 8007f5a:	e7f9      	b.n	8007f50 <memset+0x4>

08007f5c <__cvt>:
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f62:	461f      	mov	r7, r3
 8007f64:	bfbb      	ittet	lt
 8007f66:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8007f6a:	461f      	movlt	r7, r3
 8007f6c:	2300      	movge	r3, #0
 8007f6e:	232d      	movlt	r3, #45	; 0x2d
 8007f70:	b088      	sub	sp, #32
 8007f72:	4614      	mov	r4, r2
 8007f74:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007f76:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007f78:	7013      	strb	r3, [r2, #0]
 8007f7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007f7c:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8007f80:	f023 0820 	bic.w	r8, r3, #32
 8007f84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007f88:	d005      	beq.n	8007f96 <__cvt+0x3a>
 8007f8a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007f8e:	d100      	bne.n	8007f92 <__cvt+0x36>
 8007f90:	3501      	adds	r5, #1
 8007f92:	2302      	movs	r3, #2
 8007f94:	e000      	b.n	8007f98 <__cvt+0x3c>
 8007f96:	2303      	movs	r3, #3
 8007f98:	aa07      	add	r2, sp, #28
 8007f9a:	9204      	str	r2, [sp, #16]
 8007f9c:	aa06      	add	r2, sp, #24
 8007f9e:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007fa2:	e9cd 3500 	strd	r3, r5, [sp]
 8007fa6:	4622      	mov	r2, r4
 8007fa8:	463b      	mov	r3, r7
 8007faa:	f000 fcf1 	bl	8008990 <_dtoa_r>
 8007fae:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007fb2:	4606      	mov	r6, r0
 8007fb4:	d102      	bne.n	8007fbc <__cvt+0x60>
 8007fb6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007fb8:	07db      	lsls	r3, r3, #31
 8007fba:	d522      	bpl.n	8008002 <__cvt+0xa6>
 8007fbc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fc0:	eb06 0905 	add.w	r9, r6, r5
 8007fc4:	d110      	bne.n	8007fe8 <__cvt+0x8c>
 8007fc6:	7833      	ldrb	r3, [r6, #0]
 8007fc8:	2b30      	cmp	r3, #48	; 0x30
 8007fca:	d10a      	bne.n	8007fe2 <__cvt+0x86>
 8007fcc:	2200      	movs	r2, #0
 8007fce:	2300      	movs	r3, #0
 8007fd0:	4620      	mov	r0, r4
 8007fd2:	4639      	mov	r1, r7
 8007fd4:	f7f8 fce8 	bl	80009a8 <__aeabi_dcmpeq>
 8007fd8:	b918      	cbnz	r0, 8007fe2 <__cvt+0x86>
 8007fda:	f1c5 0501 	rsb	r5, r5, #1
 8007fde:	f8ca 5000 	str.w	r5, [sl]
 8007fe2:	f8da 3000 	ldr.w	r3, [sl]
 8007fe6:	4499      	add	r9, r3
 8007fe8:	2200      	movs	r2, #0
 8007fea:	2300      	movs	r3, #0
 8007fec:	4620      	mov	r0, r4
 8007fee:	4639      	mov	r1, r7
 8007ff0:	f7f8 fcda 	bl	80009a8 <__aeabi_dcmpeq>
 8007ff4:	b108      	cbz	r0, 8007ffa <__cvt+0x9e>
 8007ff6:	f8cd 901c 	str.w	r9, [sp, #28]
 8007ffa:	2230      	movs	r2, #48	; 0x30
 8007ffc:	9b07      	ldr	r3, [sp, #28]
 8007ffe:	454b      	cmp	r3, r9
 8008000:	d307      	bcc.n	8008012 <__cvt+0xb6>
 8008002:	4630      	mov	r0, r6
 8008004:	9b07      	ldr	r3, [sp, #28]
 8008006:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8008008:	1b9b      	subs	r3, r3, r6
 800800a:	6013      	str	r3, [r2, #0]
 800800c:	b008      	add	sp, #32
 800800e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008012:	1c59      	adds	r1, r3, #1
 8008014:	9107      	str	r1, [sp, #28]
 8008016:	701a      	strb	r2, [r3, #0]
 8008018:	e7f0      	b.n	8007ffc <__cvt+0xa0>

0800801a <__exponent>:
 800801a:	4603      	mov	r3, r0
 800801c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800801e:	2900      	cmp	r1, #0
 8008020:	f803 2b02 	strb.w	r2, [r3], #2
 8008024:	bfb6      	itet	lt
 8008026:	222d      	movlt	r2, #45	; 0x2d
 8008028:	222b      	movge	r2, #43	; 0x2b
 800802a:	4249      	neglt	r1, r1
 800802c:	2909      	cmp	r1, #9
 800802e:	7042      	strb	r2, [r0, #1]
 8008030:	dd2b      	ble.n	800808a <__exponent+0x70>
 8008032:	f10d 0407 	add.w	r4, sp, #7
 8008036:	46a4      	mov	ip, r4
 8008038:	270a      	movs	r7, #10
 800803a:	fb91 f6f7 	sdiv	r6, r1, r7
 800803e:	460a      	mov	r2, r1
 8008040:	46a6      	mov	lr, r4
 8008042:	fb07 1516 	mls	r5, r7, r6, r1
 8008046:	2a63      	cmp	r2, #99	; 0x63
 8008048:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800804c:	4631      	mov	r1, r6
 800804e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008052:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008056:	dcf0      	bgt.n	800803a <__exponent+0x20>
 8008058:	3130      	adds	r1, #48	; 0x30
 800805a:	f1ae 0502 	sub.w	r5, lr, #2
 800805e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008062:	4629      	mov	r1, r5
 8008064:	1c44      	adds	r4, r0, #1
 8008066:	4561      	cmp	r1, ip
 8008068:	d30a      	bcc.n	8008080 <__exponent+0x66>
 800806a:	f10d 0209 	add.w	r2, sp, #9
 800806e:	eba2 020e 	sub.w	r2, r2, lr
 8008072:	4565      	cmp	r5, ip
 8008074:	bf88      	it	hi
 8008076:	2200      	movhi	r2, #0
 8008078:	4413      	add	r3, r2
 800807a:	1a18      	subs	r0, r3, r0
 800807c:	b003      	add	sp, #12
 800807e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008080:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008084:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008088:	e7ed      	b.n	8008066 <__exponent+0x4c>
 800808a:	2330      	movs	r3, #48	; 0x30
 800808c:	3130      	adds	r1, #48	; 0x30
 800808e:	7083      	strb	r3, [r0, #2]
 8008090:	70c1      	strb	r1, [r0, #3]
 8008092:	1d03      	adds	r3, r0, #4
 8008094:	e7f1      	b.n	800807a <__exponent+0x60>
	...

08008098 <_printf_float>:
 8008098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800809c:	b091      	sub	sp, #68	; 0x44
 800809e:	460c      	mov	r4, r1
 80080a0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80080a4:	4616      	mov	r6, r2
 80080a6:	461f      	mov	r7, r3
 80080a8:	4605      	mov	r5, r0
 80080aa:	f001 fb55 	bl	8009758 <_localeconv_r>
 80080ae:	6803      	ldr	r3, [r0, #0]
 80080b0:	4618      	mov	r0, r3
 80080b2:	9309      	str	r3, [sp, #36]	; 0x24
 80080b4:	f7f8 f84c 	bl	8000150 <strlen>
 80080b8:	2300      	movs	r3, #0
 80080ba:	930e      	str	r3, [sp, #56]	; 0x38
 80080bc:	f8d8 3000 	ldr.w	r3, [r8]
 80080c0:	900a      	str	r0, [sp, #40]	; 0x28
 80080c2:	3307      	adds	r3, #7
 80080c4:	f023 0307 	bic.w	r3, r3, #7
 80080c8:	f103 0208 	add.w	r2, r3, #8
 80080cc:	f894 9018 	ldrb.w	r9, [r4, #24]
 80080d0:	f8d4 b000 	ldr.w	fp, [r4]
 80080d4:	f8c8 2000 	str.w	r2, [r8]
 80080d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080dc:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80080e0:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80080e4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80080e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80080ea:	f04f 32ff 	mov.w	r2, #4294967295
 80080ee:	4640      	mov	r0, r8
 80080f0:	4b9c      	ldr	r3, [pc, #624]	; (8008364 <_printf_float+0x2cc>)
 80080f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80080f4:	f7f8 fc8a 	bl	8000a0c <__aeabi_dcmpun>
 80080f8:	bb70      	cbnz	r0, 8008158 <_printf_float+0xc0>
 80080fa:	f04f 32ff 	mov.w	r2, #4294967295
 80080fe:	4640      	mov	r0, r8
 8008100:	4b98      	ldr	r3, [pc, #608]	; (8008364 <_printf_float+0x2cc>)
 8008102:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008104:	f7f8 fc64 	bl	80009d0 <__aeabi_dcmple>
 8008108:	bb30      	cbnz	r0, 8008158 <_printf_float+0xc0>
 800810a:	2200      	movs	r2, #0
 800810c:	2300      	movs	r3, #0
 800810e:	4640      	mov	r0, r8
 8008110:	4651      	mov	r1, sl
 8008112:	f7f8 fc53 	bl	80009bc <__aeabi_dcmplt>
 8008116:	b110      	cbz	r0, 800811e <_printf_float+0x86>
 8008118:	232d      	movs	r3, #45	; 0x2d
 800811a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800811e:	4b92      	ldr	r3, [pc, #584]	; (8008368 <_printf_float+0x2d0>)
 8008120:	4892      	ldr	r0, [pc, #584]	; (800836c <_printf_float+0x2d4>)
 8008122:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008126:	bf94      	ite	ls
 8008128:	4698      	movls	r8, r3
 800812a:	4680      	movhi	r8, r0
 800812c:	2303      	movs	r3, #3
 800812e:	f04f 0a00 	mov.w	sl, #0
 8008132:	6123      	str	r3, [r4, #16]
 8008134:	f02b 0304 	bic.w	r3, fp, #4
 8008138:	6023      	str	r3, [r4, #0]
 800813a:	4633      	mov	r3, r6
 800813c:	4621      	mov	r1, r4
 800813e:	4628      	mov	r0, r5
 8008140:	9700      	str	r7, [sp, #0]
 8008142:	aa0f      	add	r2, sp, #60	; 0x3c
 8008144:	f000 f9d4 	bl	80084f0 <_printf_common>
 8008148:	3001      	adds	r0, #1
 800814a:	f040 8090 	bne.w	800826e <_printf_float+0x1d6>
 800814e:	f04f 30ff 	mov.w	r0, #4294967295
 8008152:	b011      	add	sp, #68	; 0x44
 8008154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008158:	4642      	mov	r2, r8
 800815a:	4653      	mov	r3, sl
 800815c:	4640      	mov	r0, r8
 800815e:	4651      	mov	r1, sl
 8008160:	f7f8 fc54 	bl	8000a0c <__aeabi_dcmpun>
 8008164:	b148      	cbz	r0, 800817a <_printf_float+0xe2>
 8008166:	f1ba 0f00 	cmp.w	sl, #0
 800816a:	bfb8      	it	lt
 800816c:	232d      	movlt	r3, #45	; 0x2d
 800816e:	4880      	ldr	r0, [pc, #512]	; (8008370 <_printf_float+0x2d8>)
 8008170:	bfb8      	it	lt
 8008172:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008176:	4b7f      	ldr	r3, [pc, #508]	; (8008374 <_printf_float+0x2dc>)
 8008178:	e7d3      	b.n	8008122 <_printf_float+0x8a>
 800817a:	6863      	ldr	r3, [r4, #4]
 800817c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008180:	1c5a      	adds	r2, r3, #1
 8008182:	d142      	bne.n	800820a <_printf_float+0x172>
 8008184:	2306      	movs	r3, #6
 8008186:	6063      	str	r3, [r4, #4]
 8008188:	2200      	movs	r2, #0
 800818a:	9206      	str	r2, [sp, #24]
 800818c:	aa0e      	add	r2, sp, #56	; 0x38
 800818e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8008192:	aa0d      	add	r2, sp, #52	; 0x34
 8008194:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8008198:	9203      	str	r2, [sp, #12]
 800819a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800819e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80081a2:	6023      	str	r3, [r4, #0]
 80081a4:	6863      	ldr	r3, [r4, #4]
 80081a6:	4642      	mov	r2, r8
 80081a8:	9300      	str	r3, [sp, #0]
 80081aa:	4628      	mov	r0, r5
 80081ac:	4653      	mov	r3, sl
 80081ae:	910b      	str	r1, [sp, #44]	; 0x2c
 80081b0:	f7ff fed4 	bl	8007f5c <__cvt>
 80081b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80081b6:	4680      	mov	r8, r0
 80081b8:	2947      	cmp	r1, #71	; 0x47
 80081ba:	990d      	ldr	r1, [sp, #52]	; 0x34
 80081bc:	d108      	bne.n	80081d0 <_printf_float+0x138>
 80081be:	1cc8      	adds	r0, r1, #3
 80081c0:	db02      	blt.n	80081c8 <_printf_float+0x130>
 80081c2:	6863      	ldr	r3, [r4, #4]
 80081c4:	4299      	cmp	r1, r3
 80081c6:	dd40      	ble.n	800824a <_printf_float+0x1b2>
 80081c8:	f1a9 0902 	sub.w	r9, r9, #2
 80081cc:	fa5f f989 	uxtb.w	r9, r9
 80081d0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80081d4:	d81f      	bhi.n	8008216 <_printf_float+0x17e>
 80081d6:	464a      	mov	r2, r9
 80081d8:	3901      	subs	r1, #1
 80081da:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80081de:	910d      	str	r1, [sp, #52]	; 0x34
 80081e0:	f7ff ff1b 	bl	800801a <__exponent>
 80081e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081e6:	4682      	mov	sl, r0
 80081e8:	1813      	adds	r3, r2, r0
 80081ea:	2a01      	cmp	r2, #1
 80081ec:	6123      	str	r3, [r4, #16]
 80081ee:	dc02      	bgt.n	80081f6 <_printf_float+0x15e>
 80081f0:	6822      	ldr	r2, [r4, #0]
 80081f2:	07d2      	lsls	r2, r2, #31
 80081f4:	d501      	bpl.n	80081fa <_printf_float+0x162>
 80081f6:	3301      	adds	r3, #1
 80081f8:	6123      	str	r3, [r4, #16]
 80081fa:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d09b      	beq.n	800813a <_printf_float+0xa2>
 8008202:	232d      	movs	r3, #45	; 0x2d
 8008204:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008208:	e797      	b.n	800813a <_printf_float+0xa2>
 800820a:	2947      	cmp	r1, #71	; 0x47
 800820c:	d1bc      	bne.n	8008188 <_printf_float+0xf0>
 800820e:	2b00      	cmp	r3, #0
 8008210:	d1ba      	bne.n	8008188 <_printf_float+0xf0>
 8008212:	2301      	movs	r3, #1
 8008214:	e7b7      	b.n	8008186 <_printf_float+0xee>
 8008216:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800821a:	d118      	bne.n	800824e <_printf_float+0x1b6>
 800821c:	2900      	cmp	r1, #0
 800821e:	6863      	ldr	r3, [r4, #4]
 8008220:	dd0b      	ble.n	800823a <_printf_float+0x1a2>
 8008222:	6121      	str	r1, [r4, #16]
 8008224:	b913      	cbnz	r3, 800822c <_printf_float+0x194>
 8008226:	6822      	ldr	r2, [r4, #0]
 8008228:	07d0      	lsls	r0, r2, #31
 800822a:	d502      	bpl.n	8008232 <_printf_float+0x19a>
 800822c:	3301      	adds	r3, #1
 800822e:	440b      	add	r3, r1
 8008230:	6123      	str	r3, [r4, #16]
 8008232:	f04f 0a00 	mov.w	sl, #0
 8008236:	65a1      	str	r1, [r4, #88]	; 0x58
 8008238:	e7df      	b.n	80081fa <_printf_float+0x162>
 800823a:	b913      	cbnz	r3, 8008242 <_printf_float+0x1aa>
 800823c:	6822      	ldr	r2, [r4, #0]
 800823e:	07d2      	lsls	r2, r2, #31
 8008240:	d501      	bpl.n	8008246 <_printf_float+0x1ae>
 8008242:	3302      	adds	r3, #2
 8008244:	e7f4      	b.n	8008230 <_printf_float+0x198>
 8008246:	2301      	movs	r3, #1
 8008248:	e7f2      	b.n	8008230 <_printf_float+0x198>
 800824a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800824e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008250:	4299      	cmp	r1, r3
 8008252:	db05      	blt.n	8008260 <_printf_float+0x1c8>
 8008254:	6823      	ldr	r3, [r4, #0]
 8008256:	6121      	str	r1, [r4, #16]
 8008258:	07d8      	lsls	r0, r3, #31
 800825a:	d5ea      	bpl.n	8008232 <_printf_float+0x19a>
 800825c:	1c4b      	adds	r3, r1, #1
 800825e:	e7e7      	b.n	8008230 <_printf_float+0x198>
 8008260:	2900      	cmp	r1, #0
 8008262:	bfcc      	ite	gt
 8008264:	2201      	movgt	r2, #1
 8008266:	f1c1 0202 	rsble	r2, r1, #2
 800826a:	4413      	add	r3, r2
 800826c:	e7e0      	b.n	8008230 <_printf_float+0x198>
 800826e:	6823      	ldr	r3, [r4, #0]
 8008270:	055a      	lsls	r2, r3, #21
 8008272:	d407      	bmi.n	8008284 <_printf_float+0x1ec>
 8008274:	6923      	ldr	r3, [r4, #16]
 8008276:	4642      	mov	r2, r8
 8008278:	4631      	mov	r1, r6
 800827a:	4628      	mov	r0, r5
 800827c:	47b8      	blx	r7
 800827e:	3001      	adds	r0, #1
 8008280:	d12b      	bne.n	80082da <_printf_float+0x242>
 8008282:	e764      	b.n	800814e <_printf_float+0xb6>
 8008284:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008288:	f240 80dd 	bls.w	8008446 <_printf_float+0x3ae>
 800828c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008290:	2200      	movs	r2, #0
 8008292:	2300      	movs	r3, #0
 8008294:	f7f8 fb88 	bl	80009a8 <__aeabi_dcmpeq>
 8008298:	2800      	cmp	r0, #0
 800829a:	d033      	beq.n	8008304 <_printf_float+0x26c>
 800829c:	2301      	movs	r3, #1
 800829e:	4631      	mov	r1, r6
 80082a0:	4628      	mov	r0, r5
 80082a2:	4a35      	ldr	r2, [pc, #212]	; (8008378 <_printf_float+0x2e0>)
 80082a4:	47b8      	blx	r7
 80082a6:	3001      	adds	r0, #1
 80082a8:	f43f af51 	beq.w	800814e <_printf_float+0xb6>
 80082ac:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80082b0:	429a      	cmp	r2, r3
 80082b2:	db02      	blt.n	80082ba <_printf_float+0x222>
 80082b4:	6823      	ldr	r3, [r4, #0]
 80082b6:	07d8      	lsls	r0, r3, #31
 80082b8:	d50f      	bpl.n	80082da <_printf_float+0x242>
 80082ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082be:	4631      	mov	r1, r6
 80082c0:	4628      	mov	r0, r5
 80082c2:	47b8      	blx	r7
 80082c4:	3001      	adds	r0, #1
 80082c6:	f43f af42 	beq.w	800814e <_printf_float+0xb6>
 80082ca:	f04f 0800 	mov.w	r8, #0
 80082ce:	f104 091a 	add.w	r9, r4, #26
 80082d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80082d4:	3b01      	subs	r3, #1
 80082d6:	4543      	cmp	r3, r8
 80082d8:	dc09      	bgt.n	80082ee <_printf_float+0x256>
 80082da:	6823      	ldr	r3, [r4, #0]
 80082dc:	079b      	lsls	r3, r3, #30
 80082de:	f100 8102 	bmi.w	80084e6 <_printf_float+0x44e>
 80082e2:	68e0      	ldr	r0, [r4, #12]
 80082e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80082e6:	4298      	cmp	r0, r3
 80082e8:	bfb8      	it	lt
 80082ea:	4618      	movlt	r0, r3
 80082ec:	e731      	b.n	8008152 <_printf_float+0xba>
 80082ee:	2301      	movs	r3, #1
 80082f0:	464a      	mov	r2, r9
 80082f2:	4631      	mov	r1, r6
 80082f4:	4628      	mov	r0, r5
 80082f6:	47b8      	blx	r7
 80082f8:	3001      	adds	r0, #1
 80082fa:	f43f af28 	beq.w	800814e <_printf_float+0xb6>
 80082fe:	f108 0801 	add.w	r8, r8, #1
 8008302:	e7e6      	b.n	80082d2 <_printf_float+0x23a>
 8008304:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008306:	2b00      	cmp	r3, #0
 8008308:	dc38      	bgt.n	800837c <_printf_float+0x2e4>
 800830a:	2301      	movs	r3, #1
 800830c:	4631      	mov	r1, r6
 800830e:	4628      	mov	r0, r5
 8008310:	4a19      	ldr	r2, [pc, #100]	; (8008378 <_printf_float+0x2e0>)
 8008312:	47b8      	blx	r7
 8008314:	3001      	adds	r0, #1
 8008316:	f43f af1a 	beq.w	800814e <_printf_float+0xb6>
 800831a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800831e:	4313      	orrs	r3, r2
 8008320:	d102      	bne.n	8008328 <_printf_float+0x290>
 8008322:	6823      	ldr	r3, [r4, #0]
 8008324:	07d9      	lsls	r1, r3, #31
 8008326:	d5d8      	bpl.n	80082da <_printf_float+0x242>
 8008328:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800832c:	4631      	mov	r1, r6
 800832e:	4628      	mov	r0, r5
 8008330:	47b8      	blx	r7
 8008332:	3001      	adds	r0, #1
 8008334:	f43f af0b 	beq.w	800814e <_printf_float+0xb6>
 8008338:	f04f 0900 	mov.w	r9, #0
 800833c:	f104 0a1a 	add.w	sl, r4, #26
 8008340:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008342:	425b      	negs	r3, r3
 8008344:	454b      	cmp	r3, r9
 8008346:	dc01      	bgt.n	800834c <_printf_float+0x2b4>
 8008348:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800834a:	e794      	b.n	8008276 <_printf_float+0x1de>
 800834c:	2301      	movs	r3, #1
 800834e:	4652      	mov	r2, sl
 8008350:	4631      	mov	r1, r6
 8008352:	4628      	mov	r0, r5
 8008354:	47b8      	blx	r7
 8008356:	3001      	adds	r0, #1
 8008358:	f43f aef9 	beq.w	800814e <_printf_float+0xb6>
 800835c:	f109 0901 	add.w	r9, r9, #1
 8008360:	e7ee      	b.n	8008340 <_printf_float+0x2a8>
 8008362:	bf00      	nop
 8008364:	7fefffff 	.word	0x7fefffff
 8008368:	0800b2a0 	.word	0x0800b2a0
 800836c:	0800b2a4 	.word	0x0800b2a4
 8008370:	0800b2ac 	.word	0x0800b2ac
 8008374:	0800b2a8 	.word	0x0800b2a8
 8008378:	0800b2b0 	.word	0x0800b2b0
 800837c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800837e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008380:	429a      	cmp	r2, r3
 8008382:	bfa8      	it	ge
 8008384:	461a      	movge	r2, r3
 8008386:	2a00      	cmp	r2, #0
 8008388:	4691      	mov	r9, r2
 800838a:	dc37      	bgt.n	80083fc <_printf_float+0x364>
 800838c:	f04f 0b00 	mov.w	fp, #0
 8008390:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008394:	f104 021a 	add.w	r2, r4, #26
 8008398:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800839c:	ebaa 0309 	sub.w	r3, sl, r9
 80083a0:	455b      	cmp	r3, fp
 80083a2:	dc33      	bgt.n	800840c <_printf_float+0x374>
 80083a4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80083a8:	429a      	cmp	r2, r3
 80083aa:	db3b      	blt.n	8008424 <_printf_float+0x38c>
 80083ac:	6823      	ldr	r3, [r4, #0]
 80083ae:	07da      	lsls	r2, r3, #31
 80083b0:	d438      	bmi.n	8008424 <_printf_float+0x38c>
 80083b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80083b4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80083b6:	eba2 030a 	sub.w	r3, r2, sl
 80083ba:	eba2 0901 	sub.w	r9, r2, r1
 80083be:	4599      	cmp	r9, r3
 80083c0:	bfa8      	it	ge
 80083c2:	4699      	movge	r9, r3
 80083c4:	f1b9 0f00 	cmp.w	r9, #0
 80083c8:	dc34      	bgt.n	8008434 <_printf_float+0x39c>
 80083ca:	f04f 0800 	mov.w	r8, #0
 80083ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083d2:	f104 0a1a 	add.w	sl, r4, #26
 80083d6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80083da:	1a9b      	subs	r3, r3, r2
 80083dc:	eba3 0309 	sub.w	r3, r3, r9
 80083e0:	4543      	cmp	r3, r8
 80083e2:	f77f af7a 	ble.w	80082da <_printf_float+0x242>
 80083e6:	2301      	movs	r3, #1
 80083e8:	4652      	mov	r2, sl
 80083ea:	4631      	mov	r1, r6
 80083ec:	4628      	mov	r0, r5
 80083ee:	47b8      	blx	r7
 80083f0:	3001      	adds	r0, #1
 80083f2:	f43f aeac 	beq.w	800814e <_printf_float+0xb6>
 80083f6:	f108 0801 	add.w	r8, r8, #1
 80083fa:	e7ec      	b.n	80083d6 <_printf_float+0x33e>
 80083fc:	4613      	mov	r3, r2
 80083fe:	4631      	mov	r1, r6
 8008400:	4642      	mov	r2, r8
 8008402:	4628      	mov	r0, r5
 8008404:	47b8      	blx	r7
 8008406:	3001      	adds	r0, #1
 8008408:	d1c0      	bne.n	800838c <_printf_float+0x2f4>
 800840a:	e6a0      	b.n	800814e <_printf_float+0xb6>
 800840c:	2301      	movs	r3, #1
 800840e:	4631      	mov	r1, r6
 8008410:	4628      	mov	r0, r5
 8008412:	920b      	str	r2, [sp, #44]	; 0x2c
 8008414:	47b8      	blx	r7
 8008416:	3001      	adds	r0, #1
 8008418:	f43f ae99 	beq.w	800814e <_printf_float+0xb6>
 800841c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800841e:	f10b 0b01 	add.w	fp, fp, #1
 8008422:	e7b9      	b.n	8008398 <_printf_float+0x300>
 8008424:	4631      	mov	r1, r6
 8008426:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800842a:	4628      	mov	r0, r5
 800842c:	47b8      	blx	r7
 800842e:	3001      	adds	r0, #1
 8008430:	d1bf      	bne.n	80083b2 <_printf_float+0x31a>
 8008432:	e68c      	b.n	800814e <_printf_float+0xb6>
 8008434:	464b      	mov	r3, r9
 8008436:	4631      	mov	r1, r6
 8008438:	4628      	mov	r0, r5
 800843a:	eb08 020a 	add.w	r2, r8, sl
 800843e:	47b8      	blx	r7
 8008440:	3001      	adds	r0, #1
 8008442:	d1c2      	bne.n	80083ca <_printf_float+0x332>
 8008444:	e683      	b.n	800814e <_printf_float+0xb6>
 8008446:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008448:	2a01      	cmp	r2, #1
 800844a:	dc01      	bgt.n	8008450 <_printf_float+0x3b8>
 800844c:	07db      	lsls	r3, r3, #31
 800844e:	d537      	bpl.n	80084c0 <_printf_float+0x428>
 8008450:	2301      	movs	r3, #1
 8008452:	4642      	mov	r2, r8
 8008454:	4631      	mov	r1, r6
 8008456:	4628      	mov	r0, r5
 8008458:	47b8      	blx	r7
 800845a:	3001      	adds	r0, #1
 800845c:	f43f ae77 	beq.w	800814e <_printf_float+0xb6>
 8008460:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008464:	4631      	mov	r1, r6
 8008466:	4628      	mov	r0, r5
 8008468:	47b8      	blx	r7
 800846a:	3001      	adds	r0, #1
 800846c:	f43f ae6f 	beq.w	800814e <_printf_float+0xb6>
 8008470:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008474:	2200      	movs	r2, #0
 8008476:	2300      	movs	r3, #0
 8008478:	f7f8 fa96 	bl	80009a8 <__aeabi_dcmpeq>
 800847c:	b9d8      	cbnz	r0, 80084b6 <_printf_float+0x41e>
 800847e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008480:	f108 0201 	add.w	r2, r8, #1
 8008484:	3b01      	subs	r3, #1
 8008486:	4631      	mov	r1, r6
 8008488:	4628      	mov	r0, r5
 800848a:	47b8      	blx	r7
 800848c:	3001      	adds	r0, #1
 800848e:	d10e      	bne.n	80084ae <_printf_float+0x416>
 8008490:	e65d      	b.n	800814e <_printf_float+0xb6>
 8008492:	2301      	movs	r3, #1
 8008494:	464a      	mov	r2, r9
 8008496:	4631      	mov	r1, r6
 8008498:	4628      	mov	r0, r5
 800849a:	47b8      	blx	r7
 800849c:	3001      	adds	r0, #1
 800849e:	f43f ae56 	beq.w	800814e <_printf_float+0xb6>
 80084a2:	f108 0801 	add.w	r8, r8, #1
 80084a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084a8:	3b01      	subs	r3, #1
 80084aa:	4543      	cmp	r3, r8
 80084ac:	dcf1      	bgt.n	8008492 <_printf_float+0x3fa>
 80084ae:	4653      	mov	r3, sl
 80084b0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80084b4:	e6e0      	b.n	8008278 <_printf_float+0x1e0>
 80084b6:	f04f 0800 	mov.w	r8, #0
 80084ba:	f104 091a 	add.w	r9, r4, #26
 80084be:	e7f2      	b.n	80084a6 <_printf_float+0x40e>
 80084c0:	2301      	movs	r3, #1
 80084c2:	4642      	mov	r2, r8
 80084c4:	e7df      	b.n	8008486 <_printf_float+0x3ee>
 80084c6:	2301      	movs	r3, #1
 80084c8:	464a      	mov	r2, r9
 80084ca:	4631      	mov	r1, r6
 80084cc:	4628      	mov	r0, r5
 80084ce:	47b8      	blx	r7
 80084d0:	3001      	adds	r0, #1
 80084d2:	f43f ae3c 	beq.w	800814e <_printf_float+0xb6>
 80084d6:	f108 0801 	add.w	r8, r8, #1
 80084da:	68e3      	ldr	r3, [r4, #12]
 80084dc:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80084de:	1a5b      	subs	r3, r3, r1
 80084e0:	4543      	cmp	r3, r8
 80084e2:	dcf0      	bgt.n	80084c6 <_printf_float+0x42e>
 80084e4:	e6fd      	b.n	80082e2 <_printf_float+0x24a>
 80084e6:	f04f 0800 	mov.w	r8, #0
 80084ea:	f104 0919 	add.w	r9, r4, #25
 80084ee:	e7f4      	b.n	80084da <_printf_float+0x442>

080084f0 <_printf_common>:
 80084f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084f4:	4616      	mov	r6, r2
 80084f6:	4699      	mov	r9, r3
 80084f8:	688a      	ldr	r2, [r1, #8]
 80084fa:	690b      	ldr	r3, [r1, #16]
 80084fc:	4607      	mov	r7, r0
 80084fe:	4293      	cmp	r3, r2
 8008500:	bfb8      	it	lt
 8008502:	4613      	movlt	r3, r2
 8008504:	6033      	str	r3, [r6, #0]
 8008506:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800850a:	460c      	mov	r4, r1
 800850c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008510:	b10a      	cbz	r2, 8008516 <_printf_common+0x26>
 8008512:	3301      	adds	r3, #1
 8008514:	6033      	str	r3, [r6, #0]
 8008516:	6823      	ldr	r3, [r4, #0]
 8008518:	0699      	lsls	r1, r3, #26
 800851a:	bf42      	ittt	mi
 800851c:	6833      	ldrmi	r3, [r6, #0]
 800851e:	3302      	addmi	r3, #2
 8008520:	6033      	strmi	r3, [r6, #0]
 8008522:	6825      	ldr	r5, [r4, #0]
 8008524:	f015 0506 	ands.w	r5, r5, #6
 8008528:	d106      	bne.n	8008538 <_printf_common+0x48>
 800852a:	f104 0a19 	add.w	sl, r4, #25
 800852e:	68e3      	ldr	r3, [r4, #12]
 8008530:	6832      	ldr	r2, [r6, #0]
 8008532:	1a9b      	subs	r3, r3, r2
 8008534:	42ab      	cmp	r3, r5
 8008536:	dc28      	bgt.n	800858a <_printf_common+0x9a>
 8008538:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800853c:	1e13      	subs	r3, r2, #0
 800853e:	6822      	ldr	r2, [r4, #0]
 8008540:	bf18      	it	ne
 8008542:	2301      	movne	r3, #1
 8008544:	0692      	lsls	r2, r2, #26
 8008546:	d42d      	bmi.n	80085a4 <_printf_common+0xb4>
 8008548:	4649      	mov	r1, r9
 800854a:	4638      	mov	r0, r7
 800854c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008550:	47c0      	blx	r8
 8008552:	3001      	adds	r0, #1
 8008554:	d020      	beq.n	8008598 <_printf_common+0xa8>
 8008556:	6823      	ldr	r3, [r4, #0]
 8008558:	68e5      	ldr	r5, [r4, #12]
 800855a:	f003 0306 	and.w	r3, r3, #6
 800855e:	2b04      	cmp	r3, #4
 8008560:	bf18      	it	ne
 8008562:	2500      	movne	r5, #0
 8008564:	6832      	ldr	r2, [r6, #0]
 8008566:	f04f 0600 	mov.w	r6, #0
 800856a:	68a3      	ldr	r3, [r4, #8]
 800856c:	bf08      	it	eq
 800856e:	1aad      	subeq	r5, r5, r2
 8008570:	6922      	ldr	r2, [r4, #16]
 8008572:	bf08      	it	eq
 8008574:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008578:	4293      	cmp	r3, r2
 800857a:	bfc4      	itt	gt
 800857c:	1a9b      	subgt	r3, r3, r2
 800857e:	18ed      	addgt	r5, r5, r3
 8008580:	341a      	adds	r4, #26
 8008582:	42b5      	cmp	r5, r6
 8008584:	d11a      	bne.n	80085bc <_printf_common+0xcc>
 8008586:	2000      	movs	r0, #0
 8008588:	e008      	b.n	800859c <_printf_common+0xac>
 800858a:	2301      	movs	r3, #1
 800858c:	4652      	mov	r2, sl
 800858e:	4649      	mov	r1, r9
 8008590:	4638      	mov	r0, r7
 8008592:	47c0      	blx	r8
 8008594:	3001      	adds	r0, #1
 8008596:	d103      	bne.n	80085a0 <_printf_common+0xb0>
 8008598:	f04f 30ff 	mov.w	r0, #4294967295
 800859c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085a0:	3501      	adds	r5, #1
 80085a2:	e7c4      	b.n	800852e <_printf_common+0x3e>
 80085a4:	2030      	movs	r0, #48	; 0x30
 80085a6:	18e1      	adds	r1, r4, r3
 80085a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085ac:	1c5a      	adds	r2, r3, #1
 80085ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085b2:	4422      	add	r2, r4
 80085b4:	3302      	adds	r3, #2
 80085b6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085ba:	e7c5      	b.n	8008548 <_printf_common+0x58>
 80085bc:	2301      	movs	r3, #1
 80085be:	4622      	mov	r2, r4
 80085c0:	4649      	mov	r1, r9
 80085c2:	4638      	mov	r0, r7
 80085c4:	47c0      	blx	r8
 80085c6:	3001      	adds	r0, #1
 80085c8:	d0e6      	beq.n	8008598 <_printf_common+0xa8>
 80085ca:	3601      	adds	r6, #1
 80085cc:	e7d9      	b.n	8008582 <_printf_common+0x92>
	...

080085d0 <_printf_i>:
 80085d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085d4:	460c      	mov	r4, r1
 80085d6:	7e27      	ldrb	r7, [r4, #24]
 80085d8:	4691      	mov	r9, r2
 80085da:	2f78      	cmp	r7, #120	; 0x78
 80085dc:	4680      	mov	r8, r0
 80085de:	469a      	mov	sl, r3
 80085e0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80085e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80085e6:	d807      	bhi.n	80085f8 <_printf_i+0x28>
 80085e8:	2f62      	cmp	r7, #98	; 0x62
 80085ea:	d80a      	bhi.n	8008602 <_printf_i+0x32>
 80085ec:	2f00      	cmp	r7, #0
 80085ee:	f000 80d9 	beq.w	80087a4 <_printf_i+0x1d4>
 80085f2:	2f58      	cmp	r7, #88	; 0x58
 80085f4:	f000 80a4 	beq.w	8008740 <_printf_i+0x170>
 80085f8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80085fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008600:	e03a      	b.n	8008678 <_printf_i+0xa8>
 8008602:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008606:	2b15      	cmp	r3, #21
 8008608:	d8f6      	bhi.n	80085f8 <_printf_i+0x28>
 800860a:	a001      	add	r0, pc, #4	; (adr r0, 8008610 <_printf_i+0x40>)
 800860c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8008610:	08008669 	.word	0x08008669
 8008614:	0800867d 	.word	0x0800867d
 8008618:	080085f9 	.word	0x080085f9
 800861c:	080085f9 	.word	0x080085f9
 8008620:	080085f9 	.word	0x080085f9
 8008624:	080085f9 	.word	0x080085f9
 8008628:	0800867d 	.word	0x0800867d
 800862c:	080085f9 	.word	0x080085f9
 8008630:	080085f9 	.word	0x080085f9
 8008634:	080085f9 	.word	0x080085f9
 8008638:	080085f9 	.word	0x080085f9
 800863c:	0800878b 	.word	0x0800878b
 8008640:	080086ad 	.word	0x080086ad
 8008644:	0800876d 	.word	0x0800876d
 8008648:	080085f9 	.word	0x080085f9
 800864c:	080085f9 	.word	0x080085f9
 8008650:	080087ad 	.word	0x080087ad
 8008654:	080085f9 	.word	0x080085f9
 8008658:	080086ad 	.word	0x080086ad
 800865c:	080085f9 	.word	0x080085f9
 8008660:	080085f9 	.word	0x080085f9
 8008664:	08008775 	.word	0x08008775
 8008668:	680b      	ldr	r3, [r1, #0]
 800866a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800866e:	1d1a      	adds	r2, r3, #4
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	600a      	str	r2, [r1, #0]
 8008674:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008678:	2301      	movs	r3, #1
 800867a:	e0a4      	b.n	80087c6 <_printf_i+0x1f6>
 800867c:	6825      	ldr	r5, [r4, #0]
 800867e:	6808      	ldr	r0, [r1, #0]
 8008680:	062e      	lsls	r6, r5, #24
 8008682:	f100 0304 	add.w	r3, r0, #4
 8008686:	d50a      	bpl.n	800869e <_printf_i+0xce>
 8008688:	6805      	ldr	r5, [r0, #0]
 800868a:	600b      	str	r3, [r1, #0]
 800868c:	2d00      	cmp	r5, #0
 800868e:	da03      	bge.n	8008698 <_printf_i+0xc8>
 8008690:	232d      	movs	r3, #45	; 0x2d
 8008692:	426d      	negs	r5, r5
 8008694:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008698:	230a      	movs	r3, #10
 800869a:	485e      	ldr	r0, [pc, #376]	; (8008814 <_printf_i+0x244>)
 800869c:	e019      	b.n	80086d2 <_printf_i+0x102>
 800869e:	f015 0f40 	tst.w	r5, #64	; 0x40
 80086a2:	6805      	ldr	r5, [r0, #0]
 80086a4:	600b      	str	r3, [r1, #0]
 80086a6:	bf18      	it	ne
 80086a8:	b22d      	sxthne	r5, r5
 80086aa:	e7ef      	b.n	800868c <_printf_i+0xbc>
 80086ac:	680b      	ldr	r3, [r1, #0]
 80086ae:	6825      	ldr	r5, [r4, #0]
 80086b0:	1d18      	adds	r0, r3, #4
 80086b2:	6008      	str	r0, [r1, #0]
 80086b4:	0628      	lsls	r0, r5, #24
 80086b6:	d501      	bpl.n	80086bc <_printf_i+0xec>
 80086b8:	681d      	ldr	r5, [r3, #0]
 80086ba:	e002      	b.n	80086c2 <_printf_i+0xf2>
 80086bc:	0669      	lsls	r1, r5, #25
 80086be:	d5fb      	bpl.n	80086b8 <_printf_i+0xe8>
 80086c0:	881d      	ldrh	r5, [r3, #0]
 80086c2:	2f6f      	cmp	r7, #111	; 0x6f
 80086c4:	bf0c      	ite	eq
 80086c6:	2308      	moveq	r3, #8
 80086c8:	230a      	movne	r3, #10
 80086ca:	4852      	ldr	r0, [pc, #328]	; (8008814 <_printf_i+0x244>)
 80086cc:	2100      	movs	r1, #0
 80086ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80086d2:	6866      	ldr	r6, [r4, #4]
 80086d4:	2e00      	cmp	r6, #0
 80086d6:	bfa8      	it	ge
 80086d8:	6821      	ldrge	r1, [r4, #0]
 80086da:	60a6      	str	r6, [r4, #8]
 80086dc:	bfa4      	itt	ge
 80086de:	f021 0104 	bicge.w	r1, r1, #4
 80086e2:	6021      	strge	r1, [r4, #0]
 80086e4:	b90d      	cbnz	r5, 80086ea <_printf_i+0x11a>
 80086e6:	2e00      	cmp	r6, #0
 80086e8:	d04d      	beq.n	8008786 <_printf_i+0x1b6>
 80086ea:	4616      	mov	r6, r2
 80086ec:	fbb5 f1f3 	udiv	r1, r5, r3
 80086f0:	fb03 5711 	mls	r7, r3, r1, r5
 80086f4:	5dc7      	ldrb	r7, [r0, r7]
 80086f6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80086fa:	462f      	mov	r7, r5
 80086fc:	42bb      	cmp	r3, r7
 80086fe:	460d      	mov	r5, r1
 8008700:	d9f4      	bls.n	80086ec <_printf_i+0x11c>
 8008702:	2b08      	cmp	r3, #8
 8008704:	d10b      	bne.n	800871e <_printf_i+0x14e>
 8008706:	6823      	ldr	r3, [r4, #0]
 8008708:	07df      	lsls	r7, r3, #31
 800870a:	d508      	bpl.n	800871e <_printf_i+0x14e>
 800870c:	6923      	ldr	r3, [r4, #16]
 800870e:	6861      	ldr	r1, [r4, #4]
 8008710:	4299      	cmp	r1, r3
 8008712:	bfde      	ittt	le
 8008714:	2330      	movle	r3, #48	; 0x30
 8008716:	f806 3c01 	strble.w	r3, [r6, #-1]
 800871a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800871e:	1b92      	subs	r2, r2, r6
 8008720:	6122      	str	r2, [r4, #16]
 8008722:	464b      	mov	r3, r9
 8008724:	4621      	mov	r1, r4
 8008726:	4640      	mov	r0, r8
 8008728:	f8cd a000 	str.w	sl, [sp]
 800872c:	aa03      	add	r2, sp, #12
 800872e:	f7ff fedf 	bl	80084f0 <_printf_common>
 8008732:	3001      	adds	r0, #1
 8008734:	d14c      	bne.n	80087d0 <_printf_i+0x200>
 8008736:	f04f 30ff 	mov.w	r0, #4294967295
 800873a:	b004      	add	sp, #16
 800873c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008740:	4834      	ldr	r0, [pc, #208]	; (8008814 <_printf_i+0x244>)
 8008742:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008746:	680e      	ldr	r6, [r1, #0]
 8008748:	6823      	ldr	r3, [r4, #0]
 800874a:	f856 5b04 	ldr.w	r5, [r6], #4
 800874e:	061f      	lsls	r7, r3, #24
 8008750:	600e      	str	r6, [r1, #0]
 8008752:	d514      	bpl.n	800877e <_printf_i+0x1ae>
 8008754:	07d9      	lsls	r1, r3, #31
 8008756:	bf44      	itt	mi
 8008758:	f043 0320 	orrmi.w	r3, r3, #32
 800875c:	6023      	strmi	r3, [r4, #0]
 800875e:	b91d      	cbnz	r5, 8008768 <_printf_i+0x198>
 8008760:	6823      	ldr	r3, [r4, #0]
 8008762:	f023 0320 	bic.w	r3, r3, #32
 8008766:	6023      	str	r3, [r4, #0]
 8008768:	2310      	movs	r3, #16
 800876a:	e7af      	b.n	80086cc <_printf_i+0xfc>
 800876c:	6823      	ldr	r3, [r4, #0]
 800876e:	f043 0320 	orr.w	r3, r3, #32
 8008772:	6023      	str	r3, [r4, #0]
 8008774:	2378      	movs	r3, #120	; 0x78
 8008776:	4828      	ldr	r0, [pc, #160]	; (8008818 <_printf_i+0x248>)
 8008778:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800877c:	e7e3      	b.n	8008746 <_printf_i+0x176>
 800877e:	065e      	lsls	r6, r3, #25
 8008780:	bf48      	it	mi
 8008782:	b2ad      	uxthmi	r5, r5
 8008784:	e7e6      	b.n	8008754 <_printf_i+0x184>
 8008786:	4616      	mov	r6, r2
 8008788:	e7bb      	b.n	8008702 <_printf_i+0x132>
 800878a:	680b      	ldr	r3, [r1, #0]
 800878c:	6826      	ldr	r6, [r4, #0]
 800878e:	1d1d      	adds	r5, r3, #4
 8008790:	6960      	ldr	r0, [r4, #20]
 8008792:	600d      	str	r5, [r1, #0]
 8008794:	0635      	lsls	r5, r6, #24
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	d501      	bpl.n	800879e <_printf_i+0x1ce>
 800879a:	6018      	str	r0, [r3, #0]
 800879c:	e002      	b.n	80087a4 <_printf_i+0x1d4>
 800879e:	0671      	lsls	r1, r6, #25
 80087a0:	d5fb      	bpl.n	800879a <_printf_i+0x1ca>
 80087a2:	8018      	strh	r0, [r3, #0]
 80087a4:	2300      	movs	r3, #0
 80087a6:	4616      	mov	r6, r2
 80087a8:	6123      	str	r3, [r4, #16]
 80087aa:	e7ba      	b.n	8008722 <_printf_i+0x152>
 80087ac:	680b      	ldr	r3, [r1, #0]
 80087ae:	1d1a      	adds	r2, r3, #4
 80087b0:	600a      	str	r2, [r1, #0]
 80087b2:	681e      	ldr	r6, [r3, #0]
 80087b4:	2100      	movs	r1, #0
 80087b6:	4630      	mov	r0, r6
 80087b8:	6862      	ldr	r2, [r4, #4]
 80087ba:	f000 ffdd 	bl	8009778 <memchr>
 80087be:	b108      	cbz	r0, 80087c4 <_printf_i+0x1f4>
 80087c0:	1b80      	subs	r0, r0, r6
 80087c2:	6060      	str	r0, [r4, #4]
 80087c4:	6863      	ldr	r3, [r4, #4]
 80087c6:	6123      	str	r3, [r4, #16]
 80087c8:	2300      	movs	r3, #0
 80087ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80087ce:	e7a8      	b.n	8008722 <_printf_i+0x152>
 80087d0:	4632      	mov	r2, r6
 80087d2:	4649      	mov	r1, r9
 80087d4:	4640      	mov	r0, r8
 80087d6:	6923      	ldr	r3, [r4, #16]
 80087d8:	47d0      	blx	sl
 80087da:	3001      	adds	r0, #1
 80087dc:	d0ab      	beq.n	8008736 <_printf_i+0x166>
 80087de:	6823      	ldr	r3, [r4, #0]
 80087e0:	079b      	lsls	r3, r3, #30
 80087e2:	d413      	bmi.n	800880c <_printf_i+0x23c>
 80087e4:	68e0      	ldr	r0, [r4, #12]
 80087e6:	9b03      	ldr	r3, [sp, #12]
 80087e8:	4298      	cmp	r0, r3
 80087ea:	bfb8      	it	lt
 80087ec:	4618      	movlt	r0, r3
 80087ee:	e7a4      	b.n	800873a <_printf_i+0x16a>
 80087f0:	2301      	movs	r3, #1
 80087f2:	4632      	mov	r2, r6
 80087f4:	4649      	mov	r1, r9
 80087f6:	4640      	mov	r0, r8
 80087f8:	47d0      	blx	sl
 80087fa:	3001      	adds	r0, #1
 80087fc:	d09b      	beq.n	8008736 <_printf_i+0x166>
 80087fe:	3501      	adds	r5, #1
 8008800:	68e3      	ldr	r3, [r4, #12]
 8008802:	9903      	ldr	r1, [sp, #12]
 8008804:	1a5b      	subs	r3, r3, r1
 8008806:	42ab      	cmp	r3, r5
 8008808:	dcf2      	bgt.n	80087f0 <_printf_i+0x220>
 800880a:	e7eb      	b.n	80087e4 <_printf_i+0x214>
 800880c:	2500      	movs	r5, #0
 800880e:	f104 0619 	add.w	r6, r4, #25
 8008812:	e7f5      	b.n	8008800 <_printf_i+0x230>
 8008814:	0800b2b2 	.word	0x0800b2b2
 8008818:	0800b2c3 	.word	0x0800b2c3

0800881c <iprintf>:
 800881c:	b40f      	push	{r0, r1, r2, r3}
 800881e:	4b0a      	ldr	r3, [pc, #40]	; (8008848 <iprintf+0x2c>)
 8008820:	b513      	push	{r0, r1, r4, lr}
 8008822:	681c      	ldr	r4, [r3, #0]
 8008824:	b124      	cbz	r4, 8008830 <iprintf+0x14>
 8008826:	69a3      	ldr	r3, [r4, #24]
 8008828:	b913      	cbnz	r3, 8008830 <iprintf+0x14>
 800882a:	4620      	mov	r0, r4
 800882c:	f000 fef6 	bl	800961c <__sinit>
 8008830:	ab05      	add	r3, sp, #20
 8008832:	4620      	mov	r0, r4
 8008834:	9a04      	ldr	r2, [sp, #16]
 8008836:	68a1      	ldr	r1, [r4, #8]
 8008838:	9301      	str	r3, [sp, #4]
 800883a:	f001 fc17 	bl	800a06c <_vfiprintf_r>
 800883e:	b002      	add	sp, #8
 8008840:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008844:	b004      	add	sp, #16
 8008846:	4770      	bx	lr
 8008848:	200000ac 	.word	0x200000ac

0800884c <putchar>:
 800884c:	b538      	push	{r3, r4, r5, lr}
 800884e:	4b08      	ldr	r3, [pc, #32]	; (8008870 <putchar+0x24>)
 8008850:	4605      	mov	r5, r0
 8008852:	681c      	ldr	r4, [r3, #0]
 8008854:	b124      	cbz	r4, 8008860 <putchar+0x14>
 8008856:	69a3      	ldr	r3, [r4, #24]
 8008858:	b913      	cbnz	r3, 8008860 <putchar+0x14>
 800885a:	4620      	mov	r0, r4
 800885c:	f000 fede 	bl	800961c <__sinit>
 8008860:	4629      	mov	r1, r5
 8008862:	4620      	mov	r0, r4
 8008864:	68a2      	ldr	r2, [r4, #8]
 8008866:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800886a:	f001 bd2f 	b.w	800a2cc <_putc_r>
 800886e:	bf00      	nop
 8008870:	200000ac 	.word	0x200000ac

08008874 <quorem>:
 8008874:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008878:	6903      	ldr	r3, [r0, #16]
 800887a:	690c      	ldr	r4, [r1, #16]
 800887c:	4607      	mov	r7, r0
 800887e:	42a3      	cmp	r3, r4
 8008880:	f2c0 8083 	blt.w	800898a <quorem+0x116>
 8008884:	3c01      	subs	r4, #1
 8008886:	f100 0514 	add.w	r5, r0, #20
 800888a:	f101 0814 	add.w	r8, r1, #20
 800888e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008892:	9301      	str	r3, [sp, #4]
 8008894:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008898:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800889c:	3301      	adds	r3, #1
 800889e:	429a      	cmp	r2, r3
 80088a0:	fbb2 f6f3 	udiv	r6, r2, r3
 80088a4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80088a8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088ac:	d332      	bcc.n	8008914 <quorem+0xa0>
 80088ae:	f04f 0e00 	mov.w	lr, #0
 80088b2:	4640      	mov	r0, r8
 80088b4:	46ac      	mov	ip, r5
 80088b6:	46f2      	mov	sl, lr
 80088b8:	f850 2b04 	ldr.w	r2, [r0], #4
 80088bc:	b293      	uxth	r3, r2
 80088be:	fb06 e303 	mla	r3, r6, r3, lr
 80088c2:	0c12      	lsrs	r2, r2, #16
 80088c4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80088c8:	fb06 e202 	mla	r2, r6, r2, lr
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	ebaa 0303 	sub.w	r3, sl, r3
 80088d2:	f8dc a000 	ldr.w	sl, [ip]
 80088d6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80088da:	fa1f fa8a 	uxth.w	sl, sl
 80088de:	4453      	add	r3, sl
 80088e0:	fa1f fa82 	uxth.w	sl, r2
 80088e4:	f8dc 2000 	ldr.w	r2, [ip]
 80088e8:	4581      	cmp	r9, r0
 80088ea:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80088ee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088f8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80088fc:	f84c 3b04 	str.w	r3, [ip], #4
 8008900:	d2da      	bcs.n	80088b8 <quorem+0x44>
 8008902:	f855 300b 	ldr.w	r3, [r5, fp]
 8008906:	b92b      	cbnz	r3, 8008914 <quorem+0xa0>
 8008908:	9b01      	ldr	r3, [sp, #4]
 800890a:	3b04      	subs	r3, #4
 800890c:	429d      	cmp	r5, r3
 800890e:	461a      	mov	r2, r3
 8008910:	d32f      	bcc.n	8008972 <quorem+0xfe>
 8008912:	613c      	str	r4, [r7, #16]
 8008914:	4638      	mov	r0, r7
 8008916:	f001 f9c5 	bl	8009ca4 <__mcmp>
 800891a:	2800      	cmp	r0, #0
 800891c:	db25      	blt.n	800896a <quorem+0xf6>
 800891e:	4628      	mov	r0, r5
 8008920:	f04f 0c00 	mov.w	ip, #0
 8008924:	3601      	adds	r6, #1
 8008926:	f858 1b04 	ldr.w	r1, [r8], #4
 800892a:	f8d0 e000 	ldr.w	lr, [r0]
 800892e:	b28b      	uxth	r3, r1
 8008930:	ebac 0303 	sub.w	r3, ip, r3
 8008934:	fa1f f28e 	uxth.w	r2, lr
 8008938:	4413      	add	r3, r2
 800893a:	0c0a      	lsrs	r2, r1, #16
 800893c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008940:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008944:	b29b      	uxth	r3, r3
 8008946:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800894a:	45c1      	cmp	r9, r8
 800894c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008950:	f840 3b04 	str.w	r3, [r0], #4
 8008954:	d2e7      	bcs.n	8008926 <quorem+0xb2>
 8008956:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800895a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800895e:	b922      	cbnz	r2, 800896a <quorem+0xf6>
 8008960:	3b04      	subs	r3, #4
 8008962:	429d      	cmp	r5, r3
 8008964:	461a      	mov	r2, r3
 8008966:	d30a      	bcc.n	800897e <quorem+0x10a>
 8008968:	613c      	str	r4, [r7, #16]
 800896a:	4630      	mov	r0, r6
 800896c:	b003      	add	sp, #12
 800896e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008972:	6812      	ldr	r2, [r2, #0]
 8008974:	3b04      	subs	r3, #4
 8008976:	2a00      	cmp	r2, #0
 8008978:	d1cb      	bne.n	8008912 <quorem+0x9e>
 800897a:	3c01      	subs	r4, #1
 800897c:	e7c6      	b.n	800890c <quorem+0x98>
 800897e:	6812      	ldr	r2, [r2, #0]
 8008980:	3b04      	subs	r3, #4
 8008982:	2a00      	cmp	r2, #0
 8008984:	d1f0      	bne.n	8008968 <quorem+0xf4>
 8008986:	3c01      	subs	r4, #1
 8008988:	e7eb      	b.n	8008962 <quorem+0xee>
 800898a:	2000      	movs	r0, #0
 800898c:	e7ee      	b.n	800896c <quorem+0xf8>
	...

08008990 <_dtoa_r>:
 8008990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008994:	4616      	mov	r6, r2
 8008996:	461f      	mov	r7, r3
 8008998:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800899a:	b099      	sub	sp, #100	; 0x64
 800899c:	4605      	mov	r5, r0
 800899e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80089a2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80089a6:	b974      	cbnz	r4, 80089c6 <_dtoa_r+0x36>
 80089a8:	2010      	movs	r0, #16
 80089aa:	f000 fedd 	bl	8009768 <malloc>
 80089ae:	4602      	mov	r2, r0
 80089b0:	6268      	str	r0, [r5, #36]	; 0x24
 80089b2:	b920      	cbnz	r0, 80089be <_dtoa_r+0x2e>
 80089b4:	21ea      	movs	r1, #234	; 0xea
 80089b6:	4bae      	ldr	r3, [pc, #696]	; (8008c70 <_dtoa_r+0x2e0>)
 80089b8:	48ae      	ldr	r0, [pc, #696]	; (8008c74 <_dtoa_r+0x2e4>)
 80089ba:	f001 fdf5 	bl	800a5a8 <__assert_func>
 80089be:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80089c2:	6004      	str	r4, [r0, #0]
 80089c4:	60c4      	str	r4, [r0, #12]
 80089c6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80089c8:	6819      	ldr	r1, [r3, #0]
 80089ca:	b151      	cbz	r1, 80089e2 <_dtoa_r+0x52>
 80089cc:	685a      	ldr	r2, [r3, #4]
 80089ce:	2301      	movs	r3, #1
 80089d0:	4093      	lsls	r3, r2
 80089d2:	604a      	str	r2, [r1, #4]
 80089d4:	608b      	str	r3, [r1, #8]
 80089d6:	4628      	mov	r0, r5
 80089d8:	f000 ff2a 	bl	8009830 <_Bfree>
 80089dc:	2200      	movs	r2, #0
 80089de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80089e0:	601a      	str	r2, [r3, #0]
 80089e2:	1e3b      	subs	r3, r7, #0
 80089e4:	bfaf      	iteee	ge
 80089e6:	2300      	movge	r3, #0
 80089e8:	2201      	movlt	r2, #1
 80089ea:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80089ee:	9305      	strlt	r3, [sp, #20]
 80089f0:	bfa8      	it	ge
 80089f2:	f8c8 3000 	strge.w	r3, [r8]
 80089f6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80089fa:	4b9f      	ldr	r3, [pc, #636]	; (8008c78 <_dtoa_r+0x2e8>)
 80089fc:	bfb8      	it	lt
 80089fe:	f8c8 2000 	strlt.w	r2, [r8]
 8008a02:	ea33 0309 	bics.w	r3, r3, r9
 8008a06:	d119      	bne.n	8008a3c <_dtoa_r+0xac>
 8008a08:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a0c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008a0e:	6013      	str	r3, [r2, #0]
 8008a10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008a14:	4333      	orrs	r3, r6
 8008a16:	f000 8580 	beq.w	800951a <_dtoa_r+0xb8a>
 8008a1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008a1c:	b953      	cbnz	r3, 8008a34 <_dtoa_r+0xa4>
 8008a1e:	4b97      	ldr	r3, [pc, #604]	; (8008c7c <_dtoa_r+0x2ec>)
 8008a20:	e022      	b.n	8008a68 <_dtoa_r+0xd8>
 8008a22:	4b97      	ldr	r3, [pc, #604]	; (8008c80 <_dtoa_r+0x2f0>)
 8008a24:	9308      	str	r3, [sp, #32]
 8008a26:	3308      	adds	r3, #8
 8008a28:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008a2a:	6013      	str	r3, [r2, #0]
 8008a2c:	9808      	ldr	r0, [sp, #32]
 8008a2e:	b019      	add	sp, #100	; 0x64
 8008a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a34:	4b91      	ldr	r3, [pc, #580]	; (8008c7c <_dtoa_r+0x2ec>)
 8008a36:	9308      	str	r3, [sp, #32]
 8008a38:	3303      	adds	r3, #3
 8008a3a:	e7f5      	b.n	8008a28 <_dtoa_r+0x98>
 8008a3c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008a40:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008a44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a48:	2200      	movs	r2, #0
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	f7f7 ffac 	bl	80009a8 <__aeabi_dcmpeq>
 8008a50:	4680      	mov	r8, r0
 8008a52:	b158      	cbz	r0, 8008a6c <_dtoa_r+0xdc>
 8008a54:	2301      	movs	r3, #1
 8008a56:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008a58:	6013      	str	r3, [r2, #0]
 8008a5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	f000 8559 	beq.w	8009514 <_dtoa_r+0xb84>
 8008a62:	4888      	ldr	r0, [pc, #544]	; (8008c84 <_dtoa_r+0x2f4>)
 8008a64:	6018      	str	r0, [r3, #0]
 8008a66:	1e43      	subs	r3, r0, #1
 8008a68:	9308      	str	r3, [sp, #32]
 8008a6a:	e7df      	b.n	8008a2c <_dtoa_r+0x9c>
 8008a6c:	ab16      	add	r3, sp, #88	; 0x58
 8008a6e:	9301      	str	r3, [sp, #4]
 8008a70:	ab17      	add	r3, sp, #92	; 0x5c
 8008a72:	9300      	str	r3, [sp, #0]
 8008a74:	4628      	mov	r0, r5
 8008a76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008a7a:	f001 f9bf 	bl	8009dfc <__d2b>
 8008a7e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008a82:	4682      	mov	sl, r0
 8008a84:	2c00      	cmp	r4, #0
 8008a86:	d07e      	beq.n	8008b86 <_dtoa_r+0x1f6>
 8008a88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008a8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008a8e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008a92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a96:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008a9a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008a9e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	4b78      	ldr	r3, [pc, #480]	; (8008c88 <_dtoa_r+0x2f8>)
 8008aa6:	f7f7 fb5f 	bl	8000168 <__aeabi_dsub>
 8008aaa:	a36b      	add	r3, pc, #428	; (adr r3, 8008c58 <_dtoa_r+0x2c8>)
 8008aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ab0:	f7f7 fd12 	bl	80004d8 <__aeabi_dmul>
 8008ab4:	a36a      	add	r3, pc, #424	; (adr r3, 8008c60 <_dtoa_r+0x2d0>)
 8008ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aba:	f7f7 fb57 	bl	800016c <__adddf3>
 8008abe:	4606      	mov	r6, r0
 8008ac0:	4620      	mov	r0, r4
 8008ac2:	460f      	mov	r7, r1
 8008ac4:	f7f7 fc9e 	bl	8000404 <__aeabi_i2d>
 8008ac8:	a367      	add	r3, pc, #412	; (adr r3, 8008c68 <_dtoa_r+0x2d8>)
 8008aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ace:	f7f7 fd03 	bl	80004d8 <__aeabi_dmul>
 8008ad2:	4602      	mov	r2, r0
 8008ad4:	460b      	mov	r3, r1
 8008ad6:	4630      	mov	r0, r6
 8008ad8:	4639      	mov	r1, r7
 8008ada:	f7f7 fb47 	bl	800016c <__adddf3>
 8008ade:	4606      	mov	r6, r0
 8008ae0:	460f      	mov	r7, r1
 8008ae2:	f7f7 ffa9 	bl	8000a38 <__aeabi_d2iz>
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	4681      	mov	r9, r0
 8008aea:	2300      	movs	r3, #0
 8008aec:	4630      	mov	r0, r6
 8008aee:	4639      	mov	r1, r7
 8008af0:	f7f7 ff64 	bl	80009bc <__aeabi_dcmplt>
 8008af4:	b148      	cbz	r0, 8008b0a <_dtoa_r+0x17a>
 8008af6:	4648      	mov	r0, r9
 8008af8:	f7f7 fc84 	bl	8000404 <__aeabi_i2d>
 8008afc:	4632      	mov	r2, r6
 8008afe:	463b      	mov	r3, r7
 8008b00:	f7f7 ff52 	bl	80009a8 <__aeabi_dcmpeq>
 8008b04:	b908      	cbnz	r0, 8008b0a <_dtoa_r+0x17a>
 8008b06:	f109 39ff 	add.w	r9, r9, #4294967295
 8008b0a:	f1b9 0f16 	cmp.w	r9, #22
 8008b0e:	d857      	bhi.n	8008bc0 <_dtoa_r+0x230>
 8008b10:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b14:	4b5d      	ldr	r3, [pc, #372]	; (8008c8c <_dtoa_r+0x2fc>)
 8008b16:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b1e:	f7f7 ff4d 	bl	80009bc <__aeabi_dcmplt>
 8008b22:	2800      	cmp	r0, #0
 8008b24:	d04e      	beq.n	8008bc4 <_dtoa_r+0x234>
 8008b26:	2300      	movs	r3, #0
 8008b28:	f109 39ff 	add.w	r9, r9, #4294967295
 8008b2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b2e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008b30:	1b1c      	subs	r4, r3, r4
 8008b32:	1e63      	subs	r3, r4, #1
 8008b34:	9309      	str	r3, [sp, #36]	; 0x24
 8008b36:	bf49      	itett	mi
 8008b38:	f1c4 0301 	rsbmi	r3, r4, #1
 8008b3c:	2300      	movpl	r3, #0
 8008b3e:	9306      	strmi	r3, [sp, #24]
 8008b40:	2300      	movmi	r3, #0
 8008b42:	bf54      	ite	pl
 8008b44:	9306      	strpl	r3, [sp, #24]
 8008b46:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008b48:	f1b9 0f00 	cmp.w	r9, #0
 8008b4c:	db3c      	blt.n	8008bc8 <_dtoa_r+0x238>
 8008b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b50:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008b54:	444b      	add	r3, r9
 8008b56:	9309      	str	r3, [sp, #36]	; 0x24
 8008b58:	2300      	movs	r3, #0
 8008b5a:	930a      	str	r3, [sp, #40]	; 0x28
 8008b5c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b5e:	2b09      	cmp	r3, #9
 8008b60:	d86c      	bhi.n	8008c3c <_dtoa_r+0x2ac>
 8008b62:	2b05      	cmp	r3, #5
 8008b64:	bfc4      	itt	gt
 8008b66:	3b04      	subgt	r3, #4
 8008b68:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008b6a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008b6c:	bfc8      	it	gt
 8008b6e:	2400      	movgt	r4, #0
 8008b70:	f1a3 0302 	sub.w	r3, r3, #2
 8008b74:	bfd8      	it	le
 8008b76:	2401      	movle	r4, #1
 8008b78:	2b03      	cmp	r3, #3
 8008b7a:	f200 808b 	bhi.w	8008c94 <_dtoa_r+0x304>
 8008b7e:	e8df f003 	tbb	[pc, r3]
 8008b82:	4f2d      	.short	0x4f2d
 8008b84:	5b4d      	.short	0x5b4d
 8008b86:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008b8a:	441c      	add	r4, r3
 8008b8c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008b90:	2b20      	cmp	r3, #32
 8008b92:	bfc3      	ittte	gt
 8008b94:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008b98:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8008b9c:	fa09 f303 	lslgt.w	r3, r9, r3
 8008ba0:	f1c3 0320 	rsble	r3, r3, #32
 8008ba4:	bfc6      	itte	gt
 8008ba6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008baa:	4318      	orrgt	r0, r3
 8008bac:	fa06 f003 	lslle.w	r0, r6, r3
 8008bb0:	f7f7 fc18 	bl	80003e4 <__aeabi_ui2d>
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008bba:	3c01      	subs	r4, #1
 8008bbc:	9313      	str	r3, [sp, #76]	; 0x4c
 8008bbe:	e770      	b.n	8008aa2 <_dtoa_r+0x112>
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e7b3      	b.n	8008b2c <_dtoa_r+0x19c>
 8008bc4:	900f      	str	r0, [sp, #60]	; 0x3c
 8008bc6:	e7b2      	b.n	8008b2e <_dtoa_r+0x19e>
 8008bc8:	9b06      	ldr	r3, [sp, #24]
 8008bca:	eba3 0309 	sub.w	r3, r3, r9
 8008bce:	9306      	str	r3, [sp, #24]
 8008bd0:	f1c9 0300 	rsb	r3, r9, #0
 8008bd4:	930a      	str	r3, [sp, #40]	; 0x28
 8008bd6:	2300      	movs	r3, #0
 8008bd8:	930e      	str	r3, [sp, #56]	; 0x38
 8008bda:	e7bf      	b.n	8008b5c <_dtoa_r+0x1cc>
 8008bdc:	2300      	movs	r3, #0
 8008bde:	930b      	str	r3, [sp, #44]	; 0x2c
 8008be0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	dc59      	bgt.n	8008c9a <_dtoa_r+0x30a>
 8008be6:	f04f 0b01 	mov.w	fp, #1
 8008bea:	465b      	mov	r3, fp
 8008bec:	f8cd b008 	str.w	fp, [sp, #8]
 8008bf0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8008bf4:	2200      	movs	r2, #0
 8008bf6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8008bf8:	6042      	str	r2, [r0, #4]
 8008bfa:	2204      	movs	r2, #4
 8008bfc:	f102 0614 	add.w	r6, r2, #20
 8008c00:	429e      	cmp	r6, r3
 8008c02:	6841      	ldr	r1, [r0, #4]
 8008c04:	d94f      	bls.n	8008ca6 <_dtoa_r+0x316>
 8008c06:	4628      	mov	r0, r5
 8008c08:	f000 fdd2 	bl	80097b0 <_Balloc>
 8008c0c:	9008      	str	r0, [sp, #32]
 8008c0e:	2800      	cmp	r0, #0
 8008c10:	d14d      	bne.n	8008cae <_dtoa_r+0x31e>
 8008c12:	4602      	mov	r2, r0
 8008c14:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008c18:	4b1d      	ldr	r3, [pc, #116]	; (8008c90 <_dtoa_r+0x300>)
 8008c1a:	e6cd      	b.n	80089b8 <_dtoa_r+0x28>
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	e7de      	b.n	8008bde <_dtoa_r+0x24e>
 8008c20:	2300      	movs	r3, #0
 8008c22:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c24:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008c26:	eb09 0b03 	add.w	fp, r9, r3
 8008c2a:	f10b 0301 	add.w	r3, fp, #1
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	9302      	str	r3, [sp, #8]
 8008c32:	bfb8      	it	lt
 8008c34:	2301      	movlt	r3, #1
 8008c36:	e7dd      	b.n	8008bf4 <_dtoa_r+0x264>
 8008c38:	2301      	movs	r3, #1
 8008c3a:	e7f2      	b.n	8008c22 <_dtoa_r+0x292>
 8008c3c:	2401      	movs	r4, #1
 8008c3e:	2300      	movs	r3, #0
 8008c40:	940b      	str	r4, [sp, #44]	; 0x2c
 8008c42:	9322      	str	r3, [sp, #136]	; 0x88
 8008c44:	f04f 3bff 	mov.w	fp, #4294967295
 8008c48:	2200      	movs	r2, #0
 8008c4a:	2312      	movs	r3, #18
 8008c4c:	f8cd b008 	str.w	fp, [sp, #8]
 8008c50:	9223      	str	r2, [sp, #140]	; 0x8c
 8008c52:	e7cf      	b.n	8008bf4 <_dtoa_r+0x264>
 8008c54:	f3af 8000 	nop.w
 8008c58:	636f4361 	.word	0x636f4361
 8008c5c:	3fd287a7 	.word	0x3fd287a7
 8008c60:	8b60c8b3 	.word	0x8b60c8b3
 8008c64:	3fc68a28 	.word	0x3fc68a28
 8008c68:	509f79fb 	.word	0x509f79fb
 8008c6c:	3fd34413 	.word	0x3fd34413
 8008c70:	0800b2e1 	.word	0x0800b2e1
 8008c74:	0800b2f8 	.word	0x0800b2f8
 8008c78:	7ff00000 	.word	0x7ff00000
 8008c7c:	0800b2dd 	.word	0x0800b2dd
 8008c80:	0800b2d4 	.word	0x0800b2d4
 8008c84:	0800b2b1 	.word	0x0800b2b1
 8008c88:	3ff80000 	.word	0x3ff80000
 8008c8c:	0800b450 	.word	0x0800b450
 8008c90:	0800b357 	.word	0x0800b357
 8008c94:	2301      	movs	r3, #1
 8008c96:	930b      	str	r3, [sp, #44]	; 0x2c
 8008c98:	e7d4      	b.n	8008c44 <_dtoa_r+0x2b4>
 8008c9a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 8008c9e:	465b      	mov	r3, fp
 8008ca0:	f8cd b008 	str.w	fp, [sp, #8]
 8008ca4:	e7a6      	b.n	8008bf4 <_dtoa_r+0x264>
 8008ca6:	3101      	adds	r1, #1
 8008ca8:	6041      	str	r1, [r0, #4]
 8008caa:	0052      	lsls	r2, r2, #1
 8008cac:	e7a6      	b.n	8008bfc <_dtoa_r+0x26c>
 8008cae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008cb0:	9a08      	ldr	r2, [sp, #32]
 8008cb2:	601a      	str	r2, [r3, #0]
 8008cb4:	9b02      	ldr	r3, [sp, #8]
 8008cb6:	2b0e      	cmp	r3, #14
 8008cb8:	f200 80a8 	bhi.w	8008e0c <_dtoa_r+0x47c>
 8008cbc:	2c00      	cmp	r4, #0
 8008cbe:	f000 80a5 	beq.w	8008e0c <_dtoa_r+0x47c>
 8008cc2:	f1b9 0f00 	cmp.w	r9, #0
 8008cc6:	dd34      	ble.n	8008d32 <_dtoa_r+0x3a2>
 8008cc8:	4a9a      	ldr	r2, [pc, #616]	; (8008f34 <_dtoa_r+0x5a4>)
 8008cca:	f009 030f 	and.w	r3, r9, #15
 8008cce:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008cd2:	f419 7f80 	tst.w	r9, #256	; 0x100
 8008cd6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008cda:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008cde:	ea4f 1429 	mov.w	r4, r9, asr #4
 8008ce2:	d016      	beq.n	8008d12 <_dtoa_r+0x382>
 8008ce4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ce8:	4b93      	ldr	r3, [pc, #588]	; (8008f38 <_dtoa_r+0x5a8>)
 8008cea:	2703      	movs	r7, #3
 8008cec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008cf0:	f7f7 fd1c 	bl	800072c <__aeabi_ddiv>
 8008cf4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008cf8:	f004 040f 	and.w	r4, r4, #15
 8008cfc:	4e8e      	ldr	r6, [pc, #568]	; (8008f38 <_dtoa_r+0x5a8>)
 8008cfe:	b954      	cbnz	r4, 8008d16 <_dtoa_r+0x386>
 8008d00:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008d04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d08:	f7f7 fd10 	bl	800072c <__aeabi_ddiv>
 8008d0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d10:	e029      	b.n	8008d66 <_dtoa_r+0x3d6>
 8008d12:	2702      	movs	r7, #2
 8008d14:	e7f2      	b.n	8008cfc <_dtoa_r+0x36c>
 8008d16:	07e1      	lsls	r1, r4, #31
 8008d18:	d508      	bpl.n	8008d2c <_dtoa_r+0x39c>
 8008d1a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d1e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008d22:	f7f7 fbd9 	bl	80004d8 <__aeabi_dmul>
 8008d26:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008d2a:	3701      	adds	r7, #1
 8008d2c:	1064      	asrs	r4, r4, #1
 8008d2e:	3608      	adds	r6, #8
 8008d30:	e7e5      	b.n	8008cfe <_dtoa_r+0x36e>
 8008d32:	f000 80a5 	beq.w	8008e80 <_dtoa_r+0x4f0>
 8008d36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008d3a:	f1c9 0400 	rsb	r4, r9, #0
 8008d3e:	4b7d      	ldr	r3, [pc, #500]	; (8008f34 <_dtoa_r+0x5a4>)
 8008d40:	f004 020f 	and.w	r2, r4, #15
 8008d44:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d4c:	f7f7 fbc4 	bl	80004d8 <__aeabi_dmul>
 8008d50:	2702      	movs	r7, #2
 8008d52:	2300      	movs	r3, #0
 8008d54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d58:	4e77      	ldr	r6, [pc, #476]	; (8008f38 <_dtoa_r+0x5a8>)
 8008d5a:	1124      	asrs	r4, r4, #4
 8008d5c:	2c00      	cmp	r4, #0
 8008d5e:	f040 8084 	bne.w	8008e6a <_dtoa_r+0x4da>
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1d2      	bne.n	8008d0c <_dtoa_r+0x37c>
 8008d66:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	f000 808b 	beq.w	8008e84 <_dtoa_r+0x4f4>
 8008d6e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008d72:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008d76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	4b6f      	ldr	r3, [pc, #444]	; (8008f3c <_dtoa_r+0x5ac>)
 8008d7e:	f7f7 fe1d 	bl	80009bc <__aeabi_dcmplt>
 8008d82:	2800      	cmp	r0, #0
 8008d84:	d07e      	beq.n	8008e84 <_dtoa_r+0x4f4>
 8008d86:	9b02      	ldr	r3, [sp, #8]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d07b      	beq.n	8008e84 <_dtoa_r+0x4f4>
 8008d8c:	f1bb 0f00 	cmp.w	fp, #0
 8008d90:	dd38      	ble.n	8008e04 <_dtoa_r+0x474>
 8008d92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008d96:	2200      	movs	r2, #0
 8008d98:	4b69      	ldr	r3, [pc, #420]	; (8008f40 <_dtoa_r+0x5b0>)
 8008d9a:	f7f7 fb9d 	bl	80004d8 <__aeabi_dmul>
 8008d9e:	465c      	mov	r4, fp
 8008da0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008da4:	f109 38ff 	add.w	r8, r9, #4294967295
 8008da8:	3701      	adds	r7, #1
 8008daa:	4638      	mov	r0, r7
 8008dac:	f7f7 fb2a 	bl	8000404 <__aeabi_i2d>
 8008db0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008db4:	f7f7 fb90 	bl	80004d8 <__aeabi_dmul>
 8008db8:	2200      	movs	r2, #0
 8008dba:	4b62      	ldr	r3, [pc, #392]	; (8008f44 <_dtoa_r+0x5b4>)
 8008dbc:	f7f7 f9d6 	bl	800016c <__adddf3>
 8008dc0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008dc4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008dc8:	9611      	str	r6, [sp, #68]	; 0x44
 8008dca:	2c00      	cmp	r4, #0
 8008dcc:	d15d      	bne.n	8008e8a <_dtoa_r+0x4fa>
 8008dce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008dd2:	2200      	movs	r2, #0
 8008dd4:	4b5c      	ldr	r3, [pc, #368]	; (8008f48 <_dtoa_r+0x5b8>)
 8008dd6:	f7f7 f9c7 	bl	8000168 <__aeabi_dsub>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	460b      	mov	r3, r1
 8008dde:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008de2:	4633      	mov	r3, r6
 8008de4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008de6:	f7f7 fe07 	bl	80009f8 <__aeabi_dcmpgt>
 8008dea:	2800      	cmp	r0, #0
 8008dec:	f040 829e 	bne.w	800932c <_dtoa_r+0x99c>
 8008df0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008df4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008df6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008dfa:	f7f7 fddf 	bl	80009bc <__aeabi_dcmplt>
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	f040 8292 	bne.w	8009328 <_dtoa_r+0x998>
 8008e04:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8008e08:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008e0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	f2c0 8153 	blt.w	80090ba <_dtoa_r+0x72a>
 8008e14:	f1b9 0f0e 	cmp.w	r9, #14
 8008e18:	f300 814f 	bgt.w	80090ba <_dtoa_r+0x72a>
 8008e1c:	4b45      	ldr	r3, [pc, #276]	; (8008f34 <_dtoa_r+0x5a4>)
 8008e1e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8008e22:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008e26:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8008e2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	f280 80db 	bge.w	8008fe8 <_dtoa_r+0x658>
 8008e32:	9b02      	ldr	r3, [sp, #8]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	f300 80d7 	bgt.w	8008fe8 <_dtoa_r+0x658>
 8008e3a:	f040 8274 	bne.w	8009326 <_dtoa_r+0x996>
 8008e3e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008e42:	2200      	movs	r2, #0
 8008e44:	4b40      	ldr	r3, [pc, #256]	; (8008f48 <_dtoa_r+0x5b8>)
 8008e46:	f7f7 fb47 	bl	80004d8 <__aeabi_dmul>
 8008e4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e4e:	f7f7 fdc9 	bl	80009e4 <__aeabi_dcmpge>
 8008e52:	9c02      	ldr	r4, [sp, #8]
 8008e54:	4626      	mov	r6, r4
 8008e56:	2800      	cmp	r0, #0
 8008e58:	f040 824a 	bne.w	80092f0 <_dtoa_r+0x960>
 8008e5c:	2331      	movs	r3, #49	; 0x31
 8008e5e:	9f08      	ldr	r7, [sp, #32]
 8008e60:	f109 0901 	add.w	r9, r9, #1
 8008e64:	f807 3b01 	strb.w	r3, [r7], #1
 8008e68:	e246      	b.n	80092f8 <_dtoa_r+0x968>
 8008e6a:	07e2      	lsls	r2, r4, #31
 8008e6c:	d505      	bpl.n	8008e7a <_dtoa_r+0x4ea>
 8008e6e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e72:	f7f7 fb31 	bl	80004d8 <__aeabi_dmul>
 8008e76:	2301      	movs	r3, #1
 8008e78:	3701      	adds	r7, #1
 8008e7a:	1064      	asrs	r4, r4, #1
 8008e7c:	3608      	adds	r6, #8
 8008e7e:	e76d      	b.n	8008d5c <_dtoa_r+0x3cc>
 8008e80:	2702      	movs	r7, #2
 8008e82:	e770      	b.n	8008d66 <_dtoa_r+0x3d6>
 8008e84:	46c8      	mov	r8, r9
 8008e86:	9c02      	ldr	r4, [sp, #8]
 8008e88:	e78f      	b.n	8008daa <_dtoa_r+0x41a>
 8008e8a:	9908      	ldr	r1, [sp, #32]
 8008e8c:	4b29      	ldr	r3, [pc, #164]	; (8008f34 <_dtoa_r+0x5a4>)
 8008e8e:	4421      	add	r1, r4
 8008e90:	9112      	str	r1, [sp, #72]	; 0x48
 8008e92:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008e98:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008e9c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008ea0:	2900      	cmp	r1, #0
 8008ea2:	d055      	beq.n	8008f50 <_dtoa_r+0x5c0>
 8008ea4:	2000      	movs	r0, #0
 8008ea6:	4929      	ldr	r1, [pc, #164]	; (8008f4c <_dtoa_r+0x5bc>)
 8008ea8:	f7f7 fc40 	bl	800072c <__aeabi_ddiv>
 8008eac:	463b      	mov	r3, r7
 8008eae:	4632      	mov	r2, r6
 8008eb0:	f7f7 f95a 	bl	8000168 <__aeabi_dsub>
 8008eb4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008eb8:	9f08      	ldr	r7, [sp, #32]
 8008eba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ebe:	f7f7 fdbb 	bl	8000a38 <__aeabi_d2iz>
 8008ec2:	4604      	mov	r4, r0
 8008ec4:	f7f7 fa9e 	bl	8000404 <__aeabi_i2d>
 8008ec8:	4602      	mov	r2, r0
 8008eca:	460b      	mov	r3, r1
 8008ecc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ed0:	f7f7 f94a 	bl	8000168 <__aeabi_dsub>
 8008ed4:	4602      	mov	r2, r0
 8008ed6:	460b      	mov	r3, r1
 8008ed8:	3430      	adds	r4, #48	; 0x30
 8008eda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008ede:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008ee2:	f807 4b01 	strb.w	r4, [r7], #1
 8008ee6:	f7f7 fd69 	bl	80009bc <__aeabi_dcmplt>
 8008eea:	2800      	cmp	r0, #0
 8008eec:	d174      	bne.n	8008fd8 <_dtoa_r+0x648>
 8008eee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ef2:	2000      	movs	r0, #0
 8008ef4:	4911      	ldr	r1, [pc, #68]	; (8008f3c <_dtoa_r+0x5ac>)
 8008ef6:	f7f7 f937 	bl	8000168 <__aeabi_dsub>
 8008efa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008efe:	f7f7 fd5d 	bl	80009bc <__aeabi_dcmplt>
 8008f02:	2800      	cmp	r0, #0
 8008f04:	f040 80b6 	bne.w	8009074 <_dtoa_r+0x6e4>
 8008f08:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f0a:	429f      	cmp	r7, r3
 8008f0c:	f43f af7a 	beq.w	8008e04 <_dtoa_r+0x474>
 8008f10:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008f14:	2200      	movs	r2, #0
 8008f16:	4b0a      	ldr	r3, [pc, #40]	; (8008f40 <_dtoa_r+0x5b0>)
 8008f18:	f7f7 fade 	bl	80004d8 <__aeabi_dmul>
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008f22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f26:	4b06      	ldr	r3, [pc, #24]	; (8008f40 <_dtoa_r+0x5b0>)
 8008f28:	f7f7 fad6 	bl	80004d8 <__aeabi_dmul>
 8008f2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008f30:	e7c3      	b.n	8008eba <_dtoa_r+0x52a>
 8008f32:	bf00      	nop
 8008f34:	0800b450 	.word	0x0800b450
 8008f38:	0800b428 	.word	0x0800b428
 8008f3c:	3ff00000 	.word	0x3ff00000
 8008f40:	40240000 	.word	0x40240000
 8008f44:	401c0000 	.word	0x401c0000
 8008f48:	40140000 	.word	0x40140000
 8008f4c:	3fe00000 	.word	0x3fe00000
 8008f50:	4630      	mov	r0, r6
 8008f52:	4639      	mov	r1, r7
 8008f54:	f7f7 fac0 	bl	80004d8 <__aeabi_dmul>
 8008f58:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008f5e:	9c08      	ldr	r4, [sp, #32]
 8008f60:	9314      	str	r3, [sp, #80]	; 0x50
 8008f62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f66:	f7f7 fd67 	bl	8000a38 <__aeabi_d2iz>
 8008f6a:	9015      	str	r0, [sp, #84]	; 0x54
 8008f6c:	f7f7 fa4a 	bl	8000404 <__aeabi_i2d>
 8008f70:	4602      	mov	r2, r0
 8008f72:	460b      	mov	r3, r1
 8008f74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f78:	f7f7 f8f6 	bl	8000168 <__aeabi_dsub>
 8008f7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f7e:	4606      	mov	r6, r0
 8008f80:	3330      	adds	r3, #48	; 0x30
 8008f82:	f804 3b01 	strb.w	r3, [r4], #1
 8008f86:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008f88:	460f      	mov	r7, r1
 8008f8a:	429c      	cmp	r4, r3
 8008f8c:	f04f 0200 	mov.w	r2, #0
 8008f90:	d124      	bne.n	8008fdc <_dtoa_r+0x64c>
 8008f92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008f96:	4bb3      	ldr	r3, [pc, #716]	; (8009264 <_dtoa_r+0x8d4>)
 8008f98:	f7f7 f8e8 	bl	800016c <__adddf3>
 8008f9c:	4602      	mov	r2, r0
 8008f9e:	460b      	mov	r3, r1
 8008fa0:	4630      	mov	r0, r6
 8008fa2:	4639      	mov	r1, r7
 8008fa4:	f7f7 fd28 	bl	80009f8 <__aeabi_dcmpgt>
 8008fa8:	2800      	cmp	r0, #0
 8008faa:	d162      	bne.n	8009072 <_dtoa_r+0x6e2>
 8008fac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008fb0:	2000      	movs	r0, #0
 8008fb2:	49ac      	ldr	r1, [pc, #688]	; (8009264 <_dtoa_r+0x8d4>)
 8008fb4:	f7f7 f8d8 	bl	8000168 <__aeabi_dsub>
 8008fb8:	4602      	mov	r2, r0
 8008fba:	460b      	mov	r3, r1
 8008fbc:	4630      	mov	r0, r6
 8008fbe:	4639      	mov	r1, r7
 8008fc0:	f7f7 fcfc 	bl	80009bc <__aeabi_dcmplt>
 8008fc4:	2800      	cmp	r0, #0
 8008fc6:	f43f af1d 	beq.w	8008e04 <_dtoa_r+0x474>
 8008fca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008fcc:	1e7b      	subs	r3, r7, #1
 8008fce:	9314      	str	r3, [sp, #80]	; 0x50
 8008fd0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8008fd4:	2b30      	cmp	r3, #48	; 0x30
 8008fd6:	d0f8      	beq.n	8008fca <_dtoa_r+0x63a>
 8008fd8:	46c1      	mov	r9, r8
 8008fda:	e03a      	b.n	8009052 <_dtoa_r+0x6c2>
 8008fdc:	4ba2      	ldr	r3, [pc, #648]	; (8009268 <_dtoa_r+0x8d8>)
 8008fde:	f7f7 fa7b 	bl	80004d8 <__aeabi_dmul>
 8008fe2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fe6:	e7bc      	b.n	8008f62 <_dtoa_r+0x5d2>
 8008fe8:	9f08      	ldr	r7, [sp, #32]
 8008fea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008fee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008ff2:	f7f7 fb9b 	bl	800072c <__aeabi_ddiv>
 8008ff6:	f7f7 fd1f 	bl	8000a38 <__aeabi_d2iz>
 8008ffa:	4604      	mov	r4, r0
 8008ffc:	f7f7 fa02 	bl	8000404 <__aeabi_i2d>
 8009000:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009004:	f7f7 fa68 	bl	80004d8 <__aeabi_dmul>
 8009008:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800900c:	460b      	mov	r3, r1
 800900e:	4602      	mov	r2, r0
 8009010:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009014:	f7f7 f8a8 	bl	8000168 <__aeabi_dsub>
 8009018:	f807 6b01 	strb.w	r6, [r7], #1
 800901c:	9e08      	ldr	r6, [sp, #32]
 800901e:	9b02      	ldr	r3, [sp, #8]
 8009020:	1bbe      	subs	r6, r7, r6
 8009022:	42b3      	cmp	r3, r6
 8009024:	d13a      	bne.n	800909c <_dtoa_r+0x70c>
 8009026:	4602      	mov	r2, r0
 8009028:	460b      	mov	r3, r1
 800902a:	f7f7 f89f 	bl	800016c <__adddf3>
 800902e:	4602      	mov	r2, r0
 8009030:	460b      	mov	r3, r1
 8009032:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009036:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800903a:	f7f7 fcdd 	bl	80009f8 <__aeabi_dcmpgt>
 800903e:	bb58      	cbnz	r0, 8009098 <_dtoa_r+0x708>
 8009040:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009044:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009048:	f7f7 fcae 	bl	80009a8 <__aeabi_dcmpeq>
 800904c:	b108      	cbz	r0, 8009052 <_dtoa_r+0x6c2>
 800904e:	07e1      	lsls	r1, r4, #31
 8009050:	d422      	bmi.n	8009098 <_dtoa_r+0x708>
 8009052:	4628      	mov	r0, r5
 8009054:	4651      	mov	r1, sl
 8009056:	f000 fbeb 	bl	8009830 <_Bfree>
 800905a:	2300      	movs	r3, #0
 800905c:	703b      	strb	r3, [r7, #0]
 800905e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009060:	f109 0001 	add.w	r0, r9, #1
 8009064:	6018      	str	r0, [r3, #0]
 8009066:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009068:	2b00      	cmp	r3, #0
 800906a:	f43f acdf 	beq.w	8008a2c <_dtoa_r+0x9c>
 800906e:	601f      	str	r7, [r3, #0]
 8009070:	e4dc      	b.n	8008a2c <_dtoa_r+0x9c>
 8009072:	4627      	mov	r7, r4
 8009074:	463b      	mov	r3, r7
 8009076:	461f      	mov	r7, r3
 8009078:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800907c:	2a39      	cmp	r2, #57	; 0x39
 800907e:	d107      	bne.n	8009090 <_dtoa_r+0x700>
 8009080:	9a08      	ldr	r2, [sp, #32]
 8009082:	429a      	cmp	r2, r3
 8009084:	d1f7      	bne.n	8009076 <_dtoa_r+0x6e6>
 8009086:	2230      	movs	r2, #48	; 0x30
 8009088:	9908      	ldr	r1, [sp, #32]
 800908a:	f108 0801 	add.w	r8, r8, #1
 800908e:	700a      	strb	r2, [r1, #0]
 8009090:	781a      	ldrb	r2, [r3, #0]
 8009092:	3201      	adds	r2, #1
 8009094:	701a      	strb	r2, [r3, #0]
 8009096:	e79f      	b.n	8008fd8 <_dtoa_r+0x648>
 8009098:	46c8      	mov	r8, r9
 800909a:	e7eb      	b.n	8009074 <_dtoa_r+0x6e4>
 800909c:	2200      	movs	r2, #0
 800909e:	4b72      	ldr	r3, [pc, #456]	; (8009268 <_dtoa_r+0x8d8>)
 80090a0:	f7f7 fa1a 	bl	80004d8 <__aeabi_dmul>
 80090a4:	4602      	mov	r2, r0
 80090a6:	460b      	mov	r3, r1
 80090a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80090ac:	2200      	movs	r2, #0
 80090ae:	2300      	movs	r3, #0
 80090b0:	f7f7 fc7a 	bl	80009a8 <__aeabi_dcmpeq>
 80090b4:	2800      	cmp	r0, #0
 80090b6:	d098      	beq.n	8008fea <_dtoa_r+0x65a>
 80090b8:	e7cb      	b.n	8009052 <_dtoa_r+0x6c2>
 80090ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80090bc:	2a00      	cmp	r2, #0
 80090be:	f000 80cd 	beq.w	800925c <_dtoa_r+0x8cc>
 80090c2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80090c4:	2a01      	cmp	r2, #1
 80090c6:	f300 80af 	bgt.w	8009228 <_dtoa_r+0x898>
 80090ca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80090cc:	2a00      	cmp	r2, #0
 80090ce:	f000 80a7 	beq.w	8009220 <_dtoa_r+0x890>
 80090d2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80090d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80090d8:	9f06      	ldr	r7, [sp, #24]
 80090da:	9a06      	ldr	r2, [sp, #24]
 80090dc:	2101      	movs	r1, #1
 80090de:	441a      	add	r2, r3
 80090e0:	9206      	str	r2, [sp, #24]
 80090e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80090e4:	4628      	mov	r0, r5
 80090e6:	441a      	add	r2, r3
 80090e8:	9209      	str	r2, [sp, #36]	; 0x24
 80090ea:	f000 fc5b 	bl	80099a4 <__i2b>
 80090ee:	4606      	mov	r6, r0
 80090f0:	2f00      	cmp	r7, #0
 80090f2:	dd0c      	ble.n	800910e <_dtoa_r+0x77e>
 80090f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	dd09      	ble.n	800910e <_dtoa_r+0x77e>
 80090fa:	42bb      	cmp	r3, r7
 80090fc:	bfa8      	it	ge
 80090fe:	463b      	movge	r3, r7
 8009100:	9a06      	ldr	r2, [sp, #24]
 8009102:	1aff      	subs	r7, r7, r3
 8009104:	1ad2      	subs	r2, r2, r3
 8009106:	9206      	str	r2, [sp, #24]
 8009108:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800910a:	1ad3      	subs	r3, r2, r3
 800910c:	9309      	str	r3, [sp, #36]	; 0x24
 800910e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009110:	b1f3      	cbz	r3, 8009150 <_dtoa_r+0x7c0>
 8009112:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009114:	2b00      	cmp	r3, #0
 8009116:	f000 80a9 	beq.w	800926c <_dtoa_r+0x8dc>
 800911a:	2c00      	cmp	r4, #0
 800911c:	dd10      	ble.n	8009140 <_dtoa_r+0x7b0>
 800911e:	4631      	mov	r1, r6
 8009120:	4622      	mov	r2, r4
 8009122:	4628      	mov	r0, r5
 8009124:	f000 fcf8 	bl	8009b18 <__pow5mult>
 8009128:	4652      	mov	r2, sl
 800912a:	4601      	mov	r1, r0
 800912c:	4606      	mov	r6, r0
 800912e:	4628      	mov	r0, r5
 8009130:	f000 fc4e 	bl	80099d0 <__multiply>
 8009134:	4680      	mov	r8, r0
 8009136:	4651      	mov	r1, sl
 8009138:	4628      	mov	r0, r5
 800913a:	f000 fb79 	bl	8009830 <_Bfree>
 800913e:	46c2      	mov	sl, r8
 8009140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009142:	1b1a      	subs	r2, r3, r4
 8009144:	d004      	beq.n	8009150 <_dtoa_r+0x7c0>
 8009146:	4651      	mov	r1, sl
 8009148:	4628      	mov	r0, r5
 800914a:	f000 fce5 	bl	8009b18 <__pow5mult>
 800914e:	4682      	mov	sl, r0
 8009150:	2101      	movs	r1, #1
 8009152:	4628      	mov	r0, r5
 8009154:	f000 fc26 	bl	80099a4 <__i2b>
 8009158:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800915a:	4604      	mov	r4, r0
 800915c:	2b00      	cmp	r3, #0
 800915e:	f340 8087 	ble.w	8009270 <_dtoa_r+0x8e0>
 8009162:	461a      	mov	r2, r3
 8009164:	4601      	mov	r1, r0
 8009166:	4628      	mov	r0, r5
 8009168:	f000 fcd6 	bl	8009b18 <__pow5mult>
 800916c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800916e:	4604      	mov	r4, r0
 8009170:	2b01      	cmp	r3, #1
 8009172:	f340 8080 	ble.w	8009276 <_dtoa_r+0x8e6>
 8009176:	f04f 0800 	mov.w	r8, #0
 800917a:	6923      	ldr	r3, [r4, #16]
 800917c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009180:	6918      	ldr	r0, [r3, #16]
 8009182:	f000 fbc1 	bl	8009908 <__hi0bits>
 8009186:	f1c0 0020 	rsb	r0, r0, #32
 800918a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800918c:	4418      	add	r0, r3
 800918e:	f010 001f 	ands.w	r0, r0, #31
 8009192:	f000 8092 	beq.w	80092ba <_dtoa_r+0x92a>
 8009196:	f1c0 0320 	rsb	r3, r0, #32
 800919a:	2b04      	cmp	r3, #4
 800919c:	f340 808a 	ble.w	80092b4 <_dtoa_r+0x924>
 80091a0:	f1c0 001c 	rsb	r0, r0, #28
 80091a4:	9b06      	ldr	r3, [sp, #24]
 80091a6:	4407      	add	r7, r0
 80091a8:	4403      	add	r3, r0
 80091aa:	9306      	str	r3, [sp, #24]
 80091ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ae:	4403      	add	r3, r0
 80091b0:	9309      	str	r3, [sp, #36]	; 0x24
 80091b2:	9b06      	ldr	r3, [sp, #24]
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	dd05      	ble.n	80091c4 <_dtoa_r+0x834>
 80091b8:	4651      	mov	r1, sl
 80091ba:	461a      	mov	r2, r3
 80091bc:	4628      	mov	r0, r5
 80091be:	f000 fd05 	bl	8009bcc <__lshift>
 80091c2:	4682      	mov	sl, r0
 80091c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	dd05      	ble.n	80091d6 <_dtoa_r+0x846>
 80091ca:	4621      	mov	r1, r4
 80091cc:	461a      	mov	r2, r3
 80091ce:	4628      	mov	r0, r5
 80091d0:	f000 fcfc 	bl	8009bcc <__lshift>
 80091d4:	4604      	mov	r4, r0
 80091d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d070      	beq.n	80092be <_dtoa_r+0x92e>
 80091dc:	4621      	mov	r1, r4
 80091de:	4650      	mov	r0, sl
 80091e0:	f000 fd60 	bl	8009ca4 <__mcmp>
 80091e4:	2800      	cmp	r0, #0
 80091e6:	da6a      	bge.n	80092be <_dtoa_r+0x92e>
 80091e8:	2300      	movs	r3, #0
 80091ea:	4651      	mov	r1, sl
 80091ec:	220a      	movs	r2, #10
 80091ee:	4628      	mov	r0, r5
 80091f0:	f000 fb40 	bl	8009874 <__multadd>
 80091f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091f6:	4682      	mov	sl, r0
 80091f8:	f109 39ff 	add.w	r9, r9, #4294967295
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	f000 8193 	beq.w	8009528 <_dtoa_r+0xb98>
 8009202:	4631      	mov	r1, r6
 8009204:	2300      	movs	r3, #0
 8009206:	220a      	movs	r2, #10
 8009208:	4628      	mov	r0, r5
 800920a:	f000 fb33 	bl	8009874 <__multadd>
 800920e:	f1bb 0f00 	cmp.w	fp, #0
 8009212:	4606      	mov	r6, r0
 8009214:	f300 8093 	bgt.w	800933e <_dtoa_r+0x9ae>
 8009218:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800921a:	2b02      	cmp	r3, #2
 800921c:	dc57      	bgt.n	80092ce <_dtoa_r+0x93e>
 800921e:	e08e      	b.n	800933e <_dtoa_r+0x9ae>
 8009220:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009222:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009226:	e756      	b.n	80090d6 <_dtoa_r+0x746>
 8009228:	9b02      	ldr	r3, [sp, #8]
 800922a:	1e5c      	subs	r4, r3, #1
 800922c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800922e:	42a3      	cmp	r3, r4
 8009230:	bfb7      	itett	lt
 8009232:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009234:	1b1c      	subge	r4, r3, r4
 8009236:	1ae2      	sublt	r2, r4, r3
 8009238:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800923a:	bfbe      	ittt	lt
 800923c:	940a      	strlt	r4, [sp, #40]	; 0x28
 800923e:	189b      	addlt	r3, r3, r2
 8009240:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009242:	9b02      	ldr	r3, [sp, #8]
 8009244:	bfb8      	it	lt
 8009246:	2400      	movlt	r4, #0
 8009248:	2b00      	cmp	r3, #0
 800924a:	bfbb      	ittet	lt
 800924c:	9b06      	ldrlt	r3, [sp, #24]
 800924e:	9a02      	ldrlt	r2, [sp, #8]
 8009250:	9f06      	ldrge	r7, [sp, #24]
 8009252:	1a9f      	sublt	r7, r3, r2
 8009254:	bfac      	ite	ge
 8009256:	9b02      	ldrge	r3, [sp, #8]
 8009258:	2300      	movlt	r3, #0
 800925a:	e73e      	b.n	80090da <_dtoa_r+0x74a>
 800925c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800925e:	9f06      	ldr	r7, [sp, #24]
 8009260:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009262:	e745      	b.n	80090f0 <_dtoa_r+0x760>
 8009264:	3fe00000 	.word	0x3fe00000
 8009268:	40240000 	.word	0x40240000
 800926c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800926e:	e76a      	b.n	8009146 <_dtoa_r+0x7b6>
 8009270:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009272:	2b01      	cmp	r3, #1
 8009274:	dc19      	bgt.n	80092aa <_dtoa_r+0x91a>
 8009276:	9b04      	ldr	r3, [sp, #16]
 8009278:	b9bb      	cbnz	r3, 80092aa <_dtoa_r+0x91a>
 800927a:	9b05      	ldr	r3, [sp, #20]
 800927c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009280:	b99b      	cbnz	r3, 80092aa <_dtoa_r+0x91a>
 8009282:	9b05      	ldr	r3, [sp, #20]
 8009284:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009288:	0d1b      	lsrs	r3, r3, #20
 800928a:	051b      	lsls	r3, r3, #20
 800928c:	b183      	cbz	r3, 80092b0 <_dtoa_r+0x920>
 800928e:	f04f 0801 	mov.w	r8, #1
 8009292:	9b06      	ldr	r3, [sp, #24]
 8009294:	3301      	adds	r3, #1
 8009296:	9306      	str	r3, [sp, #24]
 8009298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800929a:	3301      	adds	r3, #1
 800929c:	9309      	str	r3, [sp, #36]	; 0x24
 800929e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80092a0:	2b00      	cmp	r3, #0
 80092a2:	f47f af6a 	bne.w	800917a <_dtoa_r+0x7ea>
 80092a6:	2001      	movs	r0, #1
 80092a8:	e76f      	b.n	800918a <_dtoa_r+0x7fa>
 80092aa:	f04f 0800 	mov.w	r8, #0
 80092ae:	e7f6      	b.n	800929e <_dtoa_r+0x90e>
 80092b0:	4698      	mov	r8, r3
 80092b2:	e7f4      	b.n	800929e <_dtoa_r+0x90e>
 80092b4:	f43f af7d 	beq.w	80091b2 <_dtoa_r+0x822>
 80092b8:	4618      	mov	r0, r3
 80092ba:	301c      	adds	r0, #28
 80092bc:	e772      	b.n	80091a4 <_dtoa_r+0x814>
 80092be:	9b02      	ldr	r3, [sp, #8]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	dc36      	bgt.n	8009332 <_dtoa_r+0x9a2>
 80092c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80092c6:	2b02      	cmp	r3, #2
 80092c8:	dd33      	ble.n	8009332 <_dtoa_r+0x9a2>
 80092ca:	f8dd b008 	ldr.w	fp, [sp, #8]
 80092ce:	f1bb 0f00 	cmp.w	fp, #0
 80092d2:	d10d      	bne.n	80092f0 <_dtoa_r+0x960>
 80092d4:	4621      	mov	r1, r4
 80092d6:	465b      	mov	r3, fp
 80092d8:	2205      	movs	r2, #5
 80092da:	4628      	mov	r0, r5
 80092dc:	f000 faca 	bl	8009874 <__multadd>
 80092e0:	4601      	mov	r1, r0
 80092e2:	4604      	mov	r4, r0
 80092e4:	4650      	mov	r0, sl
 80092e6:	f000 fcdd 	bl	8009ca4 <__mcmp>
 80092ea:	2800      	cmp	r0, #0
 80092ec:	f73f adb6 	bgt.w	8008e5c <_dtoa_r+0x4cc>
 80092f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80092f2:	9f08      	ldr	r7, [sp, #32]
 80092f4:	ea6f 0903 	mvn.w	r9, r3
 80092f8:	f04f 0800 	mov.w	r8, #0
 80092fc:	4621      	mov	r1, r4
 80092fe:	4628      	mov	r0, r5
 8009300:	f000 fa96 	bl	8009830 <_Bfree>
 8009304:	2e00      	cmp	r6, #0
 8009306:	f43f aea4 	beq.w	8009052 <_dtoa_r+0x6c2>
 800930a:	f1b8 0f00 	cmp.w	r8, #0
 800930e:	d005      	beq.n	800931c <_dtoa_r+0x98c>
 8009310:	45b0      	cmp	r8, r6
 8009312:	d003      	beq.n	800931c <_dtoa_r+0x98c>
 8009314:	4641      	mov	r1, r8
 8009316:	4628      	mov	r0, r5
 8009318:	f000 fa8a 	bl	8009830 <_Bfree>
 800931c:	4631      	mov	r1, r6
 800931e:	4628      	mov	r0, r5
 8009320:	f000 fa86 	bl	8009830 <_Bfree>
 8009324:	e695      	b.n	8009052 <_dtoa_r+0x6c2>
 8009326:	2400      	movs	r4, #0
 8009328:	4626      	mov	r6, r4
 800932a:	e7e1      	b.n	80092f0 <_dtoa_r+0x960>
 800932c:	46c1      	mov	r9, r8
 800932e:	4626      	mov	r6, r4
 8009330:	e594      	b.n	8008e5c <_dtoa_r+0x4cc>
 8009332:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009334:	f8dd b008 	ldr.w	fp, [sp, #8]
 8009338:	2b00      	cmp	r3, #0
 800933a:	f000 80fc 	beq.w	8009536 <_dtoa_r+0xba6>
 800933e:	2f00      	cmp	r7, #0
 8009340:	dd05      	ble.n	800934e <_dtoa_r+0x9be>
 8009342:	4631      	mov	r1, r6
 8009344:	463a      	mov	r2, r7
 8009346:	4628      	mov	r0, r5
 8009348:	f000 fc40 	bl	8009bcc <__lshift>
 800934c:	4606      	mov	r6, r0
 800934e:	f1b8 0f00 	cmp.w	r8, #0
 8009352:	d05c      	beq.n	800940e <_dtoa_r+0xa7e>
 8009354:	4628      	mov	r0, r5
 8009356:	6871      	ldr	r1, [r6, #4]
 8009358:	f000 fa2a 	bl	80097b0 <_Balloc>
 800935c:	4607      	mov	r7, r0
 800935e:	b928      	cbnz	r0, 800936c <_dtoa_r+0x9dc>
 8009360:	4602      	mov	r2, r0
 8009362:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009366:	4b7e      	ldr	r3, [pc, #504]	; (8009560 <_dtoa_r+0xbd0>)
 8009368:	f7ff bb26 	b.w	80089b8 <_dtoa_r+0x28>
 800936c:	6932      	ldr	r2, [r6, #16]
 800936e:	f106 010c 	add.w	r1, r6, #12
 8009372:	3202      	adds	r2, #2
 8009374:	0092      	lsls	r2, r2, #2
 8009376:	300c      	adds	r0, #12
 8009378:	f000 fa0c 	bl	8009794 <memcpy>
 800937c:	2201      	movs	r2, #1
 800937e:	4639      	mov	r1, r7
 8009380:	4628      	mov	r0, r5
 8009382:	f000 fc23 	bl	8009bcc <__lshift>
 8009386:	46b0      	mov	r8, r6
 8009388:	4606      	mov	r6, r0
 800938a:	9b08      	ldr	r3, [sp, #32]
 800938c:	3301      	adds	r3, #1
 800938e:	9302      	str	r3, [sp, #8]
 8009390:	9b08      	ldr	r3, [sp, #32]
 8009392:	445b      	add	r3, fp
 8009394:	930a      	str	r3, [sp, #40]	; 0x28
 8009396:	9b04      	ldr	r3, [sp, #16]
 8009398:	f003 0301 	and.w	r3, r3, #1
 800939c:	9309      	str	r3, [sp, #36]	; 0x24
 800939e:	9b02      	ldr	r3, [sp, #8]
 80093a0:	4621      	mov	r1, r4
 80093a2:	4650      	mov	r0, sl
 80093a4:	f103 3bff 	add.w	fp, r3, #4294967295
 80093a8:	f7ff fa64 	bl	8008874 <quorem>
 80093ac:	4603      	mov	r3, r0
 80093ae:	4641      	mov	r1, r8
 80093b0:	3330      	adds	r3, #48	; 0x30
 80093b2:	9004      	str	r0, [sp, #16]
 80093b4:	4650      	mov	r0, sl
 80093b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80093b8:	f000 fc74 	bl	8009ca4 <__mcmp>
 80093bc:	4632      	mov	r2, r6
 80093be:	9006      	str	r0, [sp, #24]
 80093c0:	4621      	mov	r1, r4
 80093c2:	4628      	mov	r0, r5
 80093c4:	f000 fc8a 	bl	8009cdc <__mdiff>
 80093c8:	68c2      	ldr	r2, [r0, #12]
 80093ca:	4607      	mov	r7, r0
 80093cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093ce:	bb02      	cbnz	r2, 8009412 <_dtoa_r+0xa82>
 80093d0:	4601      	mov	r1, r0
 80093d2:	4650      	mov	r0, sl
 80093d4:	f000 fc66 	bl	8009ca4 <__mcmp>
 80093d8:	4602      	mov	r2, r0
 80093da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093dc:	4639      	mov	r1, r7
 80093de:	4628      	mov	r0, r5
 80093e0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80093e4:	f000 fa24 	bl	8009830 <_Bfree>
 80093e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80093ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093ec:	9f02      	ldr	r7, [sp, #8]
 80093ee:	ea43 0102 	orr.w	r1, r3, r2
 80093f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093f4:	430b      	orrs	r3, r1
 80093f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093f8:	d10d      	bne.n	8009416 <_dtoa_r+0xa86>
 80093fa:	2b39      	cmp	r3, #57	; 0x39
 80093fc:	d027      	beq.n	800944e <_dtoa_r+0xabe>
 80093fe:	9a06      	ldr	r2, [sp, #24]
 8009400:	2a00      	cmp	r2, #0
 8009402:	dd01      	ble.n	8009408 <_dtoa_r+0xa78>
 8009404:	9b04      	ldr	r3, [sp, #16]
 8009406:	3331      	adds	r3, #49	; 0x31
 8009408:	f88b 3000 	strb.w	r3, [fp]
 800940c:	e776      	b.n	80092fc <_dtoa_r+0x96c>
 800940e:	4630      	mov	r0, r6
 8009410:	e7b9      	b.n	8009386 <_dtoa_r+0x9f6>
 8009412:	2201      	movs	r2, #1
 8009414:	e7e2      	b.n	80093dc <_dtoa_r+0xa4c>
 8009416:	9906      	ldr	r1, [sp, #24]
 8009418:	2900      	cmp	r1, #0
 800941a:	db04      	blt.n	8009426 <_dtoa_r+0xa96>
 800941c:	9822      	ldr	r0, [sp, #136]	; 0x88
 800941e:	4301      	orrs	r1, r0
 8009420:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009422:	4301      	orrs	r1, r0
 8009424:	d120      	bne.n	8009468 <_dtoa_r+0xad8>
 8009426:	2a00      	cmp	r2, #0
 8009428:	ddee      	ble.n	8009408 <_dtoa_r+0xa78>
 800942a:	4651      	mov	r1, sl
 800942c:	2201      	movs	r2, #1
 800942e:	4628      	mov	r0, r5
 8009430:	9302      	str	r3, [sp, #8]
 8009432:	f000 fbcb 	bl	8009bcc <__lshift>
 8009436:	4621      	mov	r1, r4
 8009438:	4682      	mov	sl, r0
 800943a:	f000 fc33 	bl	8009ca4 <__mcmp>
 800943e:	2800      	cmp	r0, #0
 8009440:	9b02      	ldr	r3, [sp, #8]
 8009442:	dc02      	bgt.n	800944a <_dtoa_r+0xaba>
 8009444:	d1e0      	bne.n	8009408 <_dtoa_r+0xa78>
 8009446:	07da      	lsls	r2, r3, #31
 8009448:	d5de      	bpl.n	8009408 <_dtoa_r+0xa78>
 800944a:	2b39      	cmp	r3, #57	; 0x39
 800944c:	d1da      	bne.n	8009404 <_dtoa_r+0xa74>
 800944e:	2339      	movs	r3, #57	; 0x39
 8009450:	f88b 3000 	strb.w	r3, [fp]
 8009454:	463b      	mov	r3, r7
 8009456:	461f      	mov	r7, r3
 8009458:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800945c:	3b01      	subs	r3, #1
 800945e:	2a39      	cmp	r2, #57	; 0x39
 8009460:	d050      	beq.n	8009504 <_dtoa_r+0xb74>
 8009462:	3201      	adds	r2, #1
 8009464:	701a      	strb	r2, [r3, #0]
 8009466:	e749      	b.n	80092fc <_dtoa_r+0x96c>
 8009468:	2a00      	cmp	r2, #0
 800946a:	dd03      	ble.n	8009474 <_dtoa_r+0xae4>
 800946c:	2b39      	cmp	r3, #57	; 0x39
 800946e:	d0ee      	beq.n	800944e <_dtoa_r+0xabe>
 8009470:	3301      	adds	r3, #1
 8009472:	e7c9      	b.n	8009408 <_dtoa_r+0xa78>
 8009474:	9a02      	ldr	r2, [sp, #8]
 8009476:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009478:	f802 3c01 	strb.w	r3, [r2, #-1]
 800947c:	428a      	cmp	r2, r1
 800947e:	d02a      	beq.n	80094d6 <_dtoa_r+0xb46>
 8009480:	4651      	mov	r1, sl
 8009482:	2300      	movs	r3, #0
 8009484:	220a      	movs	r2, #10
 8009486:	4628      	mov	r0, r5
 8009488:	f000 f9f4 	bl	8009874 <__multadd>
 800948c:	45b0      	cmp	r8, r6
 800948e:	4682      	mov	sl, r0
 8009490:	f04f 0300 	mov.w	r3, #0
 8009494:	f04f 020a 	mov.w	r2, #10
 8009498:	4641      	mov	r1, r8
 800949a:	4628      	mov	r0, r5
 800949c:	d107      	bne.n	80094ae <_dtoa_r+0xb1e>
 800949e:	f000 f9e9 	bl	8009874 <__multadd>
 80094a2:	4680      	mov	r8, r0
 80094a4:	4606      	mov	r6, r0
 80094a6:	9b02      	ldr	r3, [sp, #8]
 80094a8:	3301      	adds	r3, #1
 80094aa:	9302      	str	r3, [sp, #8]
 80094ac:	e777      	b.n	800939e <_dtoa_r+0xa0e>
 80094ae:	f000 f9e1 	bl	8009874 <__multadd>
 80094b2:	4631      	mov	r1, r6
 80094b4:	4680      	mov	r8, r0
 80094b6:	2300      	movs	r3, #0
 80094b8:	220a      	movs	r2, #10
 80094ba:	4628      	mov	r0, r5
 80094bc:	f000 f9da 	bl	8009874 <__multadd>
 80094c0:	4606      	mov	r6, r0
 80094c2:	e7f0      	b.n	80094a6 <_dtoa_r+0xb16>
 80094c4:	f1bb 0f00 	cmp.w	fp, #0
 80094c8:	bfcc      	ite	gt
 80094ca:	465f      	movgt	r7, fp
 80094cc:	2701      	movle	r7, #1
 80094ce:	f04f 0800 	mov.w	r8, #0
 80094d2:	9a08      	ldr	r2, [sp, #32]
 80094d4:	4417      	add	r7, r2
 80094d6:	4651      	mov	r1, sl
 80094d8:	2201      	movs	r2, #1
 80094da:	4628      	mov	r0, r5
 80094dc:	9302      	str	r3, [sp, #8]
 80094de:	f000 fb75 	bl	8009bcc <__lshift>
 80094e2:	4621      	mov	r1, r4
 80094e4:	4682      	mov	sl, r0
 80094e6:	f000 fbdd 	bl	8009ca4 <__mcmp>
 80094ea:	2800      	cmp	r0, #0
 80094ec:	dcb2      	bgt.n	8009454 <_dtoa_r+0xac4>
 80094ee:	d102      	bne.n	80094f6 <_dtoa_r+0xb66>
 80094f0:	9b02      	ldr	r3, [sp, #8]
 80094f2:	07db      	lsls	r3, r3, #31
 80094f4:	d4ae      	bmi.n	8009454 <_dtoa_r+0xac4>
 80094f6:	463b      	mov	r3, r7
 80094f8:	461f      	mov	r7, r3
 80094fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094fe:	2a30      	cmp	r2, #48	; 0x30
 8009500:	d0fa      	beq.n	80094f8 <_dtoa_r+0xb68>
 8009502:	e6fb      	b.n	80092fc <_dtoa_r+0x96c>
 8009504:	9a08      	ldr	r2, [sp, #32]
 8009506:	429a      	cmp	r2, r3
 8009508:	d1a5      	bne.n	8009456 <_dtoa_r+0xac6>
 800950a:	2331      	movs	r3, #49	; 0x31
 800950c:	f109 0901 	add.w	r9, r9, #1
 8009510:	7013      	strb	r3, [r2, #0]
 8009512:	e6f3      	b.n	80092fc <_dtoa_r+0x96c>
 8009514:	4b13      	ldr	r3, [pc, #76]	; (8009564 <_dtoa_r+0xbd4>)
 8009516:	f7ff baa7 	b.w	8008a68 <_dtoa_r+0xd8>
 800951a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800951c:	2b00      	cmp	r3, #0
 800951e:	f47f aa80 	bne.w	8008a22 <_dtoa_r+0x92>
 8009522:	4b11      	ldr	r3, [pc, #68]	; (8009568 <_dtoa_r+0xbd8>)
 8009524:	f7ff baa0 	b.w	8008a68 <_dtoa_r+0xd8>
 8009528:	f1bb 0f00 	cmp.w	fp, #0
 800952c:	dc03      	bgt.n	8009536 <_dtoa_r+0xba6>
 800952e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009530:	2b02      	cmp	r3, #2
 8009532:	f73f aecc 	bgt.w	80092ce <_dtoa_r+0x93e>
 8009536:	9f08      	ldr	r7, [sp, #32]
 8009538:	4621      	mov	r1, r4
 800953a:	4650      	mov	r0, sl
 800953c:	f7ff f99a 	bl	8008874 <quorem>
 8009540:	9a08      	ldr	r2, [sp, #32]
 8009542:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009546:	f807 3b01 	strb.w	r3, [r7], #1
 800954a:	1aba      	subs	r2, r7, r2
 800954c:	4593      	cmp	fp, r2
 800954e:	ddb9      	ble.n	80094c4 <_dtoa_r+0xb34>
 8009550:	4651      	mov	r1, sl
 8009552:	2300      	movs	r3, #0
 8009554:	220a      	movs	r2, #10
 8009556:	4628      	mov	r0, r5
 8009558:	f000 f98c 	bl	8009874 <__multadd>
 800955c:	4682      	mov	sl, r0
 800955e:	e7eb      	b.n	8009538 <_dtoa_r+0xba8>
 8009560:	0800b357 	.word	0x0800b357
 8009564:	0800b2b0 	.word	0x0800b2b0
 8009568:	0800b2d4 	.word	0x0800b2d4

0800956c <std>:
 800956c:	2300      	movs	r3, #0
 800956e:	b510      	push	{r4, lr}
 8009570:	4604      	mov	r4, r0
 8009572:	e9c0 3300 	strd	r3, r3, [r0]
 8009576:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800957a:	6083      	str	r3, [r0, #8]
 800957c:	8181      	strh	r1, [r0, #12]
 800957e:	6643      	str	r3, [r0, #100]	; 0x64
 8009580:	81c2      	strh	r2, [r0, #14]
 8009582:	6183      	str	r3, [r0, #24]
 8009584:	4619      	mov	r1, r3
 8009586:	2208      	movs	r2, #8
 8009588:	305c      	adds	r0, #92	; 0x5c
 800958a:	f7fe fcdf 	bl	8007f4c <memset>
 800958e:	4b05      	ldr	r3, [pc, #20]	; (80095a4 <std+0x38>)
 8009590:	6224      	str	r4, [r4, #32]
 8009592:	6263      	str	r3, [r4, #36]	; 0x24
 8009594:	4b04      	ldr	r3, [pc, #16]	; (80095a8 <std+0x3c>)
 8009596:	62a3      	str	r3, [r4, #40]	; 0x28
 8009598:	4b04      	ldr	r3, [pc, #16]	; (80095ac <std+0x40>)
 800959a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800959c:	4b04      	ldr	r3, [pc, #16]	; (80095b0 <std+0x44>)
 800959e:	6323      	str	r3, [r4, #48]	; 0x30
 80095a0:	bd10      	pop	{r4, pc}
 80095a2:	bf00      	nop
 80095a4:	0800a37d 	.word	0x0800a37d
 80095a8:	0800a39f 	.word	0x0800a39f
 80095ac:	0800a3d7 	.word	0x0800a3d7
 80095b0:	0800a3fb 	.word	0x0800a3fb

080095b4 <_cleanup_r>:
 80095b4:	4901      	ldr	r1, [pc, #4]	; (80095bc <_cleanup_r+0x8>)
 80095b6:	f000 b8af 	b.w	8009718 <_fwalk_reent>
 80095ba:	bf00      	nop
 80095bc:	0800a711 	.word	0x0800a711

080095c0 <__sfmoreglue>:
 80095c0:	b570      	push	{r4, r5, r6, lr}
 80095c2:	2568      	movs	r5, #104	; 0x68
 80095c4:	1e4a      	subs	r2, r1, #1
 80095c6:	4355      	muls	r5, r2
 80095c8:	460e      	mov	r6, r1
 80095ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80095ce:	f000 fccb 	bl	8009f68 <_malloc_r>
 80095d2:	4604      	mov	r4, r0
 80095d4:	b140      	cbz	r0, 80095e8 <__sfmoreglue+0x28>
 80095d6:	2100      	movs	r1, #0
 80095d8:	e9c0 1600 	strd	r1, r6, [r0]
 80095dc:	300c      	adds	r0, #12
 80095de:	60a0      	str	r0, [r4, #8]
 80095e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80095e4:	f7fe fcb2 	bl	8007f4c <memset>
 80095e8:	4620      	mov	r0, r4
 80095ea:	bd70      	pop	{r4, r5, r6, pc}

080095ec <__sfp_lock_acquire>:
 80095ec:	4801      	ldr	r0, [pc, #4]	; (80095f4 <__sfp_lock_acquire+0x8>)
 80095ee:	f000 b8b8 	b.w	8009762 <__retarget_lock_acquire_recursive>
 80095f2:	bf00      	nop
 80095f4:	20000410 	.word	0x20000410

080095f8 <__sfp_lock_release>:
 80095f8:	4801      	ldr	r0, [pc, #4]	; (8009600 <__sfp_lock_release+0x8>)
 80095fa:	f000 b8b3 	b.w	8009764 <__retarget_lock_release_recursive>
 80095fe:	bf00      	nop
 8009600:	20000410 	.word	0x20000410

08009604 <__sinit_lock_acquire>:
 8009604:	4801      	ldr	r0, [pc, #4]	; (800960c <__sinit_lock_acquire+0x8>)
 8009606:	f000 b8ac 	b.w	8009762 <__retarget_lock_acquire_recursive>
 800960a:	bf00      	nop
 800960c:	2000040b 	.word	0x2000040b

08009610 <__sinit_lock_release>:
 8009610:	4801      	ldr	r0, [pc, #4]	; (8009618 <__sinit_lock_release+0x8>)
 8009612:	f000 b8a7 	b.w	8009764 <__retarget_lock_release_recursive>
 8009616:	bf00      	nop
 8009618:	2000040b 	.word	0x2000040b

0800961c <__sinit>:
 800961c:	b510      	push	{r4, lr}
 800961e:	4604      	mov	r4, r0
 8009620:	f7ff fff0 	bl	8009604 <__sinit_lock_acquire>
 8009624:	69a3      	ldr	r3, [r4, #24]
 8009626:	b11b      	cbz	r3, 8009630 <__sinit+0x14>
 8009628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800962c:	f7ff bff0 	b.w	8009610 <__sinit_lock_release>
 8009630:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009634:	6523      	str	r3, [r4, #80]	; 0x50
 8009636:	4b13      	ldr	r3, [pc, #76]	; (8009684 <__sinit+0x68>)
 8009638:	4a13      	ldr	r2, [pc, #76]	; (8009688 <__sinit+0x6c>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	62a2      	str	r2, [r4, #40]	; 0x28
 800963e:	42a3      	cmp	r3, r4
 8009640:	bf08      	it	eq
 8009642:	2301      	moveq	r3, #1
 8009644:	4620      	mov	r0, r4
 8009646:	bf08      	it	eq
 8009648:	61a3      	streq	r3, [r4, #24]
 800964a:	f000 f81f 	bl	800968c <__sfp>
 800964e:	6060      	str	r0, [r4, #4]
 8009650:	4620      	mov	r0, r4
 8009652:	f000 f81b 	bl	800968c <__sfp>
 8009656:	60a0      	str	r0, [r4, #8]
 8009658:	4620      	mov	r0, r4
 800965a:	f000 f817 	bl	800968c <__sfp>
 800965e:	2200      	movs	r2, #0
 8009660:	2104      	movs	r1, #4
 8009662:	60e0      	str	r0, [r4, #12]
 8009664:	6860      	ldr	r0, [r4, #4]
 8009666:	f7ff ff81 	bl	800956c <std>
 800966a:	2201      	movs	r2, #1
 800966c:	2109      	movs	r1, #9
 800966e:	68a0      	ldr	r0, [r4, #8]
 8009670:	f7ff ff7c 	bl	800956c <std>
 8009674:	2202      	movs	r2, #2
 8009676:	2112      	movs	r1, #18
 8009678:	68e0      	ldr	r0, [r4, #12]
 800967a:	f7ff ff77 	bl	800956c <std>
 800967e:	2301      	movs	r3, #1
 8009680:	61a3      	str	r3, [r4, #24]
 8009682:	e7d1      	b.n	8009628 <__sinit+0xc>
 8009684:	0800b29c 	.word	0x0800b29c
 8009688:	080095b5 	.word	0x080095b5

0800968c <__sfp>:
 800968c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800968e:	4607      	mov	r7, r0
 8009690:	f7ff ffac 	bl	80095ec <__sfp_lock_acquire>
 8009694:	4b1e      	ldr	r3, [pc, #120]	; (8009710 <__sfp+0x84>)
 8009696:	681e      	ldr	r6, [r3, #0]
 8009698:	69b3      	ldr	r3, [r6, #24]
 800969a:	b913      	cbnz	r3, 80096a2 <__sfp+0x16>
 800969c:	4630      	mov	r0, r6
 800969e:	f7ff ffbd 	bl	800961c <__sinit>
 80096a2:	3648      	adds	r6, #72	; 0x48
 80096a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80096a8:	3b01      	subs	r3, #1
 80096aa:	d503      	bpl.n	80096b4 <__sfp+0x28>
 80096ac:	6833      	ldr	r3, [r6, #0]
 80096ae:	b30b      	cbz	r3, 80096f4 <__sfp+0x68>
 80096b0:	6836      	ldr	r6, [r6, #0]
 80096b2:	e7f7      	b.n	80096a4 <__sfp+0x18>
 80096b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80096b8:	b9d5      	cbnz	r5, 80096f0 <__sfp+0x64>
 80096ba:	4b16      	ldr	r3, [pc, #88]	; (8009714 <__sfp+0x88>)
 80096bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80096c0:	60e3      	str	r3, [r4, #12]
 80096c2:	6665      	str	r5, [r4, #100]	; 0x64
 80096c4:	f000 f84c 	bl	8009760 <__retarget_lock_init_recursive>
 80096c8:	f7ff ff96 	bl	80095f8 <__sfp_lock_release>
 80096cc:	2208      	movs	r2, #8
 80096ce:	4629      	mov	r1, r5
 80096d0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80096d4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80096d8:	6025      	str	r5, [r4, #0]
 80096da:	61a5      	str	r5, [r4, #24]
 80096dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80096e0:	f7fe fc34 	bl	8007f4c <memset>
 80096e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80096e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80096ec:	4620      	mov	r0, r4
 80096ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096f0:	3468      	adds	r4, #104	; 0x68
 80096f2:	e7d9      	b.n	80096a8 <__sfp+0x1c>
 80096f4:	2104      	movs	r1, #4
 80096f6:	4638      	mov	r0, r7
 80096f8:	f7ff ff62 	bl	80095c0 <__sfmoreglue>
 80096fc:	4604      	mov	r4, r0
 80096fe:	6030      	str	r0, [r6, #0]
 8009700:	2800      	cmp	r0, #0
 8009702:	d1d5      	bne.n	80096b0 <__sfp+0x24>
 8009704:	f7ff ff78 	bl	80095f8 <__sfp_lock_release>
 8009708:	230c      	movs	r3, #12
 800970a:	603b      	str	r3, [r7, #0]
 800970c:	e7ee      	b.n	80096ec <__sfp+0x60>
 800970e:	bf00      	nop
 8009710:	0800b29c 	.word	0x0800b29c
 8009714:	ffff0001 	.word	0xffff0001

08009718 <_fwalk_reent>:
 8009718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800971c:	4606      	mov	r6, r0
 800971e:	4688      	mov	r8, r1
 8009720:	2700      	movs	r7, #0
 8009722:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009726:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800972a:	f1b9 0901 	subs.w	r9, r9, #1
 800972e:	d505      	bpl.n	800973c <_fwalk_reent+0x24>
 8009730:	6824      	ldr	r4, [r4, #0]
 8009732:	2c00      	cmp	r4, #0
 8009734:	d1f7      	bne.n	8009726 <_fwalk_reent+0xe>
 8009736:	4638      	mov	r0, r7
 8009738:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800973c:	89ab      	ldrh	r3, [r5, #12]
 800973e:	2b01      	cmp	r3, #1
 8009740:	d907      	bls.n	8009752 <_fwalk_reent+0x3a>
 8009742:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009746:	3301      	adds	r3, #1
 8009748:	d003      	beq.n	8009752 <_fwalk_reent+0x3a>
 800974a:	4629      	mov	r1, r5
 800974c:	4630      	mov	r0, r6
 800974e:	47c0      	blx	r8
 8009750:	4307      	orrs	r7, r0
 8009752:	3568      	adds	r5, #104	; 0x68
 8009754:	e7e9      	b.n	800972a <_fwalk_reent+0x12>
	...

08009758 <_localeconv_r>:
 8009758:	4800      	ldr	r0, [pc, #0]	; (800975c <_localeconv_r+0x4>)
 800975a:	4770      	bx	lr
 800975c:	20000200 	.word	0x20000200

08009760 <__retarget_lock_init_recursive>:
 8009760:	4770      	bx	lr

08009762 <__retarget_lock_acquire_recursive>:
 8009762:	4770      	bx	lr

08009764 <__retarget_lock_release_recursive>:
 8009764:	4770      	bx	lr
	...

08009768 <malloc>:
 8009768:	4b02      	ldr	r3, [pc, #8]	; (8009774 <malloc+0xc>)
 800976a:	4601      	mov	r1, r0
 800976c:	6818      	ldr	r0, [r3, #0]
 800976e:	f000 bbfb 	b.w	8009f68 <_malloc_r>
 8009772:	bf00      	nop
 8009774:	200000ac 	.word	0x200000ac

08009778 <memchr>:
 8009778:	4603      	mov	r3, r0
 800977a:	b510      	push	{r4, lr}
 800977c:	b2c9      	uxtb	r1, r1
 800977e:	4402      	add	r2, r0
 8009780:	4293      	cmp	r3, r2
 8009782:	4618      	mov	r0, r3
 8009784:	d101      	bne.n	800978a <memchr+0x12>
 8009786:	2000      	movs	r0, #0
 8009788:	e003      	b.n	8009792 <memchr+0x1a>
 800978a:	7804      	ldrb	r4, [r0, #0]
 800978c:	3301      	adds	r3, #1
 800978e:	428c      	cmp	r4, r1
 8009790:	d1f6      	bne.n	8009780 <memchr+0x8>
 8009792:	bd10      	pop	{r4, pc}

08009794 <memcpy>:
 8009794:	440a      	add	r2, r1
 8009796:	4291      	cmp	r1, r2
 8009798:	f100 33ff 	add.w	r3, r0, #4294967295
 800979c:	d100      	bne.n	80097a0 <memcpy+0xc>
 800979e:	4770      	bx	lr
 80097a0:	b510      	push	{r4, lr}
 80097a2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80097a6:	4291      	cmp	r1, r2
 80097a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80097ac:	d1f9      	bne.n	80097a2 <memcpy+0xe>
 80097ae:	bd10      	pop	{r4, pc}

080097b0 <_Balloc>:
 80097b0:	b570      	push	{r4, r5, r6, lr}
 80097b2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80097b4:	4604      	mov	r4, r0
 80097b6:	460d      	mov	r5, r1
 80097b8:	b976      	cbnz	r6, 80097d8 <_Balloc+0x28>
 80097ba:	2010      	movs	r0, #16
 80097bc:	f7ff ffd4 	bl	8009768 <malloc>
 80097c0:	4602      	mov	r2, r0
 80097c2:	6260      	str	r0, [r4, #36]	; 0x24
 80097c4:	b920      	cbnz	r0, 80097d0 <_Balloc+0x20>
 80097c6:	2166      	movs	r1, #102	; 0x66
 80097c8:	4b17      	ldr	r3, [pc, #92]	; (8009828 <_Balloc+0x78>)
 80097ca:	4818      	ldr	r0, [pc, #96]	; (800982c <_Balloc+0x7c>)
 80097cc:	f000 feec 	bl	800a5a8 <__assert_func>
 80097d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80097d4:	6006      	str	r6, [r0, #0]
 80097d6:	60c6      	str	r6, [r0, #12]
 80097d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80097da:	68f3      	ldr	r3, [r6, #12]
 80097dc:	b183      	cbz	r3, 8009800 <_Balloc+0x50>
 80097de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80097e0:	68db      	ldr	r3, [r3, #12]
 80097e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80097e6:	b9b8      	cbnz	r0, 8009818 <_Balloc+0x68>
 80097e8:	2101      	movs	r1, #1
 80097ea:	fa01 f605 	lsl.w	r6, r1, r5
 80097ee:	1d72      	adds	r2, r6, #5
 80097f0:	4620      	mov	r0, r4
 80097f2:	0092      	lsls	r2, r2, #2
 80097f4:	f000 fb5e 	bl	8009eb4 <_calloc_r>
 80097f8:	b160      	cbz	r0, 8009814 <_Balloc+0x64>
 80097fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80097fe:	e00e      	b.n	800981e <_Balloc+0x6e>
 8009800:	2221      	movs	r2, #33	; 0x21
 8009802:	2104      	movs	r1, #4
 8009804:	4620      	mov	r0, r4
 8009806:	f000 fb55 	bl	8009eb4 <_calloc_r>
 800980a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800980c:	60f0      	str	r0, [r6, #12]
 800980e:	68db      	ldr	r3, [r3, #12]
 8009810:	2b00      	cmp	r3, #0
 8009812:	d1e4      	bne.n	80097de <_Balloc+0x2e>
 8009814:	2000      	movs	r0, #0
 8009816:	bd70      	pop	{r4, r5, r6, pc}
 8009818:	6802      	ldr	r2, [r0, #0]
 800981a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800981e:	2300      	movs	r3, #0
 8009820:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009824:	e7f7      	b.n	8009816 <_Balloc+0x66>
 8009826:	bf00      	nop
 8009828:	0800b2e1 	.word	0x0800b2e1
 800982c:	0800b3c8 	.word	0x0800b3c8

08009830 <_Bfree>:
 8009830:	b570      	push	{r4, r5, r6, lr}
 8009832:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009834:	4605      	mov	r5, r0
 8009836:	460c      	mov	r4, r1
 8009838:	b976      	cbnz	r6, 8009858 <_Bfree+0x28>
 800983a:	2010      	movs	r0, #16
 800983c:	f7ff ff94 	bl	8009768 <malloc>
 8009840:	4602      	mov	r2, r0
 8009842:	6268      	str	r0, [r5, #36]	; 0x24
 8009844:	b920      	cbnz	r0, 8009850 <_Bfree+0x20>
 8009846:	218a      	movs	r1, #138	; 0x8a
 8009848:	4b08      	ldr	r3, [pc, #32]	; (800986c <_Bfree+0x3c>)
 800984a:	4809      	ldr	r0, [pc, #36]	; (8009870 <_Bfree+0x40>)
 800984c:	f000 feac 	bl	800a5a8 <__assert_func>
 8009850:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009854:	6006      	str	r6, [r0, #0]
 8009856:	60c6      	str	r6, [r0, #12]
 8009858:	b13c      	cbz	r4, 800986a <_Bfree+0x3a>
 800985a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800985c:	6862      	ldr	r2, [r4, #4]
 800985e:	68db      	ldr	r3, [r3, #12]
 8009860:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009864:	6021      	str	r1, [r4, #0]
 8009866:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800986a:	bd70      	pop	{r4, r5, r6, pc}
 800986c:	0800b2e1 	.word	0x0800b2e1
 8009870:	0800b3c8 	.word	0x0800b3c8

08009874 <__multadd>:
 8009874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009878:	4698      	mov	r8, r3
 800987a:	460c      	mov	r4, r1
 800987c:	2300      	movs	r3, #0
 800987e:	690e      	ldr	r6, [r1, #16]
 8009880:	4607      	mov	r7, r0
 8009882:	f101 0014 	add.w	r0, r1, #20
 8009886:	6805      	ldr	r5, [r0, #0]
 8009888:	3301      	adds	r3, #1
 800988a:	b2a9      	uxth	r1, r5
 800988c:	fb02 8101 	mla	r1, r2, r1, r8
 8009890:	0c2d      	lsrs	r5, r5, #16
 8009892:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009896:	fb02 c505 	mla	r5, r2, r5, ip
 800989a:	b289      	uxth	r1, r1
 800989c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80098a0:	429e      	cmp	r6, r3
 80098a2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80098a6:	f840 1b04 	str.w	r1, [r0], #4
 80098aa:	dcec      	bgt.n	8009886 <__multadd+0x12>
 80098ac:	f1b8 0f00 	cmp.w	r8, #0
 80098b0:	d022      	beq.n	80098f8 <__multadd+0x84>
 80098b2:	68a3      	ldr	r3, [r4, #8]
 80098b4:	42b3      	cmp	r3, r6
 80098b6:	dc19      	bgt.n	80098ec <__multadd+0x78>
 80098b8:	6861      	ldr	r1, [r4, #4]
 80098ba:	4638      	mov	r0, r7
 80098bc:	3101      	adds	r1, #1
 80098be:	f7ff ff77 	bl	80097b0 <_Balloc>
 80098c2:	4605      	mov	r5, r0
 80098c4:	b928      	cbnz	r0, 80098d2 <__multadd+0x5e>
 80098c6:	4602      	mov	r2, r0
 80098c8:	21b5      	movs	r1, #181	; 0xb5
 80098ca:	4b0d      	ldr	r3, [pc, #52]	; (8009900 <__multadd+0x8c>)
 80098cc:	480d      	ldr	r0, [pc, #52]	; (8009904 <__multadd+0x90>)
 80098ce:	f000 fe6b 	bl	800a5a8 <__assert_func>
 80098d2:	6922      	ldr	r2, [r4, #16]
 80098d4:	f104 010c 	add.w	r1, r4, #12
 80098d8:	3202      	adds	r2, #2
 80098da:	0092      	lsls	r2, r2, #2
 80098dc:	300c      	adds	r0, #12
 80098de:	f7ff ff59 	bl	8009794 <memcpy>
 80098e2:	4621      	mov	r1, r4
 80098e4:	4638      	mov	r0, r7
 80098e6:	f7ff ffa3 	bl	8009830 <_Bfree>
 80098ea:	462c      	mov	r4, r5
 80098ec:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80098f0:	3601      	adds	r6, #1
 80098f2:	f8c3 8014 	str.w	r8, [r3, #20]
 80098f6:	6126      	str	r6, [r4, #16]
 80098f8:	4620      	mov	r0, r4
 80098fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098fe:	bf00      	nop
 8009900:	0800b357 	.word	0x0800b357
 8009904:	0800b3c8 	.word	0x0800b3c8

08009908 <__hi0bits>:
 8009908:	0c02      	lsrs	r2, r0, #16
 800990a:	0412      	lsls	r2, r2, #16
 800990c:	4603      	mov	r3, r0
 800990e:	b9ca      	cbnz	r2, 8009944 <__hi0bits+0x3c>
 8009910:	0403      	lsls	r3, r0, #16
 8009912:	2010      	movs	r0, #16
 8009914:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009918:	bf04      	itt	eq
 800991a:	021b      	lsleq	r3, r3, #8
 800991c:	3008      	addeq	r0, #8
 800991e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009922:	bf04      	itt	eq
 8009924:	011b      	lsleq	r3, r3, #4
 8009926:	3004      	addeq	r0, #4
 8009928:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800992c:	bf04      	itt	eq
 800992e:	009b      	lsleq	r3, r3, #2
 8009930:	3002      	addeq	r0, #2
 8009932:	2b00      	cmp	r3, #0
 8009934:	db05      	blt.n	8009942 <__hi0bits+0x3a>
 8009936:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800993a:	f100 0001 	add.w	r0, r0, #1
 800993e:	bf08      	it	eq
 8009940:	2020      	moveq	r0, #32
 8009942:	4770      	bx	lr
 8009944:	2000      	movs	r0, #0
 8009946:	e7e5      	b.n	8009914 <__hi0bits+0xc>

08009948 <__lo0bits>:
 8009948:	6803      	ldr	r3, [r0, #0]
 800994a:	4602      	mov	r2, r0
 800994c:	f013 0007 	ands.w	r0, r3, #7
 8009950:	d00b      	beq.n	800996a <__lo0bits+0x22>
 8009952:	07d9      	lsls	r1, r3, #31
 8009954:	d422      	bmi.n	800999c <__lo0bits+0x54>
 8009956:	0798      	lsls	r0, r3, #30
 8009958:	bf49      	itett	mi
 800995a:	085b      	lsrmi	r3, r3, #1
 800995c:	089b      	lsrpl	r3, r3, #2
 800995e:	2001      	movmi	r0, #1
 8009960:	6013      	strmi	r3, [r2, #0]
 8009962:	bf5c      	itt	pl
 8009964:	2002      	movpl	r0, #2
 8009966:	6013      	strpl	r3, [r2, #0]
 8009968:	4770      	bx	lr
 800996a:	b299      	uxth	r1, r3
 800996c:	b909      	cbnz	r1, 8009972 <__lo0bits+0x2a>
 800996e:	2010      	movs	r0, #16
 8009970:	0c1b      	lsrs	r3, r3, #16
 8009972:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009976:	bf04      	itt	eq
 8009978:	0a1b      	lsreq	r3, r3, #8
 800997a:	3008      	addeq	r0, #8
 800997c:	0719      	lsls	r1, r3, #28
 800997e:	bf04      	itt	eq
 8009980:	091b      	lsreq	r3, r3, #4
 8009982:	3004      	addeq	r0, #4
 8009984:	0799      	lsls	r1, r3, #30
 8009986:	bf04      	itt	eq
 8009988:	089b      	lsreq	r3, r3, #2
 800998a:	3002      	addeq	r0, #2
 800998c:	07d9      	lsls	r1, r3, #31
 800998e:	d403      	bmi.n	8009998 <__lo0bits+0x50>
 8009990:	085b      	lsrs	r3, r3, #1
 8009992:	f100 0001 	add.w	r0, r0, #1
 8009996:	d003      	beq.n	80099a0 <__lo0bits+0x58>
 8009998:	6013      	str	r3, [r2, #0]
 800999a:	4770      	bx	lr
 800999c:	2000      	movs	r0, #0
 800999e:	4770      	bx	lr
 80099a0:	2020      	movs	r0, #32
 80099a2:	4770      	bx	lr

080099a4 <__i2b>:
 80099a4:	b510      	push	{r4, lr}
 80099a6:	460c      	mov	r4, r1
 80099a8:	2101      	movs	r1, #1
 80099aa:	f7ff ff01 	bl	80097b0 <_Balloc>
 80099ae:	4602      	mov	r2, r0
 80099b0:	b928      	cbnz	r0, 80099be <__i2b+0x1a>
 80099b2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80099b6:	4b04      	ldr	r3, [pc, #16]	; (80099c8 <__i2b+0x24>)
 80099b8:	4804      	ldr	r0, [pc, #16]	; (80099cc <__i2b+0x28>)
 80099ba:	f000 fdf5 	bl	800a5a8 <__assert_func>
 80099be:	2301      	movs	r3, #1
 80099c0:	6144      	str	r4, [r0, #20]
 80099c2:	6103      	str	r3, [r0, #16]
 80099c4:	bd10      	pop	{r4, pc}
 80099c6:	bf00      	nop
 80099c8:	0800b357 	.word	0x0800b357
 80099cc:	0800b3c8 	.word	0x0800b3c8

080099d0 <__multiply>:
 80099d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d4:	4614      	mov	r4, r2
 80099d6:	690a      	ldr	r2, [r1, #16]
 80099d8:	6923      	ldr	r3, [r4, #16]
 80099da:	460d      	mov	r5, r1
 80099dc:	429a      	cmp	r2, r3
 80099de:	bfbe      	ittt	lt
 80099e0:	460b      	movlt	r3, r1
 80099e2:	4625      	movlt	r5, r4
 80099e4:	461c      	movlt	r4, r3
 80099e6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80099ea:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80099ee:	68ab      	ldr	r3, [r5, #8]
 80099f0:	6869      	ldr	r1, [r5, #4]
 80099f2:	eb0a 0709 	add.w	r7, sl, r9
 80099f6:	42bb      	cmp	r3, r7
 80099f8:	b085      	sub	sp, #20
 80099fa:	bfb8      	it	lt
 80099fc:	3101      	addlt	r1, #1
 80099fe:	f7ff fed7 	bl	80097b0 <_Balloc>
 8009a02:	b930      	cbnz	r0, 8009a12 <__multiply+0x42>
 8009a04:	4602      	mov	r2, r0
 8009a06:	f240 115d 	movw	r1, #349	; 0x15d
 8009a0a:	4b41      	ldr	r3, [pc, #260]	; (8009b10 <__multiply+0x140>)
 8009a0c:	4841      	ldr	r0, [pc, #260]	; (8009b14 <__multiply+0x144>)
 8009a0e:	f000 fdcb 	bl	800a5a8 <__assert_func>
 8009a12:	f100 0614 	add.w	r6, r0, #20
 8009a16:	4633      	mov	r3, r6
 8009a18:	2200      	movs	r2, #0
 8009a1a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009a1e:	4543      	cmp	r3, r8
 8009a20:	d31e      	bcc.n	8009a60 <__multiply+0x90>
 8009a22:	f105 0c14 	add.w	ip, r5, #20
 8009a26:	f104 0314 	add.w	r3, r4, #20
 8009a2a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009a2e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009a32:	9202      	str	r2, [sp, #8]
 8009a34:	ebac 0205 	sub.w	r2, ip, r5
 8009a38:	3a15      	subs	r2, #21
 8009a3a:	f022 0203 	bic.w	r2, r2, #3
 8009a3e:	3204      	adds	r2, #4
 8009a40:	f105 0115 	add.w	r1, r5, #21
 8009a44:	458c      	cmp	ip, r1
 8009a46:	bf38      	it	cc
 8009a48:	2204      	movcc	r2, #4
 8009a4a:	9201      	str	r2, [sp, #4]
 8009a4c:	9a02      	ldr	r2, [sp, #8]
 8009a4e:	9303      	str	r3, [sp, #12]
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d808      	bhi.n	8009a66 <__multiply+0x96>
 8009a54:	2f00      	cmp	r7, #0
 8009a56:	dc55      	bgt.n	8009b04 <__multiply+0x134>
 8009a58:	6107      	str	r7, [r0, #16]
 8009a5a:	b005      	add	sp, #20
 8009a5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a60:	f843 2b04 	str.w	r2, [r3], #4
 8009a64:	e7db      	b.n	8009a1e <__multiply+0x4e>
 8009a66:	f8b3 a000 	ldrh.w	sl, [r3]
 8009a6a:	f1ba 0f00 	cmp.w	sl, #0
 8009a6e:	d020      	beq.n	8009ab2 <__multiply+0xe2>
 8009a70:	46b1      	mov	r9, r6
 8009a72:	2200      	movs	r2, #0
 8009a74:	f105 0e14 	add.w	lr, r5, #20
 8009a78:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009a7c:	f8d9 b000 	ldr.w	fp, [r9]
 8009a80:	b2a1      	uxth	r1, r4
 8009a82:	fa1f fb8b 	uxth.w	fp, fp
 8009a86:	fb0a b101 	mla	r1, sl, r1, fp
 8009a8a:	4411      	add	r1, r2
 8009a8c:	f8d9 2000 	ldr.w	r2, [r9]
 8009a90:	0c24      	lsrs	r4, r4, #16
 8009a92:	0c12      	lsrs	r2, r2, #16
 8009a94:	fb0a 2404 	mla	r4, sl, r4, r2
 8009a98:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009a9c:	b289      	uxth	r1, r1
 8009a9e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009aa2:	45f4      	cmp	ip, lr
 8009aa4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009aa8:	f849 1b04 	str.w	r1, [r9], #4
 8009aac:	d8e4      	bhi.n	8009a78 <__multiply+0xa8>
 8009aae:	9901      	ldr	r1, [sp, #4]
 8009ab0:	5072      	str	r2, [r6, r1]
 8009ab2:	9a03      	ldr	r2, [sp, #12]
 8009ab4:	3304      	adds	r3, #4
 8009ab6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009aba:	f1b9 0f00 	cmp.w	r9, #0
 8009abe:	d01f      	beq.n	8009b00 <__multiply+0x130>
 8009ac0:	46b6      	mov	lr, r6
 8009ac2:	f04f 0a00 	mov.w	sl, #0
 8009ac6:	6834      	ldr	r4, [r6, #0]
 8009ac8:	f105 0114 	add.w	r1, r5, #20
 8009acc:	880a      	ldrh	r2, [r1, #0]
 8009ace:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009ad2:	b2a4      	uxth	r4, r4
 8009ad4:	fb09 b202 	mla	r2, r9, r2, fp
 8009ad8:	4492      	add	sl, r2
 8009ada:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009ade:	f84e 4b04 	str.w	r4, [lr], #4
 8009ae2:	f851 4b04 	ldr.w	r4, [r1], #4
 8009ae6:	f8be 2000 	ldrh.w	r2, [lr]
 8009aea:	0c24      	lsrs	r4, r4, #16
 8009aec:	fb09 2404 	mla	r4, r9, r4, r2
 8009af0:	458c      	cmp	ip, r1
 8009af2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009af6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009afa:	d8e7      	bhi.n	8009acc <__multiply+0xfc>
 8009afc:	9a01      	ldr	r2, [sp, #4]
 8009afe:	50b4      	str	r4, [r6, r2]
 8009b00:	3604      	adds	r6, #4
 8009b02:	e7a3      	b.n	8009a4c <__multiply+0x7c>
 8009b04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d1a5      	bne.n	8009a58 <__multiply+0x88>
 8009b0c:	3f01      	subs	r7, #1
 8009b0e:	e7a1      	b.n	8009a54 <__multiply+0x84>
 8009b10:	0800b357 	.word	0x0800b357
 8009b14:	0800b3c8 	.word	0x0800b3c8

08009b18 <__pow5mult>:
 8009b18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b1c:	4615      	mov	r5, r2
 8009b1e:	f012 0203 	ands.w	r2, r2, #3
 8009b22:	4606      	mov	r6, r0
 8009b24:	460f      	mov	r7, r1
 8009b26:	d007      	beq.n	8009b38 <__pow5mult+0x20>
 8009b28:	4c25      	ldr	r4, [pc, #148]	; (8009bc0 <__pow5mult+0xa8>)
 8009b2a:	3a01      	subs	r2, #1
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b32:	f7ff fe9f 	bl	8009874 <__multadd>
 8009b36:	4607      	mov	r7, r0
 8009b38:	10ad      	asrs	r5, r5, #2
 8009b3a:	d03d      	beq.n	8009bb8 <__pow5mult+0xa0>
 8009b3c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009b3e:	b97c      	cbnz	r4, 8009b60 <__pow5mult+0x48>
 8009b40:	2010      	movs	r0, #16
 8009b42:	f7ff fe11 	bl	8009768 <malloc>
 8009b46:	4602      	mov	r2, r0
 8009b48:	6270      	str	r0, [r6, #36]	; 0x24
 8009b4a:	b928      	cbnz	r0, 8009b58 <__pow5mult+0x40>
 8009b4c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009b50:	4b1c      	ldr	r3, [pc, #112]	; (8009bc4 <__pow5mult+0xac>)
 8009b52:	481d      	ldr	r0, [pc, #116]	; (8009bc8 <__pow5mult+0xb0>)
 8009b54:	f000 fd28 	bl	800a5a8 <__assert_func>
 8009b58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b5c:	6004      	str	r4, [r0, #0]
 8009b5e:	60c4      	str	r4, [r0, #12]
 8009b60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009b64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b68:	b94c      	cbnz	r4, 8009b7e <__pow5mult+0x66>
 8009b6a:	f240 2171 	movw	r1, #625	; 0x271
 8009b6e:	4630      	mov	r0, r6
 8009b70:	f7ff ff18 	bl	80099a4 <__i2b>
 8009b74:	2300      	movs	r3, #0
 8009b76:	4604      	mov	r4, r0
 8009b78:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b7c:	6003      	str	r3, [r0, #0]
 8009b7e:	f04f 0900 	mov.w	r9, #0
 8009b82:	07eb      	lsls	r3, r5, #31
 8009b84:	d50a      	bpl.n	8009b9c <__pow5mult+0x84>
 8009b86:	4639      	mov	r1, r7
 8009b88:	4622      	mov	r2, r4
 8009b8a:	4630      	mov	r0, r6
 8009b8c:	f7ff ff20 	bl	80099d0 <__multiply>
 8009b90:	4680      	mov	r8, r0
 8009b92:	4639      	mov	r1, r7
 8009b94:	4630      	mov	r0, r6
 8009b96:	f7ff fe4b 	bl	8009830 <_Bfree>
 8009b9a:	4647      	mov	r7, r8
 8009b9c:	106d      	asrs	r5, r5, #1
 8009b9e:	d00b      	beq.n	8009bb8 <__pow5mult+0xa0>
 8009ba0:	6820      	ldr	r0, [r4, #0]
 8009ba2:	b938      	cbnz	r0, 8009bb4 <__pow5mult+0x9c>
 8009ba4:	4622      	mov	r2, r4
 8009ba6:	4621      	mov	r1, r4
 8009ba8:	4630      	mov	r0, r6
 8009baa:	f7ff ff11 	bl	80099d0 <__multiply>
 8009bae:	6020      	str	r0, [r4, #0]
 8009bb0:	f8c0 9000 	str.w	r9, [r0]
 8009bb4:	4604      	mov	r4, r0
 8009bb6:	e7e4      	b.n	8009b82 <__pow5mult+0x6a>
 8009bb8:	4638      	mov	r0, r7
 8009bba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009bbe:	bf00      	nop
 8009bc0:	0800b518 	.word	0x0800b518
 8009bc4:	0800b2e1 	.word	0x0800b2e1
 8009bc8:	0800b3c8 	.word	0x0800b3c8

08009bcc <__lshift>:
 8009bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bd0:	460c      	mov	r4, r1
 8009bd2:	4607      	mov	r7, r0
 8009bd4:	4691      	mov	r9, r2
 8009bd6:	6923      	ldr	r3, [r4, #16]
 8009bd8:	6849      	ldr	r1, [r1, #4]
 8009bda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009bde:	68a3      	ldr	r3, [r4, #8]
 8009be0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009be4:	f108 0601 	add.w	r6, r8, #1
 8009be8:	42b3      	cmp	r3, r6
 8009bea:	db0b      	blt.n	8009c04 <__lshift+0x38>
 8009bec:	4638      	mov	r0, r7
 8009bee:	f7ff fddf 	bl	80097b0 <_Balloc>
 8009bf2:	4605      	mov	r5, r0
 8009bf4:	b948      	cbnz	r0, 8009c0a <__lshift+0x3e>
 8009bf6:	4602      	mov	r2, r0
 8009bf8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009bfc:	4b27      	ldr	r3, [pc, #156]	; (8009c9c <__lshift+0xd0>)
 8009bfe:	4828      	ldr	r0, [pc, #160]	; (8009ca0 <__lshift+0xd4>)
 8009c00:	f000 fcd2 	bl	800a5a8 <__assert_func>
 8009c04:	3101      	adds	r1, #1
 8009c06:	005b      	lsls	r3, r3, #1
 8009c08:	e7ee      	b.n	8009be8 <__lshift+0x1c>
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	f100 0114 	add.w	r1, r0, #20
 8009c10:	f100 0210 	add.w	r2, r0, #16
 8009c14:	4618      	mov	r0, r3
 8009c16:	4553      	cmp	r3, sl
 8009c18:	db33      	blt.n	8009c82 <__lshift+0xb6>
 8009c1a:	6920      	ldr	r0, [r4, #16]
 8009c1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009c20:	f104 0314 	add.w	r3, r4, #20
 8009c24:	f019 091f 	ands.w	r9, r9, #31
 8009c28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009c30:	d02b      	beq.n	8009c8a <__lshift+0xbe>
 8009c32:	468a      	mov	sl, r1
 8009c34:	2200      	movs	r2, #0
 8009c36:	f1c9 0e20 	rsb	lr, r9, #32
 8009c3a:	6818      	ldr	r0, [r3, #0]
 8009c3c:	fa00 f009 	lsl.w	r0, r0, r9
 8009c40:	4302      	orrs	r2, r0
 8009c42:	f84a 2b04 	str.w	r2, [sl], #4
 8009c46:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c4a:	459c      	cmp	ip, r3
 8009c4c:	fa22 f20e 	lsr.w	r2, r2, lr
 8009c50:	d8f3      	bhi.n	8009c3a <__lshift+0x6e>
 8009c52:	ebac 0304 	sub.w	r3, ip, r4
 8009c56:	3b15      	subs	r3, #21
 8009c58:	f023 0303 	bic.w	r3, r3, #3
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	f104 0015 	add.w	r0, r4, #21
 8009c62:	4584      	cmp	ip, r0
 8009c64:	bf38      	it	cc
 8009c66:	2304      	movcc	r3, #4
 8009c68:	50ca      	str	r2, [r1, r3]
 8009c6a:	b10a      	cbz	r2, 8009c70 <__lshift+0xa4>
 8009c6c:	f108 0602 	add.w	r6, r8, #2
 8009c70:	3e01      	subs	r6, #1
 8009c72:	4638      	mov	r0, r7
 8009c74:	4621      	mov	r1, r4
 8009c76:	612e      	str	r6, [r5, #16]
 8009c78:	f7ff fdda 	bl	8009830 <_Bfree>
 8009c7c:	4628      	mov	r0, r5
 8009c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c82:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c86:	3301      	adds	r3, #1
 8009c88:	e7c5      	b.n	8009c16 <__lshift+0x4a>
 8009c8a:	3904      	subs	r1, #4
 8009c8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c90:	459c      	cmp	ip, r3
 8009c92:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c96:	d8f9      	bhi.n	8009c8c <__lshift+0xc0>
 8009c98:	e7ea      	b.n	8009c70 <__lshift+0xa4>
 8009c9a:	bf00      	nop
 8009c9c:	0800b357 	.word	0x0800b357
 8009ca0:	0800b3c8 	.word	0x0800b3c8

08009ca4 <__mcmp>:
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	690a      	ldr	r2, [r1, #16]
 8009ca8:	6900      	ldr	r0, [r0, #16]
 8009caa:	b530      	push	{r4, r5, lr}
 8009cac:	1a80      	subs	r0, r0, r2
 8009cae:	d10d      	bne.n	8009ccc <__mcmp+0x28>
 8009cb0:	3314      	adds	r3, #20
 8009cb2:	3114      	adds	r1, #20
 8009cb4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009cb8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009cbc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009cc0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009cc4:	4295      	cmp	r5, r2
 8009cc6:	d002      	beq.n	8009cce <__mcmp+0x2a>
 8009cc8:	d304      	bcc.n	8009cd4 <__mcmp+0x30>
 8009cca:	2001      	movs	r0, #1
 8009ccc:	bd30      	pop	{r4, r5, pc}
 8009cce:	42a3      	cmp	r3, r4
 8009cd0:	d3f4      	bcc.n	8009cbc <__mcmp+0x18>
 8009cd2:	e7fb      	b.n	8009ccc <__mcmp+0x28>
 8009cd4:	f04f 30ff 	mov.w	r0, #4294967295
 8009cd8:	e7f8      	b.n	8009ccc <__mcmp+0x28>
	...

08009cdc <__mdiff>:
 8009cdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ce0:	460c      	mov	r4, r1
 8009ce2:	4606      	mov	r6, r0
 8009ce4:	4611      	mov	r1, r2
 8009ce6:	4620      	mov	r0, r4
 8009ce8:	4692      	mov	sl, r2
 8009cea:	f7ff ffdb 	bl	8009ca4 <__mcmp>
 8009cee:	1e05      	subs	r5, r0, #0
 8009cf0:	d111      	bne.n	8009d16 <__mdiff+0x3a>
 8009cf2:	4629      	mov	r1, r5
 8009cf4:	4630      	mov	r0, r6
 8009cf6:	f7ff fd5b 	bl	80097b0 <_Balloc>
 8009cfa:	4602      	mov	r2, r0
 8009cfc:	b928      	cbnz	r0, 8009d0a <__mdiff+0x2e>
 8009cfe:	f240 2132 	movw	r1, #562	; 0x232
 8009d02:	4b3c      	ldr	r3, [pc, #240]	; (8009df4 <__mdiff+0x118>)
 8009d04:	483c      	ldr	r0, [pc, #240]	; (8009df8 <__mdiff+0x11c>)
 8009d06:	f000 fc4f 	bl	800a5a8 <__assert_func>
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009d10:	4610      	mov	r0, r2
 8009d12:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d16:	bfa4      	itt	ge
 8009d18:	4653      	movge	r3, sl
 8009d1a:	46a2      	movge	sl, r4
 8009d1c:	4630      	mov	r0, r6
 8009d1e:	f8da 1004 	ldr.w	r1, [sl, #4]
 8009d22:	bfa6      	itte	ge
 8009d24:	461c      	movge	r4, r3
 8009d26:	2500      	movge	r5, #0
 8009d28:	2501      	movlt	r5, #1
 8009d2a:	f7ff fd41 	bl	80097b0 <_Balloc>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	b918      	cbnz	r0, 8009d3a <__mdiff+0x5e>
 8009d32:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009d36:	4b2f      	ldr	r3, [pc, #188]	; (8009df4 <__mdiff+0x118>)
 8009d38:	e7e4      	b.n	8009d04 <__mdiff+0x28>
 8009d3a:	f100 0814 	add.w	r8, r0, #20
 8009d3e:	f8da 7010 	ldr.w	r7, [sl, #16]
 8009d42:	60c5      	str	r5, [r0, #12]
 8009d44:	f04f 0c00 	mov.w	ip, #0
 8009d48:	f10a 0514 	add.w	r5, sl, #20
 8009d4c:	f10a 0010 	add.w	r0, sl, #16
 8009d50:	46c2      	mov	sl, r8
 8009d52:	6926      	ldr	r6, [r4, #16]
 8009d54:	f104 0914 	add.w	r9, r4, #20
 8009d58:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8009d5c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009d60:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8009d64:	f859 3b04 	ldr.w	r3, [r9], #4
 8009d68:	fa1f f18b 	uxth.w	r1, fp
 8009d6c:	4461      	add	r1, ip
 8009d6e:	fa1f fc83 	uxth.w	ip, r3
 8009d72:	0c1b      	lsrs	r3, r3, #16
 8009d74:	eba1 010c 	sub.w	r1, r1, ip
 8009d78:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009d7c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8009d80:	b289      	uxth	r1, r1
 8009d82:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009d86:	454e      	cmp	r6, r9
 8009d88:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009d8c:	f84a 3b04 	str.w	r3, [sl], #4
 8009d90:	d8e6      	bhi.n	8009d60 <__mdiff+0x84>
 8009d92:	1b33      	subs	r3, r6, r4
 8009d94:	3b15      	subs	r3, #21
 8009d96:	f023 0303 	bic.w	r3, r3, #3
 8009d9a:	3415      	adds	r4, #21
 8009d9c:	3304      	adds	r3, #4
 8009d9e:	42a6      	cmp	r6, r4
 8009da0:	bf38      	it	cc
 8009da2:	2304      	movcc	r3, #4
 8009da4:	441d      	add	r5, r3
 8009da6:	4443      	add	r3, r8
 8009da8:	461e      	mov	r6, r3
 8009daa:	462c      	mov	r4, r5
 8009dac:	4574      	cmp	r4, lr
 8009dae:	d30e      	bcc.n	8009dce <__mdiff+0xf2>
 8009db0:	f10e 0103 	add.w	r1, lr, #3
 8009db4:	1b49      	subs	r1, r1, r5
 8009db6:	f021 0103 	bic.w	r1, r1, #3
 8009dba:	3d03      	subs	r5, #3
 8009dbc:	45ae      	cmp	lr, r5
 8009dbe:	bf38      	it	cc
 8009dc0:	2100      	movcc	r1, #0
 8009dc2:	4419      	add	r1, r3
 8009dc4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8009dc8:	b18b      	cbz	r3, 8009dee <__mdiff+0x112>
 8009dca:	6117      	str	r7, [r2, #16]
 8009dcc:	e7a0      	b.n	8009d10 <__mdiff+0x34>
 8009dce:	f854 8b04 	ldr.w	r8, [r4], #4
 8009dd2:	fa1f f188 	uxth.w	r1, r8
 8009dd6:	4461      	add	r1, ip
 8009dd8:	1408      	asrs	r0, r1, #16
 8009dda:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8009dde:	b289      	uxth	r1, r1
 8009de0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009de4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009de8:	f846 1b04 	str.w	r1, [r6], #4
 8009dec:	e7de      	b.n	8009dac <__mdiff+0xd0>
 8009dee:	3f01      	subs	r7, #1
 8009df0:	e7e8      	b.n	8009dc4 <__mdiff+0xe8>
 8009df2:	bf00      	nop
 8009df4:	0800b357 	.word	0x0800b357
 8009df8:	0800b3c8 	.word	0x0800b3c8

08009dfc <__d2b>:
 8009dfc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8009e00:	2101      	movs	r1, #1
 8009e02:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8009e06:	4690      	mov	r8, r2
 8009e08:	461d      	mov	r5, r3
 8009e0a:	f7ff fcd1 	bl	80097b0 <_Balloc>
 8009e0e:	4604      	mov	r4, r0
 8009e10:	b930      	cbnz	r0, 8009e20 <__d2b+0x24>
 8009e12:	4602      	mov	r2, r0
 8009e14:	f240 310a 	movw	r1, #778	; 0x30a
 8009e18:	4b24      	ldr	r3, [pc, #144]	; (8009eac <__d2b+0xb0>)
 8009e1a:	4825      	ldr	r0, [pc, #148]	; (8009eb0 <__d2b+0xb4>)
 8009e1c:	f000 fbc4 	bl	800a5a8 <__assert_func>
 8009e20:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009e24:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009e28:	bb2d      	cbnz	r5, 8009e76 <__d2b+0x7a>
 8009e2a:	9301      	str	r3, [sp, #4]
 8009e2c:	f1b8 0300 	subs.w	r3, r8, #0
 8009e30:	d026      	beq.n	8009e80 <__d2b+0x84>
 8009e32:	4668      	mov	r0, sp
 8009e34:	9300      	str	r3, [sp, #0]
 8009e36:	f7ff fd87 	bl	8009948 <__lo0bits>
 8009e3a:	9900      	ldr	r1, [sp, #0]
 8009e3c:	b1f0      	cbz	r0, 8009e7c <__d2b+0x80>
 8009e3e:	9a01      	ldr	r2, [sp, #4]
 8009e40:	f1c0 0320 	rsb	r3, r0, #32
 8009e44:	fa02 f303 	lsl.w	r3, r2, r3
 8009e48:	430b      	orrs	r3, r1
 8009e4a:	40c2      	lsrs	r2, r0
 8009e4c:	6163      	str	r3, [r4, #20]
 8009e4e:	9201      	str	r2, [sp, #4]
 8009e50:	9b01      	ldr	r3, [sp, #4]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	bf14      	ite	ne
 8009e56:	2102      	movne	r1, #2
 8009e58:	2101      	moveq	r1, #1
 8009e5a:	61a3      	str	r3, [r4, #24]
 8009e5c:	6121      	str	r1, [r4, #16]
 8009e5e:	b1c5      	cbz	r5, 8009e92 <__d2b+0x96>
 8009e60:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009e64:	4405      	add	r5, r0
 8009e66:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009e6a:	603d      	str	r5, [r7, #0]
 8009e6c:	6030      	str	r0, [r6, #0]
 8009e6e:	4620      	mov	r0, r4
 8009e70:	b002      	add	sp, #8
 8009e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e76:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009e7a:	e7d6      	b.n	8009e2a <__d2b+0x2e>
 8009e7c:	6161      	str	r1, [r4, #20]
 8009e7e:	e7e7      	b.n	8009e50 <__d2b+0x54>
 8009e80:	a801      	add	r0, sp, #4
 8009e82:	f7ff fd61 	bl	8009948 <__lo0bits>
 8009e86:	2101      	movs	r1, #1
 8009e88:	9b01      	ldr	r3, [sp, #4]
 8009e8a:	6121      	str	r1, [r4, #16]
 8009e8c:	6163      	str	r3, [r4, #20]
 8009e8e:	3020      	adds	r0, #32
 8009e90:	e7e5      	b.n	8009e5e <__d2b+0x62>
 8009e92:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009e96:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009e9a:	6038      	str	r0, [r7, #0]
 8009e9c:	6918      	ldr	r0, [r3, #16]
 8009e9e:	f7ff fd33 	bl	8009908 <__hi0bits>
 8009ea2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009ea6:	6031      	str	r1, [r6, #0]
 8009ea8:	e7e1      	b.n	8009e6e <__d2b+0x72>
 8009eaa:	bf00      	nop
 8009eac:	0800b357 	.word	0x0800b357
 8009eb0:	0800b3c8 	.word	0x0800b3c8

08009eb4 <_calloc_r>:
 8009eb4:	b538      	push	{r3, r4, r5, lr}
 8009eb6:	fb02 f501 	mul.w	r5, r2, r1
 8009eba:	4629      	mov	r1, r5
 8009ebc:	f000 f854 	bl	8009f68 <_malloc_r>
 8009ec0:	4604      	mov	r4, r0
 8009ec2:	b118      	cbz	r0, 8009ecc <_calloc_r+0x18>
 8009ec4:	462a      	mov	r2, r5
 8009ec6:	2100      	movs	r1, #0
 8009ec8:	f7fe f840 	bl	8007f4c <memset>
 8009ecc:	4620      	mov	r0, r4
 8009ece:	bd38      	pop	{r3, r4, r5, pc}

08009ed0 <_free_r>:
 8009ed0:	b538      	push	{r3, r4, r5, lr}
 8009ed2:	4605      	mov	r5, r0
 8009ed4:	2900      	cmp	r1, #0
 8009ed6:	d043      	beq.n	8009f60 <_free_r+0x90>
 8009ed8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009edc:	1f0c      	subs	r4, r1, #4
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	bfb8      	it	lt
 8009ee2:	18e4      	addlt	r4, r4, r3
 8009ee4:	f000 fcea 	bl	800a8bc <__malloc_lock>
 8009ee8:	4a1e      	ldr	r2, [pc, #120]	; (8009f64 <_free_r+0x94>)
 8009eea:	6813      	ldr	r3, [r2, #0]
 8009eec:	4610      	mov	r0, r2
 8009eee:	b933      	cbnz	r3, 8009efe <_free_r+0x2e>
 8009ef0:	6063      	str	r3, [r4, #4]
 8009ef2:	6014      	str	r4, [r2, #0]
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009efa:	f000 bce5 	b.w	800a8c8 <__malloc_unlock>
 8009efe:	42a3      	cmp	r3, r4
 8009f00:	d90a      	bls.n	8009f18 <_free_r+0x48>
 8009f02:	6821      	ldr	r1, [r4, #0]
 8009f04:	1862      	adds	r2, r4, r1
 8009f06:	4293      	cmp	r3, r2
 8009f08:	bf01      	itttt	eq
 8009f0a:	681a      	ldreq	r2, [r3, #0]
 8009f0c:	685b      	ldreq	r3, [r3, #4]
 8009f0e:	1852      	addeq	r2, r2, r1
 8009f10:	6022      	streq	r2, [r4, #0]
 8009f12:	6063      	str	r3, [r4, #4]
 8009f14:	6004      	str	r4, [r0, #0]
 8009f16:	e7ed      	b.n	8009ef4 <_free_r+0x24>
 8009f18:	461a      	mov	r2, r3
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	b10b      	cbz	r3, 8009f22 <_free_r+0x52>
 8009f1e:	42a3      	cmp	r3, r4
 8009f20:	d9fa      	bls.n	8009f18 <_free_r+0x48>
 8009f22:	6811      	ldr	r1, [r2, #0]
 8009f24:	1850      	adds	r0, r2, r1
 8009f26:	42a0      	cmp	r0, r4
 8009f28:	d10b      	bne.n	8009f42 <_free_r+0x72>
 8009f2a:	6820      	ldr	r0, [r4, #0]
 8009f2c:	4401      	add	r1, r0
 8009f2e:	1850      	adds	r0, r2, r1
 8009f30:	4283      	cmp	r3, r0
 8009f32:	6011      	str	r1, [r2, #0]
 8009f34:	d1de      	bne.n	8009ef4 <_free_r+0x24>
 8009f36:	6818      	ldr	r0, [r3, #0]
 8009f38:	685b      	ldr	r3, [r3, #4]
 8009f3a:	4401      	add	r1, r0
 8009f3c:	6011      	str	r1, [r2, #0]
 8009f3e:	6053      	str	r3, [r2, #4]
 8009f40:	e7d8      	b.n	8009ef4 <_free_r+0x24>
 8009f42:	d902      	bls.n	8009f4a <_free_r+0x7a>
 8009f44:	230c      	movs	r3, #12
 8009f46:	602b      	str	r3, [r5, #0]
 8009f48:	e7d4      	b.n	8009ef4 <_free_r+0x24>
 8009f4a:	6820      	ldr	r0, [r4, #0]
 8009f4c:	1821      	adds	r1, r4, r0
 8009f4e:	428b      	cmp	r3, r1
 8009f50:	bf01      	itttt	eq
 8009f52:	6819      	ldreq	r1, [r3, #0]
 8009f54:	685b      	ldreq	r3, [r3, #4]
 8009f56:	1809      	addeq	r1, r1, r0
 8009f58:	6021      	streq	r1, [r4, #0]
 8009f5a:	6063      	str	r3, [r4, #4]
 8009f5c:	6054      	str	r4, [r2, #4]
 8009f5e:	e7c9      	b.n	8009ef4 <_free_r+0x24>
 8009f60:	bd38      	pop	{r3, r4, r5, pc}
 8009f62:	bf00      	nop
 8009f64:	200002ac 	.word	0x200002ac

08009f68 <_malloc_r>:
 8009f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f6a:	1ccd      	adds	r5, r1, #3
 8009f6c:	f025 0503 	bic.w	r5, r5, #3
 8009f70:	3508      	adds	r5, #8
 8009f72:	2d0c      	cmp	r5, #12
 8009f74:	bf38      	it	cc
 8009f76:	250c      	movcc	r5, #12
 8009f78:	2d00      	cmp	r5, #0
 8009f7a:	4606      	mov	r6, r0
 8009f7c:	db01      	blt.n	8009f82 <_malloc_r+0x1a>
 8009f7e:	42a9      	cmp	r1, r5
 8009f80:	d903      	bls.n	8009f8a <_malloc_r+0x22>
 8009f82:	230c      	movs	r3, #12
 8009f84:	6033      	str	r3, [r6, #0]
 8009f86:	2000      	movs	r0, #0
 8009f88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009f8a:	f000 fc97 	bl	800a8bc <__malloc_lock>
 8009f8e:	4921      	ldr	r1, [pc, #132]	; (800a014 <_malloc_r+0xac>)
 8009f90:	680a      	ldr	r2, [r1, #0]
 8009f92:	4614      	mov	r4, r2
 8009f94:	b99c      	cbnz	r4, 8009fbe <_malloc_r+0x56>
 8009f96:	4f20      	ldr	r7, [pc, #128]	; (800a018 <_malloc_r+0xb0>)
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	b923      	cbnz	r3, 8009fa6 <_malloc_r+0x3e>
 8009f9c:	4621      	mov	r1, r4
 8009f9e:	4630      	mov	r0, r6
 8009fa0:	f000 f9dc 	bl	800a35c <_sbrk_r>
 8009fa4:	6038      	str	r0, [r7, #0]
 8009fa6:	4629      	mov	r1, r5
 8009fa8:	4630      	mov	r0, r6
 8009faa:	f000 f9d7 	bl	800a35c <_sbrk_r>
 8009fae:	1c43      	adds	r3, r0, #1
 8009fb0:	d123      	bne.n	8009ffa <_malloc_r+0x92>
 8009fb2:	230c      	movs	r3, #12
 8009fb4:	4630      	mov	r0, r6
 8009fb6:	6033      	str	r3, [r6, #0]
 8009fb8:	f000 fc86 	bl	800a8c8 <__malloc_unlock>
 8009fbc:	e7e3      	b.n	8009f86 <_malloc_r+0x1e>
 8009fbe:	6823      	ldr	r3, [r4, #0]
 8009fc0:	1b5b      	subs	r3, r3, r5
 8009fc2:	d417      	bmi.n	8009ff4 <_malloc_r+0x8c>
 8009fc4:	2b0b      	cmp	r3, #11
 8009fc6:	d903      	bls.n	8009fd0 <_malloc_r+0x68>
 8009fc8:	6023      	str	r3, [r4, #0]
 8009fca:	441c      	add	r4, r3
 8009fcc:	6025      	str	r5, [r4, #0]
 8009fce:	e004      	b.n	8009fda <_malloc_r+0x72>
 8009fd0:	6863      	ldr	r3, [r4, #4]
 8009fd2:	42a2      	cmp	r2, r4
 8009fd4:	bf0c      	ite	eq
 8009fd6:	600b      	streq	r3, [r1, #0]
 8009fd8:	6053      	strne	r3, [r2, #4]
 8009fda:	4630      	mov	r0, r6
 8009fdc:	f000 fc74 	bl	800a8c8 <__malloc_unlock>
 8009fe0:	f104 000b 	add.w	r0, r4, #11
 8009fe4:	1d23      	adds	r3, r4, #4
 8009fe6:	f020 0007 	bic.w	r0, r0, #7
 8009fea:	1ac2      	subs	r2, r0, r3
 8009fec:	d0cc      	beq.n	8009f88 <_malloc_r+0x20>
 8009fee:	1a1b      	subs	r3, r3, r0
 8009ff0:	50a3      	str	r3, [r4, r2]
 8009ff2:	e7c9      	b.n	8009f88 <_malloc_r+0x20>
 8009ff4:	4622      	mov	r2, r4
 8009ff6:	6864      	ldr	r4, [r4, #4]
 8009ff8:	e7cc      	b.n	8009f94 <_malloc_r+0x2c>
 8009ffa:	1cc4      	adds	r4, r0, #3
 8009ffc:	f024 0403 	bic.w	r4, r4, #3
 800a000:	42a0      	cmp	r0, r4
 800a002:	d0e3      	beq.n	8009fcc <_malloc_r+0x64>
 800a004:	1a21      	subs	r1, r4, r0
 800a006:	4630      	mov	r0, r6
 800a008:	f000 f9a8 	bl	800a35c <_sbrk_r>
 800a00c:	3001      	adds	r0, #1
 800a00e:	d1dd      	bne.n	8009fcc <_malloc_r+0x64>
 800a010:	e7cf      	b.n	8009fb2 <_malloc_r+0x4a>
 800a012:	bf00      	nop
 800a014:	200002ac 	.word	0x200002ac
 800a018:	200002b0 	.word	0x200002b0

0800a01c <__sfputc_r>:
 800a01c:	6893      	ldr	r3, [r2, #8]
 800a01e:	b410      	push	{r4}
 800a020:	3b01      	subs	r3, #1
 800a022:	2b00      	cmp	r3, #0
 800a024:	6093      	str	r3, [r2, #8]
 800a026:	da07      	bge.n	800a038 <__sfputc_r+0x1c>
 800a028:	6994      	ldr	r4, [r2, #24]
 800a02a:	42a3      	cmp	r3, r4
 800a02c:	db01      	blt.n	800a032 <__sfputc_r+0x16>
 800a02e:	290a      	cmp	r1, #10
 800a030:	d102      	bne.n	800a038 <__sfputc_r+0x1c>
 800a032:	bc10      	pop	{r4}
 800a034:	f000 b9e6 	b.w	800a404 <__swbuf_r>
 800a038:	6813      	ldr	r3, [r2, #0]
 800a03a:	1c58      	adds	r0, r3, #1
 800a03c:	6010      	str	r0, [r2, #0]
 800a03e:	7019      	strb	r1, [r3, #0]
 800a040:	4608      	mov	r0, r1
 800a042:	bc10      	pop	{r4}
 800a044:	4770      	bx	lr

0800a046 <__sfputs_r>:
 800a046:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a048:	4606      	mov	r6, r0
 800a04a:	460f      	mov	r7, r1
 800a04c:	4614      	mov	r4, r2
 800a04e:	18d5      	adds	r5, r2, r3
 800a050:	42ac      	cmp	r4, r5
 800a052:	d101      	bne.n	800a058 <__sfputs_r+0x12>
 800a054:	2000      	movs	r0, #0
 800a056:	e007      	b.n	800a068 <__sfputs_r+0x22>
 800a058:	463a      	mov	r2, r7
 800a05a:	4630      	mov	r0, r6
 800a05c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a060:	f7ff ffdc 	bl	800a01c <__sfputc_r>
 800a064:	1c43      	adds	r3, r0, #1
 800a066:	d1f3      	bne.n	800a050 <__sfputs_r+0xa>
 800a068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a06c <_vfiprintf_r>:
 800a06c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a070:	460d      	mov	r5, r1
 800a072:	4614      	mov	r4, r2
 800a074:	4698      	mov	r8, r3
 800a076:	4606      	mov	r6, r0
 800a078:	b09d      	sub	sp, #116	; 0x74
 800a07a:	b118      	cbz	r0, 800a084 <_vfiprintf_r+0x18>
 800a07c:	6983      	ldr	r3, [r0, #24]
 800a07e:	b90b      	cbnz	r3, 800a084 <_vfiprintf_r+0x18>
 800a080:	f7ff facc 	bl	800961c <__sinit>
 800a084:	4b89      	ldr	r3, [pc, #548]	; (800a2ac <_vfiprintf_r+0x240>)
 800a086:	429d      	cmp	r5, r3
 800a088:	d11b      	bne.n	800a0c2 <_vfiprintf_r+0x56>
 800a08a:	6875      	ldr	r5, [r6, #4]
 800a08c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a08e:	07d9      	lsls	r1, r3, #31
 800a090:	d405      	bmi.n	800a09e <_vfiprintf_r+0x32>
 800a092:	89ab      	ldrh	r3, [r5, #12]
 800a094:	059a      	lsls	r2, r3, #22
 800a096:	d402      	bmi.n	800a09e <_vfiprintf_r+0x32>
 800a098:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a09a:	f7ff fb62 	bl	8009762 <__retarget_lock_acquire_recursive>
 800a09e:	89ab      	ldrh	r3, [r5, #12]
 800a0a0:	071b      	lsls	r3, r3, #28
 800a0a2:	d501      	bpl.n	800a0a8 <_vfiprintf_r+0x3c>
 800a0a4:	692b      	ldr	r3, [r5, #16]
 800a0a6:	b9eb      	cbnz	r3, 800a0e4 <_vfiprintf_r+0x78>
 800a0a8:	4629      	mov	r1, r5
 800a0aa:	4630      	mov	r0, r6
 800a0ac:	f000 fa0e 	bl	800a4cc <__swsetup_r>
 800a0b0:	b1c0      	cbz	r0, 800a0e4 <_vfiprintf_r+0x78>
 800a0b2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a0b4:	07dc      	lsls	r4, r3, #31
 800a0b6:	d50e      	bpl.n	800a0d6 <_vfiprintf_r+0x6a>
 800a0b8:	f04f 30ff 	mov.w	r0, #4294967295
 800a0bc:	b01d      	add	sp, #116	; 0x74
 800a0be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0c2:	4b7b      	ldr	r3, [pc, #492]	; (800a2b0 <_vfiprintf_r+0x244>)
 800a0c4:	429d      	cmp	r5, r3
 800a0c6:	d101      	bne.n	800a0cc <_vfiprintf_r+0x60>
 800a0c8:	68b5      	ldr	r5, [r6, #8]
 800a0ca:	e7df      	b.n	800a08c <_vfiprintf_r+0x20>
 800a0cc:	4b79      	ldr	r3, [pc, #484]	; (800a2b4 <_vfiprintf_r+0x248>)
 800a0ce:	429d      	cmp	r5, r3
 800a0d0:	bf08      	it	eq
 800a0d2:	68f5      	ldreq	r5, [r6, #12]
 800a0d4:	e7da      	b.n	800a08c <_vfiprintf_r+0x20>
 800a0d6:	89ab      	ldrh	r3, [r5, #12]
 800a0d8:	0598      	lsls	r0, r3, #22
 800a0da:	d4ed      	bmi.n	800a0b8 <_vfiprintf_r+0x4c>
 800a0dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0de:	f7ff fb41 	bl	8009764 <__retarget_lock_release_recursive>
 800a0e2:	e7e9      	b.n	800a0b8 <_vfiprintf_r+0x4c>
 800a0e4:	2300      	movs	r3, #0
 800a0e6:	9309      	str	r3, [sp, #36]	; 0x24
 800a0e8:	2320      	movs	r3, #32
 800a0ea:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a0ee:	2330      	movs	r3, #48	; 0x30
 800a0f0:	f04f 0901 	mov.w	r9, #1
 800a0f4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0f8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a2b8 <_vfiprintf_r+0x24c>
 800a0fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a100:	4623      	mov	r3, r4
 800a102:	469a      	mov	sl, r3
 800a104:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a108:	b10a      	cbz	r2, 800a10e <_vfiprintf_r+0xa2>
 800a10a:	2a25      	cmp	r2, #37	; 0x25
 800a10c:	d1f9      	bne.n	800a102 <_vfiprintf_r+0x96>
 800a10e:	ebba 0b04 	subs.w	fp, sl, r4
 800a112:	d00b      	beq.n	800a12c <_vfiprintf_r+0xc0>
 800a114:	465b      	mov	r3, fp
 800a116:	4622      	mov	r2, r4
 800a118:	4629      	mov	r1, r5
 800a11a:	4630      	mov	r0, r6
 800a11c:	f7ff ff93 	bl	800a046 <__sfputs_r>
 800a120:	3001      	adds	r0, #1
 800a122:	f000 80aa 	beq.w	800a27a <_vfiprintf_r+0x20e>
 800a126:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a128:	445a      	add	r2, fp
 800a12a:	9209      	str	r2, [sp, #36]	; 0x24
 800a12c:	f89a 3000 	ldrb.w	r3, [sl]
 800a130:	2b00      	cmp	r3, #0
 800a132:	f000 80a2 	beq.w	800a27a <_vfiprintf_r+0x20e>
 800a136:	2300      	movs	r3, #0
 800a138:	f04f 32ff 	mov.w	r2, #4294967295
 800a13c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a140:	f10a 0a01 	add.w	sl, sl, #1
 800a144:	9304      	str	r3, [sp, #16]
 800a146:	9307      	str	r3, [sp, #28]
 800a148:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a14c:	931a      	str	r3, [sp, #104]	; 0x68
 800a14e:	4654      	mov	r4, sl
 800a150:	2205      	movs	r2, #5
 800a152:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a156:	4858      	ldr	r0, [pc, #352]	; (800a2b8 <_vfiprintf_r+0x24c>)
 800a158:	f7ff fb0e 	bl	8009778 <memchr>
 800a15c:	9a04      	ldr	r2, [sp, #16]
 800a15e:	b9d8      	cbnz	r0, 800a198 <_vfiprintf_r+0x12c>
 800a160:	06d1      	lsls	r1, r2, #27
 800a162:	bf44      	itt	mi
 800a164:	2320      	movmi	r3, #32
 800a166:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a16a:	0713      	lsls	r3, r2, #28
 800a16c:	bf44      	itt	mi
 800a16e:	232b      	movmi	r3, #43	; 0x2b
 800a170:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a174:	f89a 3000 	ldrb.w	r3, [sl]
 800a178:	2b2a      	cmp	r3, #42	; 0x2a
 800a17a:	d015      	beq.n	800a1a8 <_vfiprintf_r+0x13c>
 800a17c:	4654      	mov	r4, sl
 800a17e:	2000      	movs	r0, #0
 800a180:	f04f 0c0a 	mov.w	ip, #10
 800a184:	9a07      	ldr	r2, [sp, #28]
 800a186:	4621      	mov	r1, r4
 800a188:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a18c:	3b30      	subs	r3, #48	; 0x30
 800a18e:	2b09      	cmp	r3, #9
 800a190:	d94e      	bls.n	800a230 <_vfiprintf_r+0x1c4>
 800a192:	b1b0      	cbz	r0, 800a1c2 <_vfiprintf_r+0x156>
 800a194:	9207      	str	r2, [sp, #28]
 800a196:	e014      	b.n	800a1c2 <_vfiprintf_r+0x156>
 800a198:	eba0 0308 	sub.w	r3, r0, r8
 800a19c:	fa09 f303 	lsl.w	r3, r9, r3
 800a1a0:	4313      	orrs	r3, r2
 800a1a2:	46a2      	mov	sl, r4
 800a1a4:	9304      	str	r3, [sp, #16]
 800a1a6:	e7d2      	b.n	800a14e <_vfiprintf_r+0xe2>
 800a1a8:	9b03      	ldr	r3, [sp, #12]
 800a1aa:	1d19      	adds	r1, r3, #4
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	9103      	str	r1, [sp, #12]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	bfbb      	ittet	lt
 800a1b4:	425b      	neglt	r3, r3
 800a1b6:	f042 0202 	orrlt.w	r2, r2, #2
 800a1ba:	9307      	strge	r3, [sp, #28]
 800a1bc:	9307      	strlt	r3, [sp, #28]
 800a1be:	bfb8      	it	lt
 800a1c0:	9204      	strlt	r2, [sp, #16]
 800a1c2:	7823      	ldrb	r3, [r4, #0]
 800a1c4:	2b2e      	cmp	r3, #46	; 0x2e
 800a1c6:	d10c      	bne.n	800a1e2 <_vfiprintf_r+0x176>
 800a1c8:	7863      	ldrb	r3, [r4, #1]
 800a1ca:	2b2a      	cmp	r3, #42	; 0x2a
 800a1cc:	d135      	bne.n	800a23a <_vfiprintf_r+0x1ce>
 800a1ce:	9b03      	ldr	r3, [sp, #12]
 800a1d0:	3402      	adds	r4, #2
 800a1d2:	1d1a      	adds	r2, r3, #4
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	9203      	str	r2, [sp, #12]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	bfb8      	it	lt
 800a1dc:	f04f 33ff 	movlt.w	r3, #4294967295
 800a1e0:	9305      	str	r3, [sp, #20]
 800a1e2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a2c8 <_vfiprintf_r+0x25c>
 800a1e6:	2203      	movs	r2, #3
 800a1e8:	4650      	mov	r0, sl
 800a1ea:	7821      	ldrb	r1, [r4, #0]
 800a1ec:	f7ff fac4 	bl	8009778 <memchr>
 800a1f0:	b140      	cbz	r0, 800a204 <_vfiprintf_r+0x198>
 800a1f2:	2340      	movs	r3, #64	; 0x40
 800a1f4:	eba0 000a 	sub.w	r0, r0, sl
 800a1f8:	fa03 f000 	lsl.w	r0, r3, r0
 800a1fc:	9b04      	ldr	r3, [sp, #16]
 800a1fe:	3401      	adds	r4, #1
 800a200:	4303      	orrs	r3, r0
 800a202:	9304      	str	r3, [sp, #16]
 800a204:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a208:	2206      	movs	r2, #6
 800a20a:	482c      	ldr	r0, [pc, #176]	; (800a2bc <_vfiprintf_r+0x250>)
 800a20c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a210:	f7ff fab2 	bl	8009778 <memchr>
 800a214:	2800      	cmp	r0, #0
 800a216:	d03f      	beq.n	800a298 <_vfiprintf_r+0x22c>
 800a218:	4b29      	ldr	r3, [pc, #164]	; (800a2c0 <_vfiprintf_r+0x254>)
 800a21a:	bb1b      	cbnz	r3, 800a264 <_vfiprintf_r+0x1f8>
 800a21c:	9b03      	ldr	r3, [sp, #12]
 800a21e:	3307      	adds	r3, #7
 800a220:	f023 0307 	bic.w	r3, r3, #7
 800a224:	3308      	adds	r3, #8
 800a226:	9303      	str	r3, [sp, #12]
 800a228:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a22a:	443b      	add	r3, r7
 800a22c:	9309      	str	r3, [sp, #36]	; 0x24
 800a22e:	e767      	b.n	800a100 <_vfiprintf_r+0x94>
 800a230:	460c      	mov	r4, r1
 800a232:	2001      	movs	r0, #1
 800a234:	fb0c 3202 	mla	r2, ip, r2, r3
 800a238:	e7a5      	b.n	800a186 <_vfiprintf_r+0x11a>
 800a23a:	2300      	movs	r3, #0
 800a23c:	f04f 0c0a 	mov.w	ip, #10
 800a240:	4619      	mov	r1, r3
 800a242:	3401      	adds	r4, #1
 800a244:	9305      	str	r3, [sp, #20]
 800a246:	4620      	mov	r0, r4
 800a248:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a24c:	3a30      	subs	r2, #48	; 0x30
 800a24e:	2a09      	cmp	r2, #9
 800a250:	d903      	bls.n	800a25a <_vfiprintf_r+0x1ee>
 800a252:	2b00      	cmp	r3, #0
 800a254:	d0c5      	beq.n	800a1e2 <_vfiprintf_r+0x176>
 800a256:	9105      	str	r1, [sp, #20]
 800a258:	e7c3      	b.n	800a1e2 <_vfiprintf_r+0x176>
 800a25a:	4604      	mov	r4, r0
 800a25c:	2301      	movs	r3, #1
 800a25e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a262:	e7f0      	b.n	800a246 <_vfiprintf_r+0x1da>
 800a264:	ab03      	add	r3, sp, #12
 800a266:	9300      	str	r3, [sp, #0]
 800a268:	462a      	mov	r2, r5
 800a26a:	4630      	mov	r0, r6
 800a26c:	4b15      	ldr	r3, [pc, #84]	; (800a2c4 <_vfiprintf_r+0x258>)
 800a26e:	a904      	add	r1, sp, #16
 800a270:	f7fd ff12 	bl	8008098 <_printf_float>
 800a274:	4607      	mov	r7, r0
 800a276:	1c78      	adds	r0, r7, #1
 800a278:	d1d6      	bne.n	800a228 <_vfiprintf_r+0x1bc>
 800a27a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a27c:	07d9      	lsls	r1, r3, #31
 800a27e:	d405      	bmi.n	800a28c <_vfiprintf_r+0x220>
 800a280:	89ab      	ldrh	r3, [r5, #12]
 800a282:	059a      	lsls	r2, r3, #22
 800a284:	d402      	bmi.n	800a28c <_vfiprintf_r+0x220>
 800a286:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a288:	f7ff fa6c 	bl	8009764 <__retarget_lock_release_recursive>
 800a28c:	89ab      	ldrh	r3, [r5, #12]
 800a28e:	065b      	lsls	r3, r3, #25
 800a290:	f53f af12 	bmi.w	800a0b8 <_vfiprintf_r+0x4c>
 800a294:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a296:	e711      	b.n	800a0bc <_vfiprintf_r+0x50>
 800a298:	ab03      	add	r3, sp, #12
 800a29a:	9300      	str	r3, [sp, #0]
 800a29c:	462a      	mov	r2, r5
 800a29e:	4630      	mov	r0, r6
 800a2a0:	4b08      	ldr	r3, [pc, #32]	; (800a2c4 <_vfiprintf_r+0x258>)
 800a2a2:	a904      	add	r1, sp, #16
 800a2a4:	f7fe f994 	bl	80085d0 <_printf_i>
 800a2a8:	e7e4      	b.n	800a274 <_vfiprintf_r+0x208>
 800a2aa:	bf00      	nop
 800a2ac:	0800b388 	.word	0x0800b388
 800a2b0:	0800b3a8 	.word	0x0800b3a8
 800a2b4:	0800b368 	.word	0x0800b368
 800a2b8:	0800b524 	.word	0x0800b524
 800a2bc:	0800b52e 	.word	0x0800b52e
 800a2c0:	08008099 	.word	0x08008099
 800a2c4:	0800a047 	.word	0x0800a047
 800a2c8:	0800b52a 	.word	0x0800b52a

0800a2cc <_putc_r>:
 800a2cc:	b570      	push	{r4, r5, r6, lr}
 800a2ce:	460d      	mov	r5, r1
 800a2d0:	4614      	mov	r4, r2
 800a2d2:	4606      	mov	r6, r0
 800a2d4:	b118      	cbz	r0, 800a2de <_putc_r+0x12>
 800a2d6:	6983      	ldr	r3, [r0, #24]
 800a2d8:	b90b      	cbnz	r3, 800a2de <_putc_r+0x12>
 800a2da:	f7ff f99f 	bl	800961c <__sinit>
 800a2de:	4b1c      	ldr	r3, [pc, #112]	; (800a350 <_putc_r+0x84>)
 800a2e0:	429c      	cmp	r4, r3
 800a2e2:	d124      	bne.n	800a32e <_putc_r+0x62>
 800a2e4:	6874      	ldr	r4, [r6, #4]
 800a2e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a2e8:	07d8      	lsls	r0, r3, #31
 800a2ea:	d405      	bmi.n	800a2f8 <_putc_r+0x2c>
 800a2ec:	89a3      	ldrh	r3, [r4, #12]
 800a2ee:	0599      	lsls	r1, r3, #22
 800a2f0:	d402      	bmi.n	800a2f8 <_putc_r+0x2c>
 800a2f2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a2f4:	f7ff fa35 	bl	8009762 <__retarget_lock_acquire_recursive>
 800a2f8:	68a3      	ldr	r3, [r4, #8]
 800a2fa:	3b01      	subs	r3, #1
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	60a3      	str	r3, [r4, #8]
 800a300:	da05      	bge.n	800a30e <_putc_r+0x42>
 800a302:	69a2      	ldr	r2, [r4, #24]
 800a304:	4293      	cmp	r3, r2
 800a306:	db1c      	blt.n	800a342 <_putc_r+0x76>
 800a308:	b2eb      	uxtb	r3, r5
 800a30a:	2b0a      	cmp	r3, #10
 800a30c:	d019      	beq.n	800a342 <_putc_r+0x76>
 800a30e:	6823      	ldr	r3, [r4, #0]
 800a310:	1c5a      	adds	r2, r3, #1
 800a312:	6022      	str	r2, [r4, #0]
 800a314:	701d      	strb	r5, [r3, #0]
 800a316:	b2ed      	uxtb	r5, r5
 800a318:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a31a:	07da      	lsls	r2, r3, #31
 800a31c:	d405      	bmi.n	800a32a <_putc_r+0x5e>
 800a31e:	89a3      	ldrh	r3, [r4, #12]
 800a320:	059b      	lsls	r3, r3, #22
 800a322:	d402      	bmi.n	800a32a <_putc_r+0x5e>
 800a324:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a326:	f7ff fa1d 	bl	8009764 <__retarget_lock_release_recursive>
 800a32a:	4628      	mov	r0, r5
 800a32c:	bd70      	pop	{r4, r5, r6, pc}
 800a32e:	4b09      	ldr	r3, [pc, #36]	; (800a354 <_putc_r+0x88>)
 800a330:	429c      	cmp	r4, r3
 800a332:	d101      	bne.n	800a338 <_putc_r+0x6c>
 800a334:	68b4      	ldr	r4, [r6, #8]
 800a336:	e7d6      	b.n	800a2e6 <_putc_r+0x1a>
 800a338:	4b07      	ldr	r3, [pc, #28]	; (800a358 <_putc_r+0x8c>)
 800a33a:	429c      	cmp	r4, r3
 800a33c:	bf08      	it	eq
 800a33e:	68f4      	ldreq	r4, [r6, #12]
 800a340:	e7d1      	b.n	800a2e6 <_putc_r+0x1a>
 800a342:	4629      	mov	r1, r5
 800a344:	4622      	mov	r2, r4
 800a346:	4630      	mov	r0, r6
 800a348:	f000 f85c 	bl	800a404 <__swbuf_r>
 800a34c:	4605      	mov	r5, r0
 800a34e:	e7e3      	b.n	800a318 <_putc_r+0x4c>
 800a350:	0800b388 	.word	0x0800b388
 800a354:	0800b3a8 	.word	0x0800b3a8
 800a358:	0800b368 	.word	0x0800b368

0800a35c <_sbrk_r>:
 800a35c:	b538      	push	{r3, r4, r5, lr}
 800a35e:	2300      	movs	r3, #0
 800a360:	4d05      	ldr	r5, [pc, #20]	; (800a378 <_sbrk_r+0x1c>)
 800a362:	4604      	mov	r4, r0
 800a364:	4608      	mov	r0, r1
 800a366:	602b      	str	r3, [r5, #0]
 800a368:	f7f7 fe1c 	bl	8001fa4 <_sbrk>
 800a36c:	1c43      	adds	r3, r0, #1
 800a36e:	d102      	bne.n	800a376 <_sbrk_r+0x1a>
 800a370:	682b      	ldr	r3, [r5, #0]
 800a372:	b103      	cbz	r3, 800a376 <_sbrk_r+0x1a>
 800a374:	6023      	str	r3, [r4, #0]
 800a376:	bd38      	pop	{r3, r4, r5, pc}
 800a378:	20000414 	.word	0x20000414

0800a37c <__sread>:
 800a37c:	b510      	push	{r4, lr}
 800a37e:	460c      	mov	r4, r1
 800a380:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a384:	f000 faa6 	bl	800a8d4 <_read_r>
 800a388:	2800      	cmp	r0, #0
 800a38a:	bfab      	itete	ge
 800a38c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a38e:	89a3      	ldrhlt	r3, [r4, #12]
 800a390:	181b      	addge	r3, r3, r0
 800a392:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a396:	bfac      	ite	ge
 800a398:	6563      	strge	r3, [r4, #84]	; 0x54
 800a39a:	81a3      	strhlt	r3, [r4, #12]
 800a39c:	bd10      	pop	{r4, pc}

0800a39e <__swrite>:
 800a39e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3a2:	461f      	mov	r7, r3
 800a3a4:	898b      	ldrh	r3, [r1, #12]
 800a3a6:	4605      	mov	r5, r0
 800a3a8:	05db      	lsls	r3, r3, #23
 800a3aa:	460c      	mov	r4, r1
 800a3ac:	4616      	mov	r6, r2
 800a3ae:	d505      	bpl.n	800a3bc <__swrite+0x1e>
 800a3b0:	2302      	movs	r3, #2
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3b8:	f000 f9f8 	bl	800a7ac <_lseek_r>
 800a3bc:	89a3      	ldrh	r3, [r4, #12]
 800a3be:	4632      	mov	r2, r6
 800a3c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a3c4:	81a3      	strh	r3, [r4, #12]
 800a3c6:	4628      	mov	r0, r5
 800a3c8:	463b      	mov	r3, r7
 800a3ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3d2:	f000 b869 	b.w	800a4a8 <_write_r>

0800a3d6 <__sseek>:
 800a3d6:	b510      	push	{r4, lr}
 800a3d8:	460c      	mov	r4, r1
 800a3da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3de:	f000 f9e5 	bl	800a7ac <_lseek_r>
 800a3e2:	1c43      	adds	r3, r0, #1
 800a3e4:	89a3      	ldrh	r3, [r4, #12]
 800a3e6:	bf15      	itete	ne
 800a3e8:	6560      	strne	r0, [r4, #84]	; 0x54
 800a3ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a3ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a3f2:	81a3      	strheq	r3, [r4, #12]
 800a3f4:	bf18      	it	ne
 800a3f6:	81a3      	strhne	r3, [r4, #12]
 800a3f8:	bd10      	pop	{r4, pc}

0800a3fa <__sclose>:
 800a3fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3fe:	f000 b8f1 	b.w	800a5e4 <_close_r>
	...

0800a404 <__swbuf_r>:
 800a404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a406:	460e      	mov	r6, r1
 800a408:	4614      	mov	r4, r2
 800a40a:	4605      	mov	r5, r0
 800a40c:	b118      	cbz	r0, 800a416 <__swbuf_r+0x12>
 800a40e:	6983      	ldr	r3, [r0, #24]
 800a410:	b90b      	cbnz	r3, 800a416 <__swbuf_r+0x12>
 800a412:	f7ff f903 	bl	800961c <__sinit>
 800a416:	4b21      	ldr	r3, [pc, #132]	; (800a49c <__swbuf_r+0x98>)
 800a418:	429c      	cmp	r4, r3
 800a41a:	d12b      	bne.n	800a474 <__swbuf_r+0x70>
 800a41c:	686c      	ldr	r4, [r5, #4]
 800a41e:	69a3      	ldr	r3, [r4, #24]
 800a420:	60a3      	str	r3, [r4, #8]
 800a422:	89a3      	ldrh	r3, [r4, #12]
 800a424:	071a      	lsls	r2, r3, #28
 800a426:	d52f      	bpl.n	800a488 <__swbuf_r+0x84>
 800a428:	6923      	ldr	r3, [r4, #16]
 800a42a:	b36b      	cbz	r3, 800a488 <__swbuf_r+0x84>
 800a42c:	6923      	ldr	r3, [r4, #16]
 800a42e:	6820      	ldr	r0, [r4, #0]
 800a430:	b2f6      	uxtb	r6, r6
 800a432:	1ac0      	subs	r0, r0, r3
 800a434:	6963      	ldr	r3, [r4, #20]
 800a436:	4637      	mov	r7, r6
 800a438:	4283      	cmp	r3, r0
 800a43a:	dc04      	bgt.n	800a446 <__swbuf_r+0x42>
 800a43c:	4621      	mov	r1, r4
 800a43e:	4628      	mov	r0, r5
 800a440:	f000 f966 	bl	800a710 <_fflush_r>
 800a444:	bb30      	cbnz	r0, 800a494 <__swbuf_r+0x90>
 800a446:	68a3      	ldr	r3, [r4, #8]
 800a448:	3001      	adds	r0, #1
 800a44a:	3b01      	subs	r3, #1
 800a44c:	60a3      	str	r3, [r4, #8]
 800a44e:	6823      	ldr	r3, [r4, #0]
 800a450:	1c5a      	adds	r2, r3, #1
 800a452:	6022      	str	r2, [r4, #0]
 800a454:	701e      	strb	r6, [r3, #0]
 800a456:	6963      	ldr	r3, [r4, #20]
 800a458:	4283      	cmp	r3, r0
 800a45a:	d004      	beq.n	800a466 <__swbuf_r+0x62>
 800a45c:	89a3      	ldrh	r3, [r4, #12]
 800a45e:	07db      	lsls	r3, r3, #31
 800a460:	d506      	bpl.n	800a470 <__swbuf_r+0x6c>
 800a462:	2e0a      	cmp	r6, #10
 800a464:	d104      	bne.n	800a470 <__swbuf_r+0x6c>
 800a466:	4621      	mov	r1, r4
 800a468:	4628      	mov	r0, r5
 800a46a:	f000 f951 	bl	800a710 <_fflush_r>
 800a46e:	b988      	cbnz	r0, 800a494 <__swbuf_r+0x90>
 800a470:	4638      	mov	r0, r7
 800a472:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a474:	4b0a      	ldr	r3, [pc, #40]	; (800a4a0 <__swbuf_r+0x9c>)
 800a476:	429c      	cmp	r4, r3
 800a478:	d101      	bne.n	800a47e <__swbuf_r+0x7a>
 800a47a:	68ac      	ldr	r4, [r5, #8]
 800a47c:	e7cf      	b.n	800a41e <__swbuf_r+0x1a>
 800a47e:	4b09      	ldr	r3, [pc, #36]	; (800a4a4 <__swbuf_r+0xa0>)
 800a480:	429c      	cmp	r4, r3
 800a482:	bf08      	it	eq
 800a484:	68ec      	ldreq	r4, [r5, #12]
 800a486:	e7ca      	b.n	800a41e <__swbuf_r+0x1a>
 800a488:	4621      	mov	r1, r4
 800a48a:	4628      	mov	r0, r5
 800a48c:	f000 f81e 	bl	800a4cc <__swsetup_r>
 800a490:	2800      	cmp	r0, #0
 800a492:	d0cb      	beq.n	800a42c <__swbuf_r+0x28>
 800a494:	f04f 37ff 	mov.w	r7, #4294967295
 800a498:	e7ea      	b.n	800a470 <__swbuf_r+0x6c>
 800a49a:	bf00      	nop
 800a49c:	0800b388 	.word	0x0800b388
 800a4a0:	0800b3a8 	.word	0x0800b3a8
 800a4a4:	0800b368 	.word	0x0800b368

0800a4a8 <_write_r>:
 800a4a8:	b538      	push	{r3, r4, r5, lr}
 800a4aa:	4604      	mov	r4, r0
 800a4ac:	4608      	mov	r0, r1
 800a4ae:	4611      	mov	r1, r2
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	4d05      	ldr	r5, [pc, #20]	; (800a4c8 <_write_r+0x20>)
 800a4b4:	602a      	str	r2, [r5, #0]
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	f7f6 fe58 	bl	800116c <_write>
 800a4bc:	1c43      	adds	r3, r0, #1
 800a4be:	d102      	bne.n	800a4c6 <_write_r+0x1e>
 800a4c0:	682b      	ldr	r3, [r5, #0]
 800a4c2:	b103      	cbz	r3, 800a4c6 <_write_r+0x1e>
 800a4c4:	6023      	str	r3, [r4, #0]
 800a4c6:	bd38      	pop	{r3, r4, r5, pc}
 800a4c8:	20000414 	.word	0x20000414

0800a4cc <__swsetup_r>:
 800a4cc:	4b32      	ldr	r3, [pc, #200]	; (800a598 <__swsetup_r+0xcc>)
 800a4ce:	b570      	push	{r4, r5, r6, lr}
 800a4d0:	681d      	ldr	r5, [r3, #0]
 800a4d2:	4606      	mov	r6, r0
 800a4d4:	460c      	mov	r4, r1
 800a4d6:	b125      	cbz	r5, 800a4e2 <__swsetup_r+0x16>
 800a4d8:	69ab      	ldr	r3, [r5, #24]
 800a4da:	b913      	cbnz	r3, 800a4e2 <__swsetup_r+0x16>
 800a4dc:	4628      	mov	r0, r5
 800a4de:	f7ff f89d 	bl	800961c <__sinit>
 800a4e2:	4b2e      	ldr	r3, [pc, #184]	; (800a59c <__swsetup_r+0xd0>)
 800a4e4:	429c      	cmp	r4, r3
 800a4e6:	d10f      	bne.n	800a508 <__swsetup_r+0x3c>
 800a4e8:	686c      	ldr	r4, [r5, #4]
 800a4ea:	89a3      	ldrh	r3, [r4, #12]
 800a4ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a4f0:	0719      	lsls	r1, r3, #28
 800a4f2:	d42c      	bmi.n	800a54e <__swsetup_r+0x82>
 800a4f4:	06dd      	lsls	r5, r3, #27
 800a4f6:	d411      	bmi.n	800a51c <__swsetup_r+0x50>
 800a4f8:	2309      	movs	r3, #9
 800a4fa:	6033      	str	r3, [r6, #0]
 800a4fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a500:	f04f 30ff 	mov.w	r0, #4294967295
 800a504:	81a3      	strh	r3, [r4, #12]
 800a506:	e03e      	b.n	800a586 <__swsetup_r+0xba>
 800a508:	4b25      	ldr	r3, [pc, #148]	; (800a5a0 <__swsetup_r+0xd4>)
 800a50a:	429c      	cmp	r4, r3
 800a50c:	d101      	bne.n	800a512 <__swsetup_r+0x46>
 800a50e:	68ac      	ldr	r4, [r5, #8]
 800a510:	e7eb      	b.n	800a4ea <__swsetup_r+0x1e>
 800a512:	4b24      	ldr	r3, [pc, #144]	; (800a5a4 <__swsetup_r+0xd8>)
 800a514:	429c      	cmp	r4, r3
 800a516:	bf08      	it	eq
 800a518:	68ec      	ldreq	r4, [r5, #12]
 800a51a:	e7e6      	b.n	800a4ea <__swsetup_r+0x1e>
 800a51c:	0758      	lsls	r0, r3, #29
 800a51e:	d512      	bpl.n	800a546 <__swsetup_r+0x7a>
 800a520:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a522:	b141      	cbz	r1, 800a536 <__swsetup_r+0x6a>
 800a524:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a528:	4299      	cmp	r1, r3
 800a52a:	d002      	beq.n	800a532 <__swsetup_r+0x66>
 800a52c:	4630      	mov	r0, r6
 800a52e:	f7ff fccf 	bl	8009ed0 <_free_r>
 800a532:	2300      	movs	r3, #0
 800a534:	6363      	str	r3, [r4, #52]	; 0x34
 800a536:	89a3      	ldrh	r3, [r4, #12]
 800a538:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a53c:	81a3      	strh	r3, [r4, #12]
 800a53e:	2300      	movs	r3, #0
 800a540:	6063      	str	r3, [r4, #4]
 800a542:	6923      	ldr	r3, [r4, #16]
 800a544:	6023      	str	r3, [r4, #0]
 800a546:	89a3      	ldrh	r3, [r4, #12]
 800a548:	f043 0308 	orr.w	r3, r3, #8
 800a54c:	81a3      	strh	r3, [r4, #12]
 800a54e:	6923      	ldr	r3, [r4, #16]
 800a550:	b94b      	cbnz	r3, 800a566 <__swsetup_r+0x9a>
 800a552:	89a3      	ldrh	r3, [r4, #12]
 800a554:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a558:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a55c:	d003      	beq.n	800a566 <__swsetup_r+0x9a>
 800a55e:	4621      	mov	r1, r4
 800a560:	4630      	mov	r0, r6
 800a562:	f000 f959 	bl	800a818 <__smakebuf_r>
 800a566:	89a0      	ldrh	r0, [r4, #12]
 800a568:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a56c:	f010 0301 	ands.w	r3, r0, #1
 800a570:	d00a      	beq.n	800a588 <__swsetup_r+0xbc>
 800a572:	2300      	movs	r3, #0
 800a574:	60a3      	str	r3, [r4, #8]
 800a576:	6963      	ldr	r3, [r4, #20]
 800a578:	425b      	negs	r3, r3
 800a57a:	61a3      	str	r3, [r4, #24]
 800a57c:	6923      	ldr	r3, [r4, #16]
 800a57e:	b943      	cbnz	r3, 800a592 <__swsetup_r+0xc6>
 800a580:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a584:	d1ba      	bne.n	800a4fc <__swsetup_r+0x30>
 800a586:	bd70      	pop	{r4, r5, r6, pc}
 800a588:	0781      	lsls	r1, r0, #30
 800a58a:	bf58      	it	pl
 800a58c:	6963      	ldrpl	r3, [r4, #20]
 800a58e:	60a3      	str	r3, [r4, #8]
 800a590:	e7f4      	b.n	800a57c <__swsetup_r+0xb0>
 800a592:	2000      	movs	r0, #0
 800a594:	e7f7      	b.n	800a586 <__swsetup_r+0xba>
 800a596:	bf00      	nop
 800a598:	200000ac 	.word	0x200000ac
 800a59c:	0800b388 	.word	0x0800b388
 800a5a0:	0800b3a8 	.word	0x0800b3a8
 800a5a4:	0800b368 	.word	0x0800b368

0800a5a8 <__assert_func>:
 800a5a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a5aa:	4614      	mov	r4, r2
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	4b09      	ldr	r3, [pc, #36]	; (800a5d4 <__assert_func+0x2c>)
 800a5b0:	4605      	mov	r5, r0
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	68d8      	ldr	r0, [r3, #12]
 800a5b6:	b14c      	cbz	r4, 800a5cc <__assert_func+0x24>
 800a5b8:	4b07      	ldr	r3, [pc, #28]	; (800a5d8 <__assert_func+0x30>)
 800a5ba:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a5be:	9100      	str	r1, [sp, #0]
 800a5c0:	462b      	mov	r3, r5
 800a5c2:	4906      	ldr	r1, [pc, #24]	; (800a5dc <__assert_func+0x34>)
 800a5c4:	f000 f8e0 	bl	800a788 <fiprintf>
 800a5c8:	f000 f9a3 	bl	800a912 <abort>
 800a5cc:	4b04      	ldr	r3, [pc, #16]	; (800a5e0 <__assert_func+0x38>)
 800a5ce:	461c      	mov	r4, r3
 800a5d0:	e7f3      	b.n	800a5ba <__assert_func+0x12>
 800a5d2:	bf00      	nop
 800a5d4:	200000ac 	.word	0x200000ac
 800a5d8:	0800b535 	.word	0x0800b535
 800a5dc:	0800b542 	.word	0x0800b542
 800a5e0:	0800b570 	.word	0x0800b570

0800a5e4 <_close_r>:
 800a5e4:	b538      	push	{r3, r4, r5, lr}
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	4d05      	ldr	r5, [pc, #20]	; (800a600 <_close_r+0x1c>)
 800a5ea:	4604      	mov	r4, r0
 800a5ec:	4608      	mov	r0, r1
 800a5ee:	602b      	str	r3, [r5, #0]
 800a5f0:	f7f7 fca8 	bl	8001f44 <_close>
 800a5f4:	1c43      	adds	r3, r0, #1
 800a5f6:	d102      	bne.n	800a5fe <_close_r+0x1a>
 800a5f8:	682b      	ldr	r3, [r5, #0]
 800a5fa:	b103      	cbz	r3, 800a5fe <_close_r+0x1a>
 800a5fc:	6023      	str	r3, [r4, #0]
 800a5fe:	bd38      	pop	{r3, r4, r5, pc}
 800a600:	20000414 	.word	0x20000414

0800a604 <__sflush_r>:
 800a604:	898a      	ldrh	r2, [r1, #12]
 800a606:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a60a:	4605      	mov	r5, r0
 800a60c:	0710      	lsls	r0, r2, #28
 800a60e:	460c      	mov	r4, r1
 800a610:	d458      	bmi.n	800a6c4 <__sflush_r+0xc0>
 800a612:	684b      	ldr	r3, [r1, #4]
 800a614:	2b00      	cmp	r3, #0
 800a616:	dc05      	bgt.n	800a624 <__sflush_r+0x20>
 800a618:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	dc02      	bgt.n	800a624 <__sflush_r+0x20>
 800a61e:	2000      	movs	r0, #0
 800a620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a624:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a626:	2e00      	cmp	r6, #0
 800a628:	d0f9      	beq.n	800a61e <__sflush_r+0x1a>
 800a62a:	2300      	movs	r3, #0
 800a62c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a630:	682f      	ldr	r7, [r5, #0]
 800a632:	602b      	str	r3, [r5, #0]
 800a634:	d032      	beq.n	800a69c <__sflush_r+0x98>
 800a636:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a638:	89a3      	ldrh	r3, [r4, #12]
 800a63a:	075a      	lsls	r2, r3, #29
 800a63c:	d505      	bpl.n	800a64a <__sflush_r+0x46>
 800a63e:	6863      	ldr	r3, [r4, #4]
 800a640:	1ac0      	subs	r0, r0, r3
 800a642:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a644:	b10b      	cbz	r3, 800a64a <__sflush_r+0x46>
 800a646:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a648:	1ac0      	subs	r0, r0, r3
 800a64a:	2300      	movs	r3, #0
 800a64c:	4602      	mov	r2, r0
 800a64e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a650:	4628      	mov	r0, r5
 800a652:	6a21      	ldr	r1, [r4, #32]
 800a654:	47b0      	blx	r6
 800a656:	1c43      	adds	r3, r0, #1
 800a658:	89a3      	ldrh	r3, [r4, #12]
 800a65a:	d106      	bne.n	800a66a <__sflush_r+0x66>
 800a65c:	6829      	ldr	r1, [r5, #0]
 800a65e:	291d      	cmp	r1, #29
 800a660:	d82c      	bhi.n	800a6bc <__sflush_r+0xb8>
 800a662:	4a2a      	ldr	r2, [pc, #168]	; (800a70c <__sflush_r+0x108>)
 800a664:	40ca      	lsrs	r2, r1
 800a666:	07d6      	lsls	r6, r2, #31
 800a668:	d528      	bpl.n	800a6bc <__sflush_r+0xb8>
 800a66a:	2200      	movs	r2, #0
 800a66c:	6062      	str	r2, [r4, #4]
 800a66e:	6922      	ldr	r2, [r4, #16]
 800a670:	04d9      	lsls	r1, r3, #19
 800a672:	6022      	str	r2, [r4, #0]
 800a674:	d504      	bpl.n	800a680 <__sflush_r+0x7c>
 800a676:	1c42      	adds	r2, r0, #1
 800a678:	d101      	bne.n	800a67e <__sflush_r+0x7a>
 800a67a:	682b      	ldr	r3, [r5, #0]
 800a67c:	b903      	cbnz	r3, 800a680 <__sflush_r+0x7c>
 800a67e:	6560      	str	r0, [r4, #84]	; 0x54
 800a680:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a682:	602f      	str	r7, [r5, #0]
 800a684:	2900      	cmp	r1, #0
 800a686:	d0ca      	beq.n	800a61e <__sflush_r+0x1a>
 800a688:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a68c:	4299      	cmp	r1, r3
 800a68e:	d002      	beq.n	800a696 <__sflush_r+0x92>
 800a690:	4628      	mov	r0, r5
 800a692:	f7ff fc1d 	bl	8009ed0 <_free_r>
 800a696:	2000      	movs	r0, #0
 800a698:	6360      	str	r0, [r4, #52]	; 0x34
 800a69a:	e7c1      	b.n	800a620 <__sflush_r+0x1c>
 800a69c:	6a21      	ldr	r1, [r4, #32]
 800a69e:	2301      	movs	r3, #1
 800a6a0:	4628      	mov	r0, r5
 800a6a2:	47b0      	blx	r6
 800a6a4:	1c41      	adds	r1, r0, #1
 800a6a6:	d1c7      	bne.n	800a638 <__sflush_r+0x34>
 800a6a8:	682b      	ldr	r3, [r5, #0]
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d0c4      	beq.n	800a638 <__sflush_r+0x34>
 800a6ae:	2b1d      	cmp	r3, #29
 800a6b0:	d001      	beq.n	800a6b6 <__sflush_r+0xb2>
 800a6b2:	2b16      	cmp	r3, #22
 800a6b4:	d101      	bne.n	800a6ba <__sflush_r+0xb6>
 800a6b6:	602f      	str	r7, [r5, #0]
 800a6b8:	e7b1      	b.n	800a61e <__sflush_r+0x1a>
 800a6ba:	89a3      	ldrh	r3, [r4, #12]
 800a6bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6c0:	81a3      	strh	r3, [r4, #12]
 800a6c2:	e7ad      	b.n	800a620 <__sflush_r+0x1c>
 800a6c4:	690f      	ldr	r7, [r1, #16]
 800a6c6:	2f00      	cmp	r7, #0
 800a6c8:	d0a9      	beq.n	800a61e <__sflush_r+0x1a>
 800a6ca:	0793      	lsls	r3, r2, #30
 800a6cc:	bf18      	it	ne
 800a6ce:	2300      	movne	r3, #0
 800a6d0:	680e      	ldr	r6, [r1, #0]
 800a6d2:	bf08      	it	eq
 800a6d4:	694b      	ldreq	r3, [r1, #20]
 800a6d6:	eba6 0807 	sub.w	r8, r6, r7
 800a6da:	600f      	str	r7, [r1, #0]
 800a6dc:	608b      	str	r3, [r1, #8]
 800a6de:	f1b8 0f00 	cmp.w	r8, #0
 800a6e2:	dd9c      	ble.n	800a61e <__sflush_r+0x1a>
 800a6e4:	4643      	mov	r3, r8
 800a6e6:	463a      	mov	r2, r7
 800a6e8:	4628      	mov	r0, r5
 800a6ea:	6a21      	ldr	r1, [r4, #32]
 800a6ec:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a6ee:	47b0      	blx	r6
 800a6f0:	2800      	cmp	r0, #0
 800a6f2:	dc06      	bgt.n	800a702 <__sflush_r+0xfe>
 800a6f4:	89a3      	ldrh	r3, [r4, #12]
 800a6f6:	f04f 30ff 	mov.w	r0, #4294967295
 800a6fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6fe:	81a3      	strh	r3, [r4, #12]
 800a700:	e78e      	b.n	800a620 <__sflush_r+0x1c>
 800a702:	4407      	add	r7, r0
 800a704:	eba8 0800 	sub.w	r8, r8, r0
 800a708:	e7e9      	b.n	800a6de <__sflush_r+0xda>
 800a70a:	bf00      	nop
 800a70c:	20400001 	.word	0x20400001

0800a710 <_fflush_r>:
 800a710:	b538      	push	{r3, r4, r5, lr}
 800a712:	690b      	ldr	r3, [r1, #16]
 800a714:	4605      	mov	r5, r0
 800a716:	460c      	mov	r4, r1
 800a718:	b913      	cbnz	r3, 800a720 <_fflush_r+0x10>
 800a71a:	2500      	movs	r5, #0
 800a71c:	4628      	mov	r0, r5
 800a71e:	bd38      	pop	{r3, r4, r5, pc}
 800a720:	b118      	cbz	r0, 800a72a <_fflush_r+0x1a>
 800a722:	6983      	ldr	r3, [r0, #24]
 800a724:	b90b      	cbnz	r3, 800a72a <_fflush_r+0x1a>
 800a726:	f7fe ff79 	bl	800961c <__sinit>
 800a72a:	4b14      	ldr	r3, [pc, #80]	; (800a77c <_fflush_r+0x6c>)
 800a72c:	429c      	cmp	r4, r3
 800a72e:	d11b      	bne.n	800a768 <_fflush_r+0x58>
 800a730:	686c      	ldr	r4, [r5, #4]
 800a732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a736:	2b00      	cmp	r3, #0
 800a738:	d0ef      	beq.n	800a71a <_fflush_r+0xa>
 800a73a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a73c:	07d0      	lsls	r0, r2, #31
 800a73e:	d404      	bmi.n	800a74a <_fflush_r+0x3a>
 800a740:	0599      	lsls	r1, r3, #22
 800a742:	d402      	bmi.n	800a74a <_fflush_r+0x3a>
 800a744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a746:	f7ff f80c 	bl	8009762 <__retarget_lock_acquire_recursive>
 800a74a:	4628      	mov	r0, r5
 800a74c:	4621      	mov	r1, r4
 800a74e:	f7ff ff59 	bl	800a604 <__sflush_r>
 800a752:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a754:	4605      	mov	r5, r0
 800a756:	07da      	lsls	r2, r3, #31
 800a758:	d4e0      	bmi.n	800a71c <_fflush_r+0xc>
 800a75a:	89a3      	ldrh	r3, [r4, #12]
 800a75c:	059b      	lsls	r3, r3, #22
 800a75e:	d4dd      	bmi.n	800a71c <_fflush_r+0xc>
 800a760:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a762:	f7fe ffff 	bl	8009764 <__retarget_lock_release_recursive>
 800a766:	e7d9      	b.n	800a71c <_fflush_r+0xc>
 800a768:	4b05      	ldr	r3, [pc, #20]	; (800a780 <_fflush_r+0x70>)
 800a76a:	429c      	cmp	r4, r3
 800a76c:	d101      	bne.n	800a772 <_fflush_r+0x62>
 800a76e:	68ac      	ldr	r4, [r5, #8]
 800a770:	e7df      	b.n	800a732 <_fflush_r+0x22>
 800a772:	4b04      	ldr	r3, [pc, #16]	; (800a784 <_fflush_r+0x74>)
 800a774:	429c      	cmp	r4, r3
 800a776:	bf08      	it	eq
 800a778:	68ec      	ldreq	r4, [r5, #12]
 800a77a:	e7da      	b.n	800a732 <_fflush_r+0x22>
 800a77c:	0800b388 	.word	0x0800b388
 800a780:	0800b3a8 	.word	0x0800b3a8
 800a784:	0800b368 	.word	0x0800b368

0800a788 <fiprintf>:
 800a788:	b40e      	push	{r1, r2, r3}
 800a78a:	b503      	push	{r0, r1, lr}
 800a78c:	4601      	mov	r1, r0
 800a78e:	ab03      	add	r3, sp, #12
 800a790:	4805      	ldr	r0, [pc, #20]	; (800a7a8 <fiprintf+0x20>)
 800a792:	f853 2b04 	ldr.w	r2, [r3], #4
 800a796:	6800      	ldr	r0, [r0, #0]
 800a798:	9301      	str	r3, [sp, #4]
 800a79a:	f7ff fc67 	bl	800a06c <_vfiprintf_r>
 800a79e:	b002      	add	sp, #8
 800a7a0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a7a4:	b003      	add	sp, #12
 800a7a6:	4770      	bx	lr
 800a7a8:	200000ac 	.word	0x200000ac

0800a7ac <_lseek_r>:
 800a7ac:	b538      	push	{r3, r4, r5, lr}
 800a7ae:	4604      	mov	r4, r0
 800a7b0:	4608      	mov	r0, r1
 800a7b2:	4611      	mov	r1, r2
 800a7b4:	2200      	movs	r2, #0
 800a7b6:	4d05      	ldr	r5, [pc, #20]	; (800a7cc <_lseek_r+0x20>)
 800a7b8:	602a      	str	r2, [r5, #0]
 800a7ba:	461a      	mov	r2, r3
 800a7bc:	f7f7 fbe6 	bl	8001f8c <_lseek>
 800a7c0:	1c43      	adds	r3, r0, #1
 800a7c2:	d102      	bne.n	800a7ca <_lseek_r+0x1e>
 800a7c4:	682b      	ldr	r3, [r5, #0]
 800a7c6:	b103      	cbz	r3, 800a7ca <_lseek_r+0x1e>
 800a7c8:	6023      	str	r3, [r4, #0]
 800a7ca:	bd38      	pop	{r3, r4, r5, pc}
 800a7cc:	20000414 	.word	0x20000414

0800a7d0 <__swhatbuf_r>:
 800a7d0:	b570      	push	{r4, r5, r6, lr}
 800a7d2:	460e      	mov	r6, r1
 800a7d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7d8:	4614      	mov	r4, r2
 800a7da:	2900      	cmp	r1, #0
 800a7dc:	461d      	mov	r5, r3
 800a7de:	b096      	sub	sp, #88	; 0x58
 800a7e0:	da07      	bge.n	800a7f2 <__swhatbuf_r+0x22>
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	602b      	str	r3, [r5, #0]
 800a7e6:	89b3      	ldrh	r3, [r6, #12]
 800a7e8:	061a      	lsls	r2, r3, #24
 800a7ea:	d410      	bmi.n	800a80e <__swhatbuf_r+0x3e>
 800a7ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7f0:	e00e      	b.n	800a810 <__swhatbuf_r+0x40>
 800a7f2:	466a      	mov	r2, sp
 800a7f4:	f000 f894 	bl	800a920 <_fstat_r>
 800a7f8:	2800      	cmp	r0, #0
 800a7fa:	dbf2      	blt.n	800a7e2 <__swhatbuf_r+0x12>
 800a7fc:	9a01      	ldr	r2, [sp, #4]
 800a7fe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a802:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a806:	425a      	negs	r2, r3
 800a808:	415a      	adcs	r2, r3
 800a80a:	602a      	str	r2, [r5, #0]
 800a80c:	e7ee      	b.n	800a7ec <__swhatbuf_r+0x1c>
 800a80e:	2340      	movs	r3, #64	; 0x40
 800a810:	2000      	movs	r0, #0
 800a812:	6023      	str	r3, [r4, #0]
 800a814:	b016      	add	sp, #88	; 0x58
 800a816:	bd70      	pop	{r4, r5, r6, pc}

0800a818 <__smakebuf_r>:
 800a818:	898b      	ldrh	r3, [r1, #12]
 800a81a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a81c:	079d      	lsls	r5, r3, #30
 800a81e:	4606      	mov	r6, r0
 800a820:	460c      	mov	r4, r1
 800a822:	d507      	bpl.n	800a834 <__smakebuf_r+0x1c>
 800a824:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a828:	6023      	str	r3, [r4, #0]
 800a82a:	6123      	str	r3, [r4, #16]
 800a82c:	2301      	movs	r3, #1
 800a82e:	6163      	str	r3, [r4, #20]
 800a830:	b002      	add	sp, #8
 800a832:	bd70      	pop	{r4, r5, r6, pc}
 800a834:	466a      	mov	r2, sp
 800a836:	ab01      	add	r3, sp, #4
 800a838:	f7ff ffca 	bl	800a7d0 <__swhatbuf_r>
 800a83c:	9900      	ldr	r1, [sp, #0]
 800a83e:	4605      	mov	r5, r0
 800a840:	4630      	mov	r0, r6
 800a842:	f7ff fb91 	bl	8009f68 <_malloc_r>
 800a846:	b948      	cbnz	r0, 800a85c <__smakebuf_r+0x44>
 800a848:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a84c:	059a      	lsls	r2, r3, #22
 800a84e:	d4ef      	bmi.n	800a830 <__smakebuf_r+0x18>
 800a850:	f023 0303 	bic.w	r3, r3, #3
 800a854:	f043 0302 	orr.w	r3, r3, #2
 800a858:	81a3      	strh	r3, [r4, #12]
 800a85a:	e7e3      	b.n	800a824 <__smakebuf_r+0xc>
 800a85c:	4b0d      	ldr	r3, [pc, #52]	; (800a894 <__smakebuf_r+0x7c>)
 800a85e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a860:	89a3      	ldrh	r3, [r4, #12]
 800a862:	6020      	str	r0, [r4, #0]
 800a864:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a868:	81a3      	strh	r3, [r4, #12]
 800a86a:	9b00      	ldr	r3, [sp, #0]
 800a86c:	6120      	str	r0, [r4, #16]
 800a86e:	6163      	str	r3, [r4, #20]
 800a870:	9b01      	ldr	r3, [sp, #4]
 800a872:	b15b      	cbz	r3, 800a88c <__smakebuf_r+0x74>
 800a874:	4630      	mov	r0, r6
 800a876:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a87a:	f000 f863 	bl	800a944 <_isatty_r>
 800a87e:	b128      	cbz	r0, 800a88c <__smakebuf_r+0x74>
 800a880:	89a3      	ldrh	r3, [r4, #12]
 800a882:	f023 0303 	bic.w	r3, r3, #3
 800a886:	f043 0301 	orr.w	r3, r3, #1
 800a88a:	81a3      	strh	r3, [r4, #12]
 800a88c:	89a0      	ldrh	r0, [r4, #12]
 800a88e:	4305      	orrs	r5, r0
 800a890:	81a5      	strh	r5, [r4, #12]
 800a892:	e7cd      	b.n	800a830 <__smakebuf_r+0x18>
 800a894:	080095b5 	.word	0x080095b5

0800a898 <__ascii_mbtowc>:
 800a898:	b082      	sub	sp, #8
 800a89a:	b901      	cbnz	r1, 800a89e <__ascii_mbtowc+0x6>
 800a89c:	a901      	add	r1, sp, #4
 800a89e:	b142      	cbz	r2, 800a8b2 <__ascii_mbtowc+0x1a>
 800a8a0:	b14b      	cbz	r3, 800a8b6 <__ascii_mbtowc+0x1e>
 800a8a2:	7813      	ldrb	r3, [r2, #0]
 800a8a4:	600b      	str	r3, [r1, #0]
 800a8a6:	7812      	ldrb	r2, [r2, #0]
 800a8a8:	1e10      	subs	r0, r2, #0
 800a8aa:	bf18      	it	ne
 800a8ac:	2001      	movne	r0, #1
 800a8ae:	b002      	add	sp, #8
 800a8b0:	4770      	bx	lr
 800a8b2:	4610      	mov	r0, r2
 800a8b4:	e7fb      	b.n	800a8ae <__ascii_mbtowc+0x16>
 800a8b6:	f06f 0001 	mvn.w	r0, #1
 800a8ba:	e7f8      	b.n	800a8ae <__ascii_mbtowc+0x16>

0800a8bc <__malloc_lock>:
 800a8bc:	4801      	ldr	r0, [pc, #4]	; (800a8c4 <__malloc_lock+0x8>)
 800a8be:	f7fe bf50 	b.w	8009762 <__retarget_lock_acquire_recursive>
 800a8c2:	bf00      	nop
 800a8c4:	2000040c 	.word	0x2000040c

0800a8c8 <__malloc_unlock>:
 800a8c8:	4801      	ldr	r0, [pc, #4]	; (800a8d0 <__malloc_unlock+0x8>)
 800a8ca:	f7fe bf4b 	b.w	8009764 <__retarget_lock_release_recursive>
 800a8ce:	bf00      	nop
 800a8d0:	2000040c 	.word	0x2000040c

0800a8d4 <_read_r>:
 800a8d4:	b538      	push	{r3, r4, r5, lr}
 800a8d6:	4604      	mov	r4, r0
 800a8d8:	4608      	mov	r0, r1
 800a8da:	4611      	mov	r1, r2
 800a8dc:	2200      	movs	r2, #0
 800a8de:	4d05      	ldr	r5, [pc, #20]	; (800a8f4 <_read_r+0x20>)
 800a8e0:	602a      	str	r2, [r5, #0]
 800a8e2:	461a      	mov	r2, r3
 800a8e4:	f7f7 fb11 	bl	8001f0a <_read>
 800a8e8:	1c43      	adds	r3, r0, #1
 800a8ea:	d102      	bne.n	800a8f2 <_read_r+0x1e>
 800a8ec:	682b      	ldr	r3, [r5, #0]
 800a8ee:	b103      	cbz	r3, 800a8f2 <_read_r+0x1e>
 800a8f0:	6023      	str	r3, [r4, #0]
 800a8f2:	bd38      	pop	{r3, r4, r5, pc}
 800a8f4:	20000414 	.word	0x20000414

0800a8f8 <__ascii_wctomb>:
 800a8f8:	4603      	mov	r3, r0
 800a8fa:	4608      	mov	r0, r1
 800a8fc:	b141      	cbz	r1, 800a910 <__ascii_wctomb+0x18>
 800a8fe:	2aff      	cmp	r2, #255	; 0xff
 800a900:	d904      	bls.n	800a90c <__ascii_wctomb+0x14>
 800a902:	228a      	movs	r2, #138	; 0x8a
 800a904:	f04f 30ff 	mov.w	r0, #4294967295
 800a908:	601a      	str	r2, [r3, #0]
 800a90a:	4770      	bx	lr
 800a90c:	2001      	movs	r0, #1
 800a90e:	700a      	strb	r2, [r1, #0]
 800a910:	4770      	bx	lr

0800a912 <abort>:
 800a912:	2006      	movs	r0, #6
 800a914:	b508      	push	{r3, lr}
 800a916:	f000 f84d 	bl	800a9b4 <raise>
 800a91a:	2001      	movs	r0, #1
 800a91c:	f7f7 faeb 	bl	8001ef6 <_exit>

0800a920 <_fstat_r>:
 800a920:	b538      	push	{r3, r4, r5, lr}
 800a922:	2300      	movs	r3, #0
 800a924:	4d06      	ldr	r5, [pc, #24]	; (800a940 <_fstat_r+0x20>)
 800a926:	4604      	mov	r4, r0
 800a928:	4608      	mov	r0, r1
 800a92a:	4611      	mov	r1, r2
 800a92c:	602b      	str	r3, [r5, #0]
 800a92e:	f7f7 fb14 	bl	8001f5a <_fstat>
 800a932:	1c43      	adds	r3, r0, #1
 800a934:	d102      	bne.n	800a93c <_fstat_r+0x1c>
 800a936:	682b      	ldr	r3, [r5, #0]
 800a938:	b103      	cbz	r3, 800a93c <_fstat_r+0x1c>
 800a93a:	6023      	str	r3, [r4, #0]
 800a93c:	bd38      	pop	{r3, r4, r5, pc}
 800a93e:	bf00      	nop
 800a940:	20000414 	.word	0x20000414

0800a944 <_isatty_r>:
 800a944:	b538      	push	{r3, r4, r5, lr}
 800a946:	2300      	movs	r3, #0
 800a948:	4d05      	ldr	r5, [pc, #20]	; (800a960 <_isatty_r+0x1c>)
 800a94a:	4604      	mov	r4, r0
 800a94c:	4608      	mov	r0, r1
 800a94e:	602b      	str	r3, [r5, #0]
 800a950:	f7f7 fb12 	bl	8001f78 <_isatty>
 800a954:	1c43      	adds	r3, r0, #1
 800a956:	d102      	bne.n	800a95e <_isatty_r+0x1a>
 800a958:	682b      	ldr	r3, [r5, #0]
 800a95a:	b103      	cbz	r3, 800a95e <_isatty_r+0x1a>
 800a95c:	6023      	str	r3, [r4, #0]
 800a95e:	bd38      	pop	{r3, r4, r5, pc}
 800a960:	20000414 	.word	0x20000414

0800a964 <_raise_r>:
 800a964:	291f      	cmp	r1, #31
 800a966:	b538      	push	{r3, r4, r5, lr}
 800a968:	4604      	mov	r4, r0
 800a96a:	460d      	mov	r5, r1
 800a96c:	d904      	bls.n	800a978 <_raise_r+0x14>
 800a96e:	2316      	movs	r3, #22
 800a970:	6003      	str	r3, [r0, #0]
 800a972:	f04f 30ff 	mov.w	r0, #4294967295
 800a976:	bd38      	pop	{r3, r4, r5, pc}
 800a978:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a97a:	b112      	cbz	r2, 800a982 <_raise_r+0x1e>
 800a97c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a980:	b94b      	cbnz	r3, 800a996 <_raise_r+0x32>
 800a982:	4620      	mov	r0, r4
 800a984:	f000 f830 	bl	800a9e8 <_getpid_r>
 800a988:	462a      	mov	r2, r5
 800a98a:	4601      	mov	r1, r0
 800a98c:	4620      	mov	r0, r4
 800a98e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a992:	f000 b817 	b.w	800a9c4 <_kill_r>
 800a996:	2b01      	cmp	r3, #1
 800a998:	d00a      	beq.n	800a9b0 <_raise_r+0x4c>
 800a99a:	1c59      	adds	r1, r3, #1
 800a99c:	d103      	bne.n	800a9a6 <_raise_r+0x42>
 800a99e:	2316      	movs	r3, #22
 800a9a0:	6003      	str	r3, [r0, #0]
 800a9a2:	2001      	movs	r0, #1
 800a9a4:	e7e7      	b.n	800a976 <_raise_r+0x12>
 800a9a6:	2400      	movs	r4, #0
 800a9a8:	4628      	mov	r0, r5
 800a9aa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a9ae:	4798      	blx	r3
 800a9b0:	2000      	movs	r0, #0
 800a9b2:	e7e0      	b.n	800a976 <_raise_r+0x12>

0800a9b4 <raise>:
 800a9b4:	4b02      	ldr	r3, [pc, #8]	; (800a9c0 <raise+0xc>)
 800a9b6:	4601      	mov	r1, r0
 800a9b8:	6818      	ldr	r0, [r3, #0]
 800a9ba:	f7ff bfd3 	b.w	800a964 <_raise_r>
 800a9be:	bf00      	nop
 800a9c0:	200000ac 	.word	0x200000ac

0800a9c4 <_kill_r>:
 800a9c4:	b538      	push	{r3, r4, r5, lr}
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	4d06      	ldr	r5, [pc, #24]	; (800a9e4 <_kill_r+0x20>)
 800a9ca:	4604      	mov	r4, r0
 800a9cc:	4608      	mov	r0, r1
 800a9ce:	4611      	mov	r1, r2
 800a9d0:	602b      	str	r3, [r5, #0]
 800a9d2:	f7f7 fa80 	bl	8001ed6 <_kill>
 800a9d6:	1c43      	adds	r3, r0, #1
 800a9d8:	d102      	bne.n	800a9e0 <_kill_r+0x1c>
 800a9da:	682b      	ldr	r3, [r5, #0]
 800a9dc:	b103      	cbz	r3, 800a9e0 <_kill_r+0x1c>
 800a9de:	6023      	str	r3, [r4, #0]
 800a9e0:	bd38      	pop	{r3, r4, r5, pc}
 800a9e2:	bf00      	nop
 800a9e4:	20000414 	.word	0x20000414

0800a9e8 <_getpid_r>:
 800a9e8:	f7f7 ba6e 	b.w	8001ec8 <_getpid>
 800a9ec:	0000      	movs	r0, r0
	...

0800a9f0 <atan>:
 800a9f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9f4:	4bb6      	ldr	r3, [pc, #728]	; (800acd0 <atan+0x2e0>)
 800a9f6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a9fa:	429e      	cmp	r6, r3
 800a9fc:	4604      	mov	r4, r0
 800a9fe:	460d      	mov	r5, r1
 800aa00:	468b      	mov	fp, r1
 800aa02:	dd17      	ble.n	800aa34 <atan+0x44>
 800aa04:	4bb3      	ldr	r3, [pc, #716]	; (800acd4 <atan+0x2e4>)
 800aa06:	429e      	cmp	r6, r3
 800aa08:	dc01      	bgt.n	800aa0e <atan+0x1e>
 800aa0a:	d109      	bne.n	800aa20 <atan+0x30>
 800aa0c:	b140      	cbz	r0, 800aa20 <atan+0x30>
 800aa0e:	4622      	mov	r2, r4
 800aa10:	462b      	mov	r3, r5
 800aa12:	4620      	mov	r0, r4
 800aa14:	4629      	mov	r1, r5
 800aa16:	f7f5 fba9 	bl	800016c <__adddf3>
 800aa1a:	4604      	mov	r4, r0
 800aa1c:	460d      	mov	r5, r1
 800aa1e:	e005      	b.n	800aa2c <atan+0x3c>
 800aa20:	f1bb 0f00 	cmp.w	fp, #0
 800aa24:	4cac      	ldr	r4, [pc, #688]	; (800acd8 <atan+0x2e8>)
 800aa26:	f300 8121 	bgt.w	800ac6c <atan+0x27c>
 800aa2a:	4dac      	ldr	r5, [pc, #688]	; (800acdc <atan+0x2ec>)
 800aa2c:	4620      	mov	r0, r4
 800aa2e:	4629      	mov	r1, r5
 800aa30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa34:	4baa      	ldr	r3, [pc, #680]	; (800ace0 <atan+0x2f0>)
 800aa36:	429e      	cmp	r6, r3
 800aa38:	dc11      	bgt.n	800aa5e <atan+0x6e>
 800aa3a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800aa3e:	429e      	cmp	r6, r3
 800aa40:	dc0a      	bgt.n	800aa58 <atan+0x68>
 800aa42:	a38b      	add	r3, pc, #556	; (adr r3, 800ac70 <atan+0x280>)
 800aa44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa48:	f7f5 fb90 	bl	800016c <__adddf3>
 800aa4c:	2200      	movs	r2, #0
 800aa4e:	4ba5      	ldr	r3, [pc, #660]	; (800ace4 <atan+0x2f4>)
 800aa50:	f7f5 ffd2 	bl	80009f8 <__aeabi_dcmpgt>
 800aa54:	2800      	cmp	r0, #0
 800aa56:	d1e9      	bne.n	800aa2c <atan+0x3c>
 800aa58:	f04f 3aff 	mov.w	sl, #4294967295
 800aa5c:	e027      	b.n	800aaae <atan+0xbe>
 800aa5e:	f000 f951 	bl	800ad04 <fabs>
 800aa62:	4ba1      	ldr	r3, [pc, #644]	; (800ace8 <atan+0x2f8>)
 800aa64:	4604      	mov	r4, r0
 800aa66:	429e      	cmp	r6, r3
 800aa68:	460d      	mov	r5, r1
 800aa6a:	f300 80b8 	bgt.w	800abde <atan+0x1ee>
 800aa6e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800aa72:	429e      	cmp	r6, r3
 800aa74:	f300 809c 	bgt.w	800abb0 <atan+0x1c0>
 800aa78:	4602      	mov	r2, r0
 800aa7a:	460b      	mov	r3, r1
 800aa7c:	f7f5 fb76 	bl	800016c <__adddf3>
 800aa80:	2200      	movs	r2, #0
 800aa82:	4b98      	ldr	r3, [pc, #608]	; (800ace4 <atan+0x2f4>)
 800aa84:	f7f5 fb70 	bl	8000168 <__aeabi_dsub>
 800aa88:	2200      	movs	r2, #0
 800aa8a:	4606      	mov	r6, r0
 800aa8c:	460f      	mov	r7, r1
 800aa8e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800aa92:	4620      	mov	r0, r4
 800aa94:	4629      	mov	r1, r5
 800aa96:	f7f5 fb69 	bl	800016c <__adddf3>
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	460b      	mov	r3, r1
 800aa9e:	4630      	mov	r0, r6
 800aaa0:	4639      	mov	r1, r7
 800aaa2:	f7f5 fe43 	bl	800072c <__aeabi_ddiv>
 800aaa6:	f04f 0a00 	mov.w	sl, #0
 800aaaa:	4604      	mov	r4, r0
 800aaac:	460d      	mov	r5, r1
 800aaae:	4622      	mov	r2, r4
 800aab0:	462b      	mov	r3, r5
 800aab2:	4620      	mov	r0, r4
 800aab4:	4629      	mov	r1, r5
 800aab6:	f7f5 fd0f 	bl	80004d8 <__aeabi_dmul>
 800aaba:	4602      	mov	r2, r0
 800aabc:	460b      	mov	r3, r1
 800aabe:	4680      	mov	r8, r0
 800aac0:	4689      	mov	r9, r1
 800aac2:	f7f5 fd09 	bl	80004d8 <__aeabi_dmul>
 800aac6:	a36c      	add	r3, pc, #432	; (adr r3, 800ac78 <atan+0x288>)
 800aac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aacc:	4606      	mov	r6, r0
 800aace:	460f      	mov	r7, r1
 800aad0:	f7f5 fd02 	bl	80004d8 <__aeabi_dmul>
 800aad4:	a36a      	add	r3, pc, #424	; (adr r3, 800ac80 <atan+0x290>)
 800aad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aada:	f7f5 fb47 	bl	800016c <__adddf3>
 800aade:	4632      	mov	r2, r6
 800aae0:	463b      	mov	r3, r7
 800aae2:	f7f5 fcf9 	bl	80004d8 <__aeabi_dmul>
 800aae6:	a368      	add	r3, pc, #416	; (adr r3, 800ac88 <atan+0x298>)
 800aae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaec:	f7f5 fb3e 	bl	800016c <__adddf3>
 800aaf0:	4632      	mov	r2, r6
 800aaf2:	463b      	mov	r3, r7
 800aaf4:	f7f5 fcf0 	bl	80004d8 <__aeabi_dmul>
 800aaf8:	a365      	add	r3, pc, #404	; (adr r3, 800ac90 <atan+0x2a0>)
 800aafa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aafe:	f7f5 fb35 	bl	800016c <__adddf3>
 800ab02:	4632      	mov	r2, r6
 800ab04:	463b      	mov	r3, r7
 800ab06:	f7f5 fce7 	bl	80004d8 <__aeabi_dmul>
 800ab0a:	a363      	add	r3, pc, #396	; (adr r3, 800ac98 <atan+0x2a8>)
 800ab0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab10:	f7f5 fb2c 	bl	800016c <__adddf3>
 800ab14:	4632      	mov	r2, r6
 800ab16:	463b      	mov	r3, r7
 800ab18:	f7f5 fcde 	bl	80004d8 <__aeabi_dmul>
 800ab1c:	a360      	add	r3, pc, #384	; (adr r3, 800aca0 <atan+0x2b0>)
 800ab1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab22:	f7f5 fb23 	bl	800016c <__adddf3>
 800ab26:	4642      	mov	r2, r8
 800ab28:	464b      	mov	r3, r9
 800ab2a:	f7f5 fcd5 	bl	80004d8 <__aeabi_dmul>
 800ab2e:	a35e      	add	r3, pc, #376	; (adr r3, 800aca8 <atan+0x2b8>)
 800ab30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab34:	4680      	mov	r8, r0
 800ab36:	4689      	mov	r9, r1
 800ab38:	4630      	mov	r0, r6
 800ab3a:	4639      	mov	r1, r7
 800ab3c:	f7f5 fccc 	bl	80004d8 <__aeabi_dmul>
 800ab40:	a35b      	add	r3, pc, #364	; (adr r3, 800acb0 <atan+0x2c0>)
 800ab42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab46:	f7f5 fb0f 	bl	8000168 <__aeabi_dsub>
 800ab4a:	4632      	mov	r2, r6
 800ab4c:	463b      	mov	r3, r7
 800ab4e:	f7f5 fcc3 	bl	80004d8 <__aeabi_dmul>
 800ab52:	a359      	add	r3, pc, #356	; (adr r3, 800acb8 <atan+0x2c8>)
 800ab54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab58:	f7f5 fb06 	bl	8000168 <__aeabi_dsub>
 800ab5c:	4632      	mov	r2, r6
 800ab5e:	463b      	mov	r3, r7
 800ab60:	f7f5 fcba 	bl	80004d8 <__aeabi_dmul>
 800ab64:	a356      	add	r3, pc, #344	; (adr r3, 800acc0 <atan+0x2d0>)
 800ab66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab6a:	f7f5 fafd 	bl	8000168 <__aeabi_dsub>
 800ab6e:	4632      	mov	r2, r6
 800ab70:	463b      	mov	r3, r7
 800ab72:	f7f5 fcb1 	bl	80004d8 <__aeabi_dmul>
 800ab76:	a354      	add	r3, pc, #336	; (adr r3, 800acc8 <atan+0x2d8>)
 800ab78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab7c:	f7f5 faf4 	bl	8000168 <__aeabi_dsub>
 800ab80:	4632      	mov	r2, r6
 800ab82:	463b      	mov	r3, r7
 800ab84:	f7f5 fca8 	bl	80004d8 <__aeabi_dmul>
 800ab88:	4602      	mov	r2, r0
 800ab8a:	460b      	mov	r3, r1
 800ab8c:	4640      	mov	r0, r8
 800ab8e:	4649      	mov	r1, r9
 800ab90:	f7f5 faec 	bl	800016c <__adddf3>
 800ab94:	4622      	mov	r2, r4
 800ab96:	462b      	mov	r3, r5
 800ab98:	f7f5 fc9e 	bl	80004d8 <__aeabi_dmul>
 800ab9c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800aba0:	4602      	mov	r2, r0
 800aba2:	460b      	mov	r3, r1
 800aba4:	d144      	bne.n	800ac30 <atan+0x240>
 800aba6:	4620      	mov	r0, r4
 800aba8:	4629      	mov	r1, r5
 800abaa:	f7f5 fadd 	bl	8000168 <__aeabi_dsub>
 800abae:	e734      	b.n	800aa1a <atan+0x2a>
 800abb0:	2200      	movs	r2, #0
 800abb2:	4b4c      	ldr	r3, [pc, #304]	; (800ace4 <atan+0x2f4>)
 800abb4:	f7f5 fad8 	bl	8000168 <__aeabi_dsub>
 800abb8:	2200      	movs	r2, #0
 800abba:	4606      	mov	r6, r0
 800abbc:	460f      	mov	r7, r1
 800abbe:	4620      	mov	r0, r4
 800abc0:	4629      	mov	r1, r5
 800abc2:	4b48      	ldr	r3, [pc, #288]	; (800ace4 <atan+0x2f4>)
 800abc4:	f7f5 fad2 	bl	800016c <__adddf3>
 800abc8:	4602      	mov	r2, r0
 800abca:	460b      	mov	r3, r1
 800abcc:	4630      	mov	r0, r6
 800abce:	4639      	mov	r1, r7
 800abd0:	f7f5 fdac 	bl	800072c <__aeabi_ddiv>
 800abd4:	f04f 0a01 	mov.w	sl, #1
 800abd8:	4604      	mov	r4, r0
 800abda:	460d      	mov	r5, r1
 800abdc:	e767      	b.n	800aaae <atan+0xbe>
 800abde:	4b43      	ldr	r3, [pc, #268]	; (800acec <atan+0x2fc>)
 800abe0:	429e      	cmp	r6, r3
 800abe2:	da1a      	bge.n	800ac1a <atan+0x22a>
 800abe4:	2200      	movs	r2, #0
 800abe6:	4b42      	ldr	r3, [pc, #264]	; (800acf0 <atan+0x300>)
 800abe8:	f7f5 fabe 	bl	8000168 <__aeabi_dsub>
 800abec:	2200      	movs	r2, #0
 800abee:	4606      	mov	r6, r0
 800abf0:	460f      	mov	r7, r1
 800abf2:	4620      	mov	r0, r4
 800abf4:	4629      	mov	r1, r5
 800abf6:	4b3e      	ldr	r3, [pc, #248]	; (800acf0 <atan+0x300>)
 800abf8:	f7f5 fc6e 	bl	80004d8 <__aeabi_dmul>
 800abfc:	2200      	movs	r2, #0
 800abfe:	4b39      	ldr	r3, [pc, #228]	; (800ace4 <atan+0x2f4>)
 800ac00:	f7f5 fab4 	bl	800016c <__adddf3>
 800ac04:	4602      	mov	r2, r0
 800ac06:	460b      	mov	r3, r1
 800ac08:	4630      	mov	r0, r6
 800ac0a:	4639      	mov	r1, r7
 800ac0c:	f7f5 fd8e 	bl	800072c <__aeabi_ddiv>
 800ac10:	f04f 0a02 	mov.w	sl, #2
 800ac14:	4604      	mov	r4, r0
 800ac16:	460d      	mov	r5, r1
 800ac18:	e749      	b.n	800aaae <atan+0xbe>
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	460b      	mov	r3, r1
 800ac1e:	2000      	movs	r0, #0
 800ac20:	4934      	ldr	r1, [pc, #208]	; (800acf4 <atan+0x304>)
 800ac22:	f7f5 fd83 	bl	800072c <__aeabi_ddiv>
 800ac26:	f04f 0a03 	mov.w	sl, #3
 800ac2a:	4604      	mov	r4, r0
 800ac2c:	460d      	mov	r5, r1
 800ac2e:	e73e      	b.n	800aaae <atan+0xbe>
 800ac30:	4b31      	ldr	r3, [pc, #196]	; (800acf8 <atan+0x308>)
 800ac32:	4e32      	ldr	r6, [pc, #200]	; (800acfc <atan+0x30c>)
 800ac34:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ac38:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800ac3c:	e9da 2300 	ldrd	r2, r3, [sl]
 800ac40:	f7f5 fa92 	bl	8000168 <__aeabi_dsub>
 800ac44:	4622      	mov	r2, r4
 800ac46:	462b      	mov	r3, r5
 800ac48:	f7f5 fa8e 	bl	8000168 <__aeabi_dsub>
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	460b      	mov	r3, r1
 800ac50:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ac54:	f7f5 fa88 	bl	8000168 <__aeabi_dsub>
 800ac58:	f1bb 0f00 	cmp.w	fp, #0
 800ac5c:	4604      	mov	r4, r0
 800ac5e:	460d      	mov	r5, r1
 800ac60:	f6bf aee4 	bge.w	800aa2c <atan+0x3c>
 800ac64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ac68:	461d      	mov	r5, r3
 800ac6a:	e6df      	b.n	800aa2c <atan+0x3c>
 800ac6c:	4d24      	ldr	r5, [pc, #144]	; (800ad00 <atan+0x310>)
 800ac6e:	e6dd      	b.n	800aa2c <atan+0x3c>
 800ac70:	8800759c 	.word	0x8800759c
 800ac74:	7e37e43c 	.word	0x7e37e43c
 800ac78:	e322da11 	.word	0xe322da11
 800ac7c:	3f90ad3a 	.word	0x3f90ad3a
 800ac80:	24760deb 	.word	0x24760deb
 800ac84:	3fa97b4b 	.word	0x3fa97b4b
 800ac88:	a0d03d51 	.word	0xa0d03d51
 800ac8c:	3fb10d66 	.word	0x3fb10d66
 800ac90:	c54c206e 	.word	0xc54c206e
 800ac94:	3fb745cd 	.word	0x3fb745cd
 800ac98:	920083ff 	.word	0x920083ff
 800ac9c:	3fc24924 	.word	0x3fc24924
 800aca0:	5555550d 	.word	0x5555550d
 800aca4:	3fd55555 	.word	0x3fd55555
 800aca8:	2c6a6c2f 	.word	0x2c6a6c2f
 800acac:	bfa2b444 	.word	0xbfa2b444
 800acb0:	52defd9a 	.word	0x52defd9a
 800acb4:	3fadde2d 	.word	0x3fadde2d
 800acb8:	af749a6d 	.word	0xaf749a6d
 800acbc:	3fb3b0f2 	.word	0x3fb3b0f2
 800acc0:	fe231671 	.word	0xfe231671
 800acc4:	3fbc71c6 	.word	0x3fbc71c6
 800acc8:	9998ebc4 	.word	0x9998ebc4
 800accc:	3fc99999 	.word	0x3fc99999
 800acd0:	440fffff 	.word	0x440fffff
 800acd4:	7ff00000 	.word	0x7ff00000
 800acd8:	54442d18 	.word	0x54442d18
 800acdc:	bff921fb 	.word	0xbff921fb
 800ace0:	3fdbffff 	.word	0x3fdbffff
 800ace4:	3ff00000 	.word	0x3ff00000
 800ace8:	3ff2ffff 	.word	0x3ff2ffff
 800acec:	40038000 	.word	0x40038000
 800acf0:	3ff80000 	.word	0x3ff80000
 800acf4:	bff00000 	.word	0xbff00000
 800acf8:	0800b6a0 	.word	0x0800b6a0
 800acfc:	0800b680 	.word	0x0800b680
 800ad00:	3ff921fb 	.word	0x3ff921fb

0800ad04 <fabs>:
 800ad04:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ad08:	4770      	bx	lr

0800ad0a <atan2>:
 800ad0a:	f000 b82d 	b.w	800ad68 <__ieee754_atan2>
	...

0800ad10 <sqrt>:
 800ad10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad12:	4606      	mov	r6, r0
 800ad14:	460f      	mov	r7, r1
 800ad16:	f000 f8f9 	bl	800af0c <__ieee754_sqrt>
 800ad1a:	4b12      	ldr	r3, [pc, #72]	; (800ad64 <sqrt+0x54>)
 800ad1c:	4604      	mov	r4, r0
 800ad1e:	f993 3000 	ldrsb.w	r3, [r3]
 800ad22:	460d      	mov	r5, r1
 800ad24:	3301      	adds	r3, #1
 800ad26:	d019      	beq.n	800ad5c <sqrt+0x4c>
 800ad28:	4632      	mov	r2, r6
 800ad2a:	463b      	mov	r3, r7
 800ad2c:	4630      	mov	r0, r6
 800ad2e:	4639      	mov	r1, r7
 800ad30:	f7f5 fe6c 	bl	8000a0c <__aeabi_dcmpun>
 800ad34:	b990      	cbnz	r0, 800ad5c <sqrt+0x4c>
 800ad36:	2200      	movs	r2, #0
 800ad38:	2300      	movs	r3, #0
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	4639      	mov	r1, r7
 800ad3e:	f7f5 fe3d 	bl	80009bc <__aeabi_dcmplt>
 800ad42:	b158      	cbz	r0, 800ad5c <sqrt+0x4c>
 800ad44:	f7fd f8d8 	bl	8007ef8 <__errno>
 800ad48:	2321      	movs	r3, #33	; 0x21
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	6003      	str	r3, [r0, #0]
 800ad4e:	2300      	movs	r3, #0
 800ad50:	4610      	mov	r0, r2
 800ad52:	4619      	mov	r1, r3
 800ad54:	f7f5 fcea 	bl	800072c <__aeabi_ddiv>
 800ad58:	4604      	mov	r4, r0
 800ad5a:	460d      	mov	r5, r1
 800ad5c:	4620      	mov	r0, r4
 800ad5e:	4629      	mov	r1, r5
 800ad60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad62:	bf00      	nop
 800ad64:	2000027c 	.word	0x2000027c

0800ad68 <__ieee754_atan2>:
 800ad68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad6c:	4692      	mov	sl, r2
 800ad6e:	4699      	mov	r9, r3
 800ad70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800ad74:	461f      	mov	r7, r3
 800ad76:	f1ca 0300 	rsb	r3, sl, #0
 800ad7a:	f8df e18c 	ldr.w	lr, [pc, #396]	; 800af08 <__ieee754_atan2+0x1a0>
 800ad7e:	ea43 030a 	orr.w	r3, r3, sl
 800ad82:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800ad86:	4573      	cmp	r3, lr
 800ad88:	4604      	mov	r4, r0
 800ad8a:	460d      	mov	r5, r1
 800ad8c:	d808      	bhi.n	800ada0 <__ieee754_atan2+0x38>
 800ad8e:	4246      	negs	r6, r0
 800ad90:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ad94:	4306      	orrs	r6, r0
 800ad96:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800ad9a:	4576      	cmp	r6, lr
 800ad9c:	468c      	mov	ip, r1
 800ad9e:	d908      	bls.n	800adb2 <__ieee754_atan2+0x4a>
 800ada0:	4652      	mov	r2, sl
 800ada2:	464b      	mov	r3, r9
 800ada4:	4620      	mov	r0, r4
 800ada6:	4629      	mov	r1, r5
 800ada8:	f7f5 f9e0 	bl	800016c <__adddf3>
 800adac:	4604      	mov	r4, r0
 800adae:	460d      	mov	r5, r1
 800adb0:	e019      	b.n	800ade6 <__ieee754_atan2+0x7e>
 800adb2:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 800adb6:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800adba:	ea56 060a 	orrs.w	r6, r6, sl
 800adbe:	d103      	bne.n	800adc8 <__ieee754_atan2+0x60>
 800adc0:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800adc4:	f7ff be14 	b.w	800a9f0 <atan>
 800adc8:	17be      	asrs	r6, r7, #30
 800adca:	f006 0602 	and.w	r6, r6, #2
 800adce:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800add2:	ea53 0100 	orrs.w	r1, r3, r0
 800add6:	d10a      	bne.n	800adee <__ieee754_atan2+0x86>
 800add8:	2e02      	cmp	r6, #2
 800adda:	d067      	beq.n	800aeac <__ieee754_atan2+0x144>
 800addc:	2e03      	cmp	r6, #3
 800adde:	d102      	bne.n	800ade6 <__ieee754_atan2+0x7e>
 800ade0:	a53b      	add	r5, pc, #236	; (adr r5, 800aed0 <__ieee754_atan2+0x168>)
 800ade2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ade6:	4620      	mov	r0, r4
 800ade8:	4629      	mov	r1, r5
 800adea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adee:	ea52 010a 	orrs.w	r1, r2, sl
 800adf2:	d106      	bne.n	800ae02 <__ieee754_atan2+0x9a>
 800adf4:	f1bc 0f00 	cmp.w	ip, #0
 800adf8:	da63      	bge.n	800aec2 <__ieee754_atan2+0x15a>
 800adfa:	a537      	add	r5, pc, #220	; (adr r5, 800aed8 <__ieee754_atan2+0x170>)
 800adfc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ae00:	e7f1      	b.n	800ade6 <__ieee754_atan2+0x7e>
 800ae02:	4572      	cmp	r2, lr
 800ae04:	d10f      	bne.n	800ae26 <__ieee754_atan2+0xbe>
 800ae06:	4293      	cmp	r3, r2
 800ae08:	f106 36ff 	add.w	r6, r6, #4294967295
 800ae0c:	d107      	bne.n	800ae1e <__ieee754_atan2+0xb6>
 800ae0e:	2e02      	cmp	r6, #2
 800ae10:	d850      	bhi.n	800aeb4 <__ieee754_atan2+0x14c>
 800ae12:	4b3b      	ldr	r3, [pc, #236]	; (800af00 <__ieee754_atan2+0x198>)
 800ae14:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800ae18:	e9d6 4500 	ldrd	r4, r5, [r6]
 800ae1c:	e7e3      	b.n	800ade6 <__ieee754_atan2+0x7e>
 800ae1e:	2e02      	cmp	r6, #2
 800ae20:	d84c      	bhi.n	800aebc <__ieee754_atan2+0x154>
 800ae22:	4b38      	ldr	r3, [pc, #224]	; (800af04 <__ieee754_atan2+0x19c>)
 800ae24:	e7f6      	b.n	800ae14 <__ieee754_atan2+0xac>
 800ae26:	4573      	cmp	r3, lr
 800ae28:	d0e4      	beq.n	800adf4 <__ieee754_atan2+0x8c>
 800ae2a:	1a9b      	subs	r3, r3, r2
 800ae2c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800ae30:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ae34:	da20      	bge.n	800ae78 <__ieee754_atan2+0x110>
 800ae36:	2f00      	cmp	r7, #0
 800ae38:	da01      	bge.n	800ae3e <__ieee754_atan2+0xd6>
 800ae3a:	323c      	adds	r2, #60	; 0x3c
 800ae3c:	db20      	blt.n	800ae80 <__ieee754_atan2+0x118>
 800ae3e:	4652      	mov	r2, sl
 800ae40:	464b      	mov	r3, r9
 800ae42:	4620      	mov	r0, r4
 800ae44:	4629      	mov	r1, r5
 800ae46:	f7f5 fc71 	bl	800072c <__aeabi_ddiv>
 800ae4a:	f7ff ff5b 	bl	800ad04 <fabs>
 800ae4e:	f7ff fdcf 	bl	800a9f0 <atan>
 800ae52:	4604      	mov	r4, r0
 800ae54:	460d      	mov	r5, r1
 800ae56:	2e01      	cmp	r6, #1
 800ae58:	d015      	beq.n	800ae86 <__ieee754_atan2+0x11e>
 800ae5a:	2e02      	cmp	r6, #2
 800ae5c:	d017      	beq.n	800ae8e <__ieee754_atan2+0x126>
 800ae5e:	2e00      	cmp	r6, #0
 800ae60:	d0c1      	beq.n	800ade6 <__ieee754_atan2+0x7e>
 800ae62:	a31f      	add	r3, pc, #124	; (adr r3, 800aee0 <__ieee754_atan2+0x178>)
 800ae64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae68:	4620      	mov	r0, r4
 800ae6a:	4629      	mov	r1, r5
 800ae6c:	f7f5 f97c 	bl	8000168 <__aeabi_dsub>
 800ae70:	a31d      	add	r3, pc, #116	; (adr r3, 800aee8 <__ieee754_atan2+0x180>)
 800ae72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae76:	e016      	b.n	800aea6 <__ieee754_atan2+0x13e>
 800ae78:	a51d      	add	r5, pc, #116	; (adr r5, 800aef0 <__ieee754_atan2+0x188>)
 800ae7a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ae7e:	e7ea      	b.n	800ae56 <__ieee754_atan2+0xee>
 800ae80:	2400      	movs	r4, #0
 800ae82:	2500      	movs	r5, #0
 800ae84:	e7e7      	b.n	800ae56 <__ieee754_atan2+0xee>
 800ae86:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800ae8a:	461d      	mov	r5, r3
 800ae8c:	e7ab      	b.n	800ade6 <__ieee754_atan2+0x7e>
 800ae8e:	a314      	add	r3, pc, #80	; (adr r3, 800aee0 <__ieee754_atan2+0x178>)
 800ae90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae94:	4620      	mov	r0, r4
 800ae96:	4629      	mov	r1, r5
 800ae98:	f7f5 f966 	bl	8000168 <__aeabi_dsub>
 800ae9c:	4602      	mov	r2, r0
 800ae9e:	460b      	mov	r3, r1
 800aea0:	a111      	add	r1, pc, #68	; (adr r1, 800aee8 <__ieee754_atan2+0x180>)
 800aea2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aea6:	f7f5 f95f 	bl	8000168 <__aeabi_dsub>
 800aeaa:	e77f      	b.n	800adac <__ieee754_atan2+0x44>
 800aeac:	a50e      	add	r5, pc, #56	; (adr r5, 800aee8 <__ieee754_atan2+0x180>)
 800aeae:	e9d5 4500 	ldrd	r4, r5, [r5]
 800aeb2:	e798      	b.n	800ade6 <__ieee754_atan2+0x7e>
 800aeb4:	a510      	add	r5, pc, #64	; (adr r5, 800aef8 <__ieee754_atan2+0x190>)
 800aeb6:	e9d5 4500 	ldrd	r4, r5, [r5]
 800aeba:	e794      	b.n	800ade6 <__ieee754_atan2+0x7e>
 800aebc:	2400      	movs	r4, #0
 800aebe:	2500      	movs	r5, #0
 800aec0:	e791      	b.n	800ade6 <__ieee754_atan2+0x7e>
 800aec2:	a50b      	add	r5, pc, #44	; (adr r5, 800aef0 <__ieee754_atan2+0x188>)
 800aec4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800aec8:	e78d      	b.n	800ade6 <__ieee754_atan2+0x7e>
 800aeca:	bf00      	nop
 800aecc:	f3af 8000 	nop.w
 800aed0:	54442d18 	.word	0x54442d18
 800aed4:	c00921fb 	.word	0xc00921fb
 800aed8:	54442d18 	.word	0x54442d18
 800aedc:	bff921fb 	.word	0xbff921fb
 800aee0:	33145c07 	.word	0x33145c07
 800aee4:	3ca1a626 	.word	0x3ca1a626
 800aee8:	54442d18 	.word	0x54442d18
 800aeec:	400921fb 	.word	0x400921fb
 800aef0:	54442d18 	.word	0x54442d18
 800aef4:	3ff921fb 	.word	0x3ff921fb
 800aef8:	54442d18 	.word	0x54442d18
 800aefc:	3fe921fb 	.word	0x3fe921fb
 800af00:	0800b6c0 	.word	0x0800b6c0
 800af04:	0800b6d8 	.word	0x0800b6d8
 800af08:	7ff00000 	.word	0x7ff00000

0800af0c <__ieee754_sqrt>:
 800af0c:	f8df c150 	ldr.w	ip, [pc, #336]	; 800b060 <__ieee754_sqrt+0x154>
 800af10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af14:	ea3c 0c01 	bics.w	ip, ip, r1
 800af18:	460b      	mov	r3, r1
 800af1a:	4606      	mov	r6, r0
 800af1c:	460d      	mov	r5, r1
 800af1e:	460a      	mov	r2, r1
 800af20:	4607      	mov	r7, r0
 800af22:	4604      	mov	r4, r0
 800af24:	d10e      	bne.n	800af44 <__ieee754_sqrt+0x38>
 800af26:	4602      	mov	r2, r0
 800af28:	f7f5 fad6 	bl	80004d8 <__aeabi_dmul>
 800af2c:	4602      	mov	r2, r0
 800af2e:	460b      	mov	r3, r1
 800af30:	4630      	mov	r0, r6
 800af32:	4629      	mov	r1, r5
 800af34:	f7f5 f91a 	bl	800016c <__adddf3>
 800af38:	4606      	mov	r6, r0
 800af3a:	460d      	mov	r5, r1
 800af3c:	4630      	mov	r0, r6
 800af3e:	4629      	mov	r1, r5
 800af40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af44:	2900      	cmp	r1, #0
 800af46:	dc0d      	bgt.n	800af64 <__ieee754_sqrt+0x58>
 800af48:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800af4c:	ea5c 0707 	orrs.w	r7, ip, r7
 800af50:	d0f4      	beq.n	800af3c <__ieee754_sqrt+0x30>
 800af52:	b139      	cbz	r1, 800af64 <__ieee754_sqrt+0x58>
 800af54:	4602      	mov	r2, r0
 800af56:	f7f5 f907 	bl	8000168 <__aeabi_dsub>
 800af5a:	4602      	mov	r2, r0
 800af5c:	460b      	mov	r3, r1
 800af5e:	f7f5 fbe5 	bl	800072c <__aeabi_ddiv>
 800af62:	e7e9      	b.n	800af38 <__ieee754_sqrt+0x2c>
 800af64:	1512      	asrs	r2, r2, #20
 800af66:	d074      	beq.n	800b052 <__ieee754_sqrt+0x146>
 800af68:	2000      	movs	r0, #0
 800af6a:	07d5      	lsls	r5, r2, #31
 800af6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800af70:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800af74:	bf5e      	ittt	pl
 800af76:	0fe3      	lsrpl	r3, r4, #31
 800af78:	0064      	lslpl	r4, r4, #1
 800af7a:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800af7e:	0fe3      	lsrs	r3, r4, #31
 800af80:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800af84:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800af88:	2516      	movs	r5, #22
 800af8a:	4601      	mov	r1, r0
 800af8c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800af90:	1076      	asrs	r6, r6, #1
 800af92:	0064      	lsls	r4, r4, #1
 800af94:	188f      	adds	r7, r1, r2
 800af96:	429f      	cmp	r7, r3
 800af98:	bfde      	ittt	le
 800af9a:	1bdb      	suble	r3, r3, r7
 800af9c:	18b9      	addle	r1, r7, r2
 800af9e:	1880      	addle	r0, r0, r2
 800afa0:	005b      	lsls	r3, r3, #1
 800afa2:	3d01      	subs	r5, #1
 800afa4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800afa8:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800afac:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800afb0:	d1f0      	bne.n	800af94 <__ieee754_sqrt+0x88>
 800afb2:	462a      	mov	r2, r5
 800afb4:	f04f 0e20 	mov.w	lr, #32
 800afb8:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800afbc:	428b      	cmp	r3, r1
 800afbe:	eb07 0c05 	add.w	ip, r7, r5
 800afc2:	dc02      	bgt.n	800afca <__ieee754_sqrt+0xbe>
 800afc4:	d113      	bne.n	800afee <__ieee754_sqrt+0xe2>
 800afc6:	45a4      	cmp	ip, r4
 800afc8:	d811      	bhi.n	800afee <__ieee754_sqrt+0xe2>
 800afca:	f1bc 0f00 	cmp.w	ip, #0
 800afce:	eb0c 0507 	add.w	r5, ip, r7
 800afd2:	da43      	bge.n	800b05c <__ieee754_sqrt+0x150>
 800afd4:	2d00      	cmp	r5, #0
 800afd6:	db41      	blt.n	800b05c <__ieee754_sqrt+0x150>
 800afd8:	f101 0801 	add.w	r8, r1, #1
 800afdc:	1a5b      	subs	r3, r3, r1
 800afde:	4641      	mov	r1, r8
 800afe0:	45a4      	cmp	ip, r4
 800afe2:	bf88      	it	hi
 800afe4:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800afe8:	eba4 040c 	sub.w	r4, r4, ip
 800afec:	443a      	add	r2, r7
 800afee:	005b      	lsls	r3, r3, #1
 800aff0:	f1be 0e01 	subs.w	lr, lr, #1
 800aff4:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800aff8:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800affc:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800b000:	d1dc      	bne.n	800afbc <__ieee754_sqrt+0xb0>
 800b002:	4323      	orrs	r3, r4
 800b004:	d006      	beq.n	800b014 <__ieee754_sqrt+0x108>
 800b006:	1c54      	adds	r4, r2, #1
 800b008:	bf0b      	itete	eq
 800b00a:	4672      	moveq	r2, lr
 800b00c:	3201      	addne	r2, #1
 800b00e:	3001      	addeq	r0, #1
 800b010:	f022 0201 	bicne.w	r2, r2, #1
 800b014:	1043      	asrs	r3, r0, #1
 800b016:	07c1      	lsls	r1, r0, #31
 800b018:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800b01c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b020:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b024:	bf48      	it	mi
 800b026:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800b02a:	4610      	mov	r0, r2
 800b02c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800b030:	e782      	b.n	800af38 <__ieee754_sqrt+0x2c>
 800b032:	0ae3      	lsrs	r3, r4, #11
 800b034:	3915      	subs	r1, #21
 800b036:	0564      	lsls	r4, r4, #21
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d0fa      	beq.n	800b032 <__ieee754_sqrt+0x126>
 800b03c:	02de      	lsls	r6, r3, #11
 800b03e:	d50a      	bpl.n	800b056 <__ieee754_sqrt+0x14a>
 800b040:	f1c2 0020 	rsb	r0, r2, #32
 800b044:	fa24 f000 	lsr.w	r0, r4, r0
 800b048:	1e55      	subs	r5, r2, #1
 800b04a:	4094      	lsls	r4, r2
 800b04c:	4303      	orrs	r3, r0
 800b04e:	1b4a      	subs	r2, r1, r5
 800b050:	e78a      	b.n	800af68 <__ieee754_sqrt+0x5c>
 800b052:	4611      	mov	r1, r2
 800b054:	e7f0      	b.n	800b038 <__ieee754_sqrt+0x12c>
 800b056:	005b      	lsls	r3, r3, #1
 800b058:	3201      	adds	r2, #1
 800b05a:	e7ef      	b.n	800b03c <__ieee754_sqrt+0x130>
 800b05c:	4688      	mov	r8, r1
 800b05e:	e7bd      	b.n	800afdc <__ieee754_sqrt+0xd0>
 800b060:	7ff00000 	.word	0x7ff00000

0800b064 <_init>:
 800b064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b066:	bf00      	nop
 800b068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b06a:	bc08      	pop	{r3}
 800b06c:	469e      	mov	lr, r3
 800b06e:	4770      	bx	lr

0800b070 <_fini>:
 800b070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b072:	bf00      	nop
 800b074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b076:	bc08      	pop	{r3}
 800b078:	469e      	mov	lr, r3
 800b07a:	4770      	bx	lr
