Warning: Ignoring -power_effort option since there is no power constraint. (PWR-59)
Warning: Setting attribute 'fix_multiple_port_nets' on design 'issue'. (UIO-59)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        |                         |     *     |
============================================================================


Information: There are 827 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'issue'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'issue_DW01_sub_0'
  Processing 'issue_DW01_sub_1'
  Processing 'issue_DW01_sub_2'
  Processing 'issue_DW01_sub_3'
  Processing 'issue_DW01_sub_4'
  Processing 'issue_DW01_cmp6_0'
  Processing 'issue_DW01_cmp6_1'
  Processing 'issue_DW01_cmp6_2'
  Processing 'issue_DW01_cmp6_3'
  Processing 'issue_DW01_cmp6_4'
  Processing 'issue_DW01_inc_0'
  Processing 'issue_DW01_cmp6_5'
  Processing 'issue_DW01_cmp6_6'
  Processing 'issue_DW01_cmp6_7'
  Processing 'issue_DW01_cmp6_8'
  Processing 'issue_DW01_cmp6_9'
  Processing 'issue_DW01_inc_1'
  Processing 'issue_DW01_cmp6_10'
  Processing 'issue_DW01_add_0'
  Processing 'issue_DW01_cmp6_11'
  Processing 'issue_DW01_add_1'
  Processing 'issue_DW01_cmp6_12'
  Processing 'issue_DW01_cmp6_13'
  Processing 'issue_DW01_cmp6_14'
  Processing 'issue_DW01_cmp6_15'
  Processing 'issue_DW01_cmp6_16'
  Processing 'issue_DW01_inc_2'
  Processing 'issue_DW01_cmp6_17'
  Processing 'issue_DW01_add_2'
  Processing 'issue_DW01_cmp6_18'
  Processing 'issue_DW01_add_3'
  Processing 'issue_DW01_cmp6_19'
  Processing 'issue_DW01_cmp6_20'
  Processing 'issue_DW01_cmp6_21'
  Processing 'issue_DW01_cmp6_22'
  Processing 'issue_DW01_cmp6_23'
  Processing 'issue_DW01_inc_3'
  Processing 'issue_DW01_cmp6_24'
  Processing 'issue_DW01_cmp6_25'
  Processing 'issue_DW01_cmp6_26'
  Processing 'issue_DW01_cmp6_27'
  Processing 'issue_DW01_cmp6_28'
  Processing 'issue_DW01_inc_4'
  Processing 'issue_DW01_cmp6_29'
  Processing 'issue_DW01_add_4'
  Processing 'issue_DW01_cmp6_30'
  Processing 'issue_DW01_add_5'
  Processing 'issue_DW01_cmp6_31'
  Processing 'issue_DW01_inc_5'
  Processing 'issue_DW01_cmp6_32'
  Processing 'issue_DW01_cmp6_33'
  Processing 'issue_DW01_inc_6'
  Processing 'issue_DW01_cmp6_34'
  Processing 'issue_DW01_add_6'
  Processing 'issue_DW01_cmp6_35'
  Processing 'issue_DW01_add_7'
  Processing 'issue_DW01_cmp6_36'
  Processing 'issue_DW01_cmp6_37'
  Processing 'issue_DW01_cmp6_38'
  Processing 'issue_DW01_inc_7'
  Processing 'issue_DW01_cmp6_39'
  Processing 'issue_DW01_cmp6_40'
  Processing 'issue_DW01_cmp6_41'
  Processing 'issue_DW01_inc_8'
  Processing 'issue_DW01_cmp6_42'
  Processing 'issue_DW01_add_8'
  Processing 'issue_DW01_cmp6_43'
  Processing 'issue_DW01_add_9'
  Processing 'issue_DW01_cmp6_44'
  Processing 'issue_DW01_cmp6_45'
  Processing 'issue_DW01_cmp6_46'
  Processing 'issue_DW01_inc_9'
  Processing 'issue_DW01_cmp6_47'
  Processing 'issue_DW01_add_10'
  Processing 'issue_DW01_cmp6_48'
  Processing 'issue_DW01_add_11'
  Processing 'issue_DW01_cmp6_49'
  Processing 'issue_DW01_cmp6_50'
  Processing 'issue_DW01_cmp6_51'
  Processing 'issue_DW01_inc_10'
  Processing 'issue_DW01_cmp6_52'
  Processing 'issue_DW01_cmp6_53'
  Processing 'issue_DW01_cmp6_54'
  Processing 'issue_DW01_inc_11'
  Processing 'issue_DW01_cmp6_55'
  Processing 'issue_DW01_inc_12'
  Processing 'issue_DW01_cmp6_56'
  Processing 'issue_DW01_cmp6_57'
  Processing 'issue_DW01_inc_13'
  Processing 'issue_DW01_cmp6_58'
  Processing 'issue_DW01_add_12'
  Processing 'issue_DW01_cmp6_59'
  Processing 'issue_DW01_add_13'
  Processing 'issue_DW01_cmp6_60'
  Processing 'issue_DW01_cmp6_61'
  Processing 'issue_DW01_cmp6_62'
  Processing 'issue_DW01_inc_14'
  Processing 'issue_DW01_cmp6_63'
  Processing 'issue_DW01_cmp6_64'
  Processing 'issue_DW01_cmp6_65'
  Processing 'issue_DW01_inc_15'
  Processing 'issue_DW01_cmp6_66'
  Processing 'issue_DW01_add_14'
  Processing 'issue_DW01_cmp6_67'
  Processing 'issue_DW01_add_15'
  Processing 'issue_DW01_cmp6_68'
  Processing 'issue_DW01_cmp6_69'
  Processing 'issue_DW01_cmp6_70'
  Processing 'issue_DW01_inc_16'
  Processing 'issue_DW01_cmp6_71'
  Processing 'issue_DW01_add_16'
  Processing 'issue_DW01_cmp6_72'
  Processing 'issue_DW01_add_17'
  Processing 'issue_DW01_cmp6_73'
  Processing 'issue_DW01_cmp6_74'
  Processing 'issue_DW01_cmp6_75'
  Processing 'issue_DW01_inc_17'
  Processing 'issue_DW01_cmp6_76'
  Processing 'issue_DW01_cmp6_77'
  Processing 'issue_DW01_cmp6_78'
  Processing 'issue_DW01_inc_18'
  Processing 'issue_DW01_cmp6_79'
  Processing 'issue_DW01_inc_19'
  Processing 'issue_DW01_cmp6_80'
  Processing 'issue_DW01_cmp6_81'
  Processing 'issue_DW01_inc_20'
  Processing 'issue_DW01_cmp6_82'
  Processing 'issue_DW01_add_18'
  Processing 'issue_DW01_cmp6_83'
  Processing 'issue_DW01_add_19'
  Processing 'issue_DW01_cmp6_84'
  Processing 'issue_DW01_cmp6_85'
  Processing 'issue_DW01_cmp6_86'
  Processing 'issue_DW01_cmp6_87'
  Processing 'issue_DW01_cmp6_88'
  Processing 'issue_DW01_inc_21'
  Processing 'issue_DW01_cmp6_89'
  Processing 'issue_DW01_cmp6_90'
  Processing 'issue_DW01_cmp6_91'
  Processing 'issue_DW01_cmp6_92'
  Processing 'issue_DW01_cmp6_93'
  Processing 'issue_DW01_inc_22'
  Processing 'issue_DW01_cmp6_94'
  Processing 'issue_DW01_add_20'
  Processing 'issue_DW01_cmp6_95'
  Processing 'issue_DW01_add_21'
  Processing 'issue_DW01_cmp6_96'
  Processing 'issue_DW01_cmp6_97'
  Processing 'issue_DW01_cmp6_98'
  Processing 'issue_DW01_cmp6_99'
  Processing 'issue_DW01_cmp6_100'
  Processing 'issue_DW01_inc_23'
  Processing 'issue_DW01_cmp6_101'
  Processing 'issue_DW01_add_22'
  Processing 'issue_DW01_cmp6_102'
  Processing 'issue_DW01_add_23'
  Processing 'issue_DW01_cmp6_103'
  Processing 'issue_DW01_cmp6_104'
  Processing 'issue_DW01_cmp6_105'
  Processing 'issue_DW01_cmp6_106'
  Processing 'issue_DW01_cmp6_107'
  Processing 'issue_DW01_inc_24'
  Processing 'issue_DW01_cmp6_108'
  Processing 'issue_DW01_cmp6_109'
  Processing 'issue_DW01_cmp6_110'
  Processing 'issue_DW01_cmp6_111'
  Processing 'issue_DW01_cmp6_112'
  Processing 'issue_DW01_inc_25'
  Processing 'issue_DW01_cmp6_113'
  Processing 'issue_DW01_add_24'
  Processing 'issue_DW01_cmp6_114'
  Processing 'issue_DW01_add_25'
  Processing 'issue_DW01_cmp6_115'
  Processing 'issue_DW01_inc_26'
  Processing 'issue_DW01_cmp6_116'
  Processing 'issue_DW01_cmp6_117'
  Processing 'issue_DW01_inc_27'
  Processing 'issue_DW01_cmp6_118'
  Processing 'issue_DW01_add_26'
  Processing 'issue_DW01_cmp6_119'
  Processing 'issue_DW01_add_27'
  Processing 'issue_DW01_cmp6_120'
  Processing 'issue_DW01_cmp6_121'
  Processing 'issue_DW01_inc_28'
  Processing 'issue_DW01_cmp6_122'
  Processing 'issue_DW01_cmp6_123'
  Processing 'issue_DW01_inc_29'
  Processing 'issue_DW01_cmp6_124'
  Processing 'issue_DW01_add_28'
  Processing 'issue_DW01_cmp6_125'
  Processing 'issue_DW01_add_29'
  Processing 'issue_DW01_cmp6_126'
  Processing 'issue_DW01_cmp6_127'
  Processing 'issue_DW01_inc_30'
  Processing 'issue_DW01_cmp6_128'
  Processing 'issue_DW01_add_30'
  Processing 'issue_DW01_cmp6_129'
  Processing 'issue_DW01_add_31'
  Processing 'issue_DW01_cmp6_130'
  Processing 'issue_DW01_cmp6_131'
  Processing 'issue_DW01_inc_31'
  Processing 'issue_DW01_cmp6_132'
  Processing 'issue_DW01_cmp6_133'
  Processing 'issue_DW01_inc_32'
  Processing 'issue_DW01_cmp6_134'
  Processing 'issue_DW01_cmp6_135'
  Processing 'issue_DW01_inc_33'
  Processing 'issue_DW01_cmp6_136'
  Processing 'issue_DW01_add_32'
  Processing 'issue_DW01_cmp6_137'
  Processing 'issue_DW01_add_33'
  Processing 'issue_DW01_cmp6_138'
  Processing 'issue_DW01_cmp6_139'
  Processing 'issue_DW01_cmp6_140'
  Processing 'issue_DW01_cmp6_141'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:08:31  562489.9     16.74   19756.0   34856.0                                0.00
    0:08:31  562489.9     16.74   19756.0   34856.0                                0.00
    0:08:36  505379.2     16.72   18014.2   15966.1                                0.00
    0:08:40  486909.2      5.99    7499.8   10158.8                                0.00
    0:08:42  471662.7      5.48    4805.1    5431.2                                0.00
    0:09:08  471726.3      5.68    4406.4     111.8                                0.00
    0:09:08  471717.9      5.67    4403.6     112.6                                0.00
    0:09:08  471717.9      5.67    4403.6     112.6                                0.00
    0:09:08  471717.9      5.67    4403.6     112.6                                0.00
    0:09:08  471717.9      5.67    4403.6     112.6                                0.00
    0:09:09  471717.9      5.67    4403.6     112.6                                0.00
    0:09:21  450685.8      5.80    3900.6     102.0                                0.00
    0:09:24  450643.0      5.69    3404.7     102.0                                0.00
    0:09:31  450590.4      5.67    3394.5      99.1                                0.00
    0:09:32  450590.2      5.67    3394.5      99.1                                0.00
    0:09:33  450590.4      5.67    3394.5      99.1                                0.00
    0:09:34  450590.2      5.67    3394.5      99.1                                0.00
    0:09:35  450590.4      5.67    3394.5      99.1                                0.00
    0:09:36  450590.2      5.67    3394.5      99.1                                0.00
    0:09:37  450590.4      5.67    3394.5      99.1                                0.00
    0:09:38  450590.2      5.67    3394.5      99.1                                0.00
    0:09:38  450590.2      5.67    3394.5      99.1                                0.00
    0:09:39  450590.2      5.67    3394.5      99.1                                0.00
    0:09:39  450590.2      5.67    3394.5      99.1                                0.00
    0:09:40  450580.1      5.67    3392.8      68.6                                0.00
    0:09:40  450572.3      5.67    3392.8      56.8                                0.00
    0:09:41  450569.1      5.67    3392.8      45.3                                0.00
    0:09:41  450577.2      5.67    3392.8      36.2                                0.00
    0:09:42  450584.1      5.67    3392.8      27.5                                0.00
    0:09:42  450590.9      5.67    3392.8      18.7                                0.00
    0:09:43  450597.8      5.67    3392.8      10.4                                0.00
    0:09:43  450604.7      5.67    3392.8       2.1                                0.00
    0:09:44  450605.4      5.67    3392.8       2.0                                0.00
    0:09:44  450605.4      5.67    3392.8       2.0                                0.00
    0:09:46  421327.3      4.52    1541.0       1.8                                0.00



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:09:46  421327.3      4.52    1541.0       1.8                                0.00
    0:09:47  421345.1      4.51    1539.9       1.8 instruction_arbiter/input_flops[135]/state_reg/D      0.00
    0:09:47  421356.3      4.51    1540.4       1.8 instruction_arbiter/input_flops[135]/state_reg/D      0.00
    0:09:47  421375.6      4.48    1536.9       1.8 instruction_arbiter/input_flops[135]/state_reg/D      0.00
    0:09:48  421418.1      4.45    1530.4       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:48  421452.0      4.43    1525.9       1.8 instruction_arbiter/input_flops[132]/state_reg/D      0.00
    0:09:48  421489.1      4.37    1514.8       1.8 instruction_arbiter/input_flops[132]/state_reg/D      0.00
    0:09:48  421503.8      4.36    1512.0       1.8 instruction_arbiter/input_flops[132]/state_reg/D      0.00
    0:09:49  421522.9      4.34    1510.9       1.8 instruction_arbiter/input_flops[132]/state_reg/D      0.00
    0:09:49  421525.2      4.34    1510.7       1.8 instruction_arbiter/input_flops[132]/state_reg/D      0.00
    0:09:49  421535.1      4.34    1509.5       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:49  421549.0      4.31    1503.0       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:49  421570.7      4.29    1493.2       1.8 instruction_arbiter/input_flops[116]/state_reg/D      0.00
    0:09:49  421579.3      4.29    1491.6       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:50  421574.3      4.27    1487.3       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:50  421601.3      4.21    1477.5       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:50  421610.3      4.20    1475.5       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:50  421627.7      4.20    1475.4       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:50  421636.9      4.20    1474.4       1.8 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:09:51  421657.0      4.18    1469.5       1.8 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:09:51  421711.2      4.05    1441.1       1.8 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:09:51  421722.6      3.99    1421.3       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:51  421718.9      3.95    1415.9       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:52  421741.0      3.91    1407.2       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:52  421774.2      3.84    1392.6       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:52  421809.5      3.83    1388.7       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:52  421864.1      3.79    1378.3       1.8 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:09:52  421878.3      3.75    1368.2       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:53  421901.7      3.72    1362.5       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:53  421944.3      3.70    1356.7       1.8 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:09:53  421965.1      3.68    1352.0       1.8 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:09:53  422002.9      3.66    1342.9       1.8 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:09:53  422009.4      3.66    1342.6       1.8 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:09:53  422042.1      3.65    1341.2       1.8 instruction_arbiter/input_flops[136]/state_reg/D      0.00
    0:09:53  422065.0      3.64    1338.8       1.8 instruction_arbiter/input_flops[135]/state_reg/D      0.00
    0:09:54  422077.9      3.63    1338.0       1.8 instruction_arbiter/input_flops[96]/state_reg/D      0.00
    0:09:54  422108.3      3.63    1336.0       1.8 instruction_arbiter/input_flops[135]/state_reg/D      0.00
    0:09:54  422120.0      3.62    1334.9       1.8 instruction_arbiter/input_flops[135]/state_reg/D      0.00
    0:09:54  422129.2      3.61    1332.6       1.8 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:09:54  422138.9      3.58    1328.4       1.8 instruction_arbiter/input_flops[135]/state_reg/D      0.00
    0:09:54  422145.6      3.58    1326.5       1.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:09:55  422153.7      3.56    1323.6       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:09:55  422155.3      3.55    1323.5       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:09:55  422154.5      3.55    1323.5       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:09:55  422155.3      3.55    1323.2       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:09:55  422171.8      3.55    1319.9       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:09:55  422192.3      3.53    1312.7       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:56  422204.0      3.51    1310.6       1.8 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:09:56  422223.1      3.50    1307.8       1.8 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:09:56  422243.5      3.48    1303.3       1.8 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:09:56  422246.5      3.46    1299.6       1.8 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:09:56  422250.4      3.45    1298.0       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:56  422249.2      3.45    1297.1       1.8 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:09:56  422249.5      3.44    1296.5       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:09:57  422269.3      3.44    1288.5       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:57  422285.8      3.40    1281.5       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:57  422298.3      3.39    1280.2       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:57  422297.9      3.38    1278.5       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:57  422304.4      3.37    1276.9       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:57  422310.2      3.36    1275.8       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:09:58  422333.5      3.36    1274.6       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:58  422337.0      3.35    1273.8       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:58  422385.3      3.33    1269.8       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:09:58  422382.3      3.31    1266.7       1.8 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:09:58  422411.7      3.31    1261.0       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:58  422436.4      3.29    1258.2       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:58  422456.7      3.27    1253.5       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:09:59  422452.2      3.24    1249.3       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:09:59  422451.8      3.23    1247.4       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:59  422463.8      3.23    1247.2       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:09:59  422464.3      3.22    1244.2       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:09:59  422478.8      3.19    1236.3       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:09:59  422498.1      3.17    1231.0       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:10:00  422512.7      3.15    1229.0       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:10:00  422517.5      3.15    1227.3       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:10:00  422540.2      3.09    1212.0       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:10:00  422547.6      3.06    1207.1       1.8 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:10:00  422548.8      3.04    1204.5       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:10:01  422577.4      3.02    1202.5       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:10:01  422584.4      3.02    1201.5       1.8 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:10:01  422577.5      3.01    1199.0       1.8 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:10:01  422597.0      2.99    1195.1       1.8 finished_wf/halted_reg[37]/dff_0/state_reg/D      0.00
    0:10:01  422603.7      2.97    1190.1       1.8 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:10:01  422620.7      2.96    1183.7       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:10:01  422620.2      2.94    1182.1       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:10:02  422632.9      2.89    1172.2       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:10:02  422643.6      2.88    1147.0       1.8 finished_wf/halted_reg[37]/dff_0/state_reg/D      0.00
    0:10:02  422659.1      2.85    1141.3       1.8 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:10:02  422666.0      2.84    1138.5       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:10:02  422662.2      2.83    1138.2       1.8 instruction_arbiter/input_flops[108]/state_reg/D      0.00
    0:10:02  422660.0      2.83    1136.6       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:10:03  422666.7      2.82    1136.2       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:10:03  422683.1      2.82    1135.7       1.8 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:10:03  422688.5      2.82    1134.9       1.8 instruction_arbiter/input_flops[15]/state_reg/D      0.00
    0:10:03  422694.9      2.80    1131.4       1.8 instruction_arbiter/input_flops[148]/state_reg/D      0.00
    0:10:03  422702.6      2.80    1130.8       1.8 instruction_arbiter/input_flops[102]/state_reg/D      0.00
    0:10:03  422695.6      2.79    1129.2       1.8 instruction_arbiter/input_flops[102]/state_reg/D      0.00
    0:10:03  422693.4      2.78    1128.4       1.8 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:10:04  422700.3      2.78    1127.1       1.8 instruction_arbiter/input_flops[102]/state_reg/D      0.00
    0:10:04  422711.6      2.77    1125.0       1.8 instruction_arbiter/input_flops[102]/state_reg/D      0.00
    0:10:04  422709.4      2.76    1123.7       1.8 instruction_arbiter/input_flops[148]/state_reg/D      0.00
    0:10:04  422731.4      2.76    1122.9       1.8 instruction_arbiter/input_flops[148]/state_reg/D      0.00
    0:10:04  422762.9      2.75    1121.9       1.8 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:10:04  422796.0      2.75    1120.8       1.8 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:10:04  422797.6      2.74    1119.7       1.8 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:05  422796.2      2.73    1117.4       1.8 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:05  422802.0      2.72    1115.1       1.8 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:05  422831.8      2.72    1114.7       1.8 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:10:05  422864.2      2.72    1113.7       1.8 instruction_arbiter/input_flops[124]/state_reg/D      0.00
    0:10:05  422887.7      2.71    1112.3       1.8 instruction_arbiter/input_flops[124]/state_reg/D      0.00
    0:10:05  422944.3      2.70    1111.5       1.8 instruction_arbiter/input_flops[119]/state_reg/D      0.00
    0:10:05  422953.5      2.70    1108.9       1.8 instruction_arbiter/input_flops[124]/state_reg/D      0.00
    0:10:06  422938.2      2.67    1105.4       1.8 instruction_arbiter/input_flops[119]/state_reg/D      0.00
    0:10:06  422948.3      2.65    1103.8       1.8 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:10:06  422948.3      2.64    1100.8       1.8 instruction_arbiter/input_flops[119]/state_reg/D      0.00
    0:10:06  422958.9      2.64    1100.3       1.8 instruction_arbiter/input_flops[119]/state_reg/D      0.00
    0:10:06  422970.2      2.64    1100.1       1.8 instruction_arbiter/input_flops[119]/state_reg/D      0.00
    0:10:06  422970.2      2.64    1100.0       1.8 instruction_arbiter/input_flops[119]/state_reg/D      0.00
    0:10:06  422970.2      2.63    1099.8       1.8 instruction_arbiter/input_flops[119]/state_reg/D      0.00
    0:10:06  422985.4      2.63    1098.3       1.8 instruction_arbiter/input_flops[15]/state_reg/D      0.00
    0:10:06  423012.5      2.63    1097.9       1.8 instruction_arbiter/input_flops[119]/state_reg/D      0.00
    0:10:07  423045.1      2.63    1097.7       2.0 instruction_arbiter/input_flops[119]/state_reg/D      0.00
    0:10:07  423055.7      2.62    1090.8       2.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:07  423055.9      2.62    1090.6       2.0 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:07  423067.7      2.62    1089.3       2.0 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:07  423068.3      2.61    1089.0       2.0 instruction_arbiter/input_flops[102]/state_reg/D      0.00
    0:10:07  423080.5      2.60    1088.5       2.0 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:07  423084.2      2.60    1089.2       2.0 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:07  423084.5      2.60    1088.0       2.0 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:08  423102.5      2.59    1085.4       2.0 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:08  423110.5      2.59    1085.3       2.0 instruction_arbiter/input_flops[102]/state_reg/D      0.00
    0:10:08  423123.1      2.57    1083.0       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:08  423139.1      2.56    1082.3       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:08  423157.8      2.54    1081.2       2.0 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:10:08  423158.1      2.54    1079.6       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:08  423154.8      2.54    1078.5       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:09  423155.2      2.53    1078.4       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:09  423158.1      2.53    1078.3       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:09  423192.3      2.52    1076.6       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:09  423195.6      2.52    1076.5       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:09  423198.7      2.52    1076.4       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:09  423202.2      2.52    1076.4       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:09  423226.5      2.52    1076.2       2.0 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:09  423251.6      2.51    1075.0       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:10  423252.1      2.51    1075.0       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:10  423250.3      2.50    1074.1       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:10  423267.2      2.50    1074.1       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:10  423262.4      2.50    1072.8       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:10  423339.4      2.49    1072.0       2.0 instruction_arbiter/input_flops[129]/state_reg/D      0.00
    0:10:10  423345.7      2.48    1068.6       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:10  423345.7      2.47    1067.0       2.0 instruction_arbiter/input_flops[103]/state_reg/D      0.00
    0:10:11  423358.8      2.46    1066.6       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:11  423368.3      2.44    1064.4       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:11  423370.3      2.44    1064.2       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:11  423379.5      2.44    1063.8       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:11  423379.2      2.44    1062.6       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:11  423380.7      2.44    1062.4       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:11  423375.9      2.42    1058.6       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:12  423373.6      2.41    1057.4       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:12  423370.3      2.41    1055.7       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:12  423417.6      2.40    1054.2       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:12  423414.8      2.40    1054.1       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:12  423421.0      2.39    1053.2       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:12  423416.2      2.38    1050.8       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:13  423419.7      2.37    1047.0       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:13  423423.3      2.37    1046.5       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:13  423418.0      2.37    1046.3       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:13  423430.6      2.36    1045.9       2.0 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:10:13  423444.3      2.34    1039.9       2.0 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:13  423455.0      2.32    1034.9       2.0 instruction_arbiter/input_flops[103]/state_reg/D      0.00
    0:10:14  423461.5      2.31    1033.8       2.0 instruction_arbiter/input_flops[103]/state_reg/D      0.00
    0:10:14  423474.1      2.31    1033.0       2.0 instruction_arbiter/input_flops[129]/state_reg/D      0.00
    0:10:14  423477.7      2.31    1029.5       2.0 instruction_arbiter/input_flops[103]/state_reg/D      0.00
    0:10:14  423481.3      2.30    1028.2       2.0 instruction_arbiter/input_flops[103]/state_reg/D      0.00
    0:10:14  423482.7      2.28    1022.7       2.0 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:10:14  423503.0      2.26    1018.3       2.0 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:14  423508.4      2.25    1016.7       2.0 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:10:15  423517.0      2.24    1016.0       2.0 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:10:15  423523.9      2.24    1013.5       2.0 instruction_arbiter/input_flops[129]/state_reg/D      0.00
    0:10:15  423525.8      2.23    1011.1       2.0 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:15  423524.2      2.22    1010.0       2.0 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:10:15  423526.2      2.21    1009.7       2.0 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:15  423547.2      2.21    1008.0       2.0 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:10:15  423549.1      2.20    1007.3       2.0 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:16  423559.6      2.20    1005.8       2.0 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:16  423577.2      2.18    1003.1       2.0 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:10:16  423590.4      2.17    1001.7       2.0 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:10:16  423590.4      2.17    1001.5       2.0 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:10:16  423590.4      2.17    1000.9       2.0 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:10:17  423594.4      2.17    1000.6       2.0 instruction_arbiter/input_flops[14]/state_reg/D      0.00
    0:10:17  423599.9      2.16     998.2       2.0 instruction_arbiter/input_flops[129]/state_reg/D      0.00
    0:10:17  423609.3      2.16     997.9       2.0 instruction_arbiter/input_flops[14]/state_reg/D      0.00
    0:10:17  423609.8      2.16     997.9       2.0 instruction_arbiter/input_flops[14]/state_reg/D      0.00
    0:10:17  423624.0      2.16     997.8       2.0 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:10:17  423625.1      2.15     997.4       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:17  423639.6      2.15     994.5       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:17  423650.8      2.14     994.3       2.0 instruction_arbiter/input_flops[129]/state_reg/D      0.00
    0:10:18  423670.6      2.14     993.7       2.0 instruction_arbiter/input_flops[14]/state_reg/D      0.00
    0:10:18  423695.9      2.13     993.1       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:18  423704.4      2.13     993.4       2.0 instruction_arbiter/input_flops[129]/state_reg/D      0.00
    0:10:18  423707.9      2.13     993.3       2.0 instruction_arbiter/input_flops[129]/state_reg/D      0.00
    0:10:18  423711.1      2.13     993.3       2.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:18  423702.6      2.13     991.5       2.0 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:10:19  423706.3      2.12     990.8       2.0 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:10:19  423711.9      2.12     990.5       2.0 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:10:19  423770.2      2.12     990.3       2.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:19  423793.8      2.12     990.1       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:19  423866.8      2.11     989.3       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:19  423882.6      2.10     988.6       2.0 instruction_arbiter/input_flops[96]/state_reg/D      0.00
    0:10:20  423886.9      2.10     988.5       2.0 instruction_arbiter/input_flops[125]/state_reg/D      0.00
    0:10:20  423893.5      2.10     988.3       2.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:10:20  423899.7      2.10     987.4       2.0 instruction_arbiter/input_flops[96]/state_reg/D      0.00
    0:10:20  423911.2      2.10     987.0       2.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:10:20  423918.2      2.09     986.6       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:20  423931.7      2.09     986.0       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:20  423936.1      2.09     985.7       2.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:10:20  423945.0      2.09     985.2       2.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:10:21  423947.4      2.09     985.0       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:21  423961.3      2.08     984.3       2.0 instruction_arbiter/input_flops[125]/state_reg/D      0.00
    0:10:21  423975.9      2.08     984.0       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:21  423985.2      2.08     983.9       2.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:10:21  424011.3      2.08     983.4       2.0 instruction_arbiter/input_flops[125]/state_reg/D      0.00
    0:10:21  424011.4      2.08     983.1       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:21  424018.5      2.08     982.9       2.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:10:22  424039.1      2.08     982.7       2.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:10:22  424066.5      2.08     981.6       2.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:22  424061.2      2.08     981.5       2.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:22  424072.7      2.07     981.4       2.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:22  424082.9      2.07     981.0       2.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:22  424075.1      2.07     980.8       2.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:23  424081.6      2.07     980.5       2.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:23  424089.1      2.07     979.8       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:23  424089.8      2.06     979.4       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:23  424117.7      2.06     979.1       2.0 instruction_arbiter/input_flops[117]/state_reg/D      0.00
    0:10:23  424111.3      2.06     978.0       2.0 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:23  424126.6      2.05     976.6       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:24  424136.4      2.05     976.4       2.0 instruction_arbiter/input_flops[117]/state_reg/D      0.00
    0:10:24  424144.7      2.05     976.3       2.0 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:24  424152.5      2.05     976.0       2.0 instruction_arbiter/input_flops[159]/state_reg/D      0.00
    0:10:24  424165.3      2.05     974.8       2.0 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:24  424158.3      2.05     974.7       2.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:24  424160.9      2.04     974.2       2.0 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:24  424163.5      2.04     973.9       2.0 instruction_arbiter/input_flops[107]/state_reg/D      0.00
    0:10:25  424166.9      2.04     973.6       2.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:25  424197.5      2.04     973.2       2.0 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:25  424200.6      2.04     972.9       2.0 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:25  424204.6      2.03     972.7       2.0 instruction_arbiter/input_flops[120]/state_reg/D      0.00
    0:10:25  424213.2      2.03     972.2       2.0 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:25  424240.7      2.03     971.6       2.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:25  424274.6      2.03     970.8       2.0 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:25  424273.6      2.02     970.4       2.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:25  424288.1      2.02     969.4       2.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:26  424299.0      2.02     969.1       2.0 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:26  424298.5      2.02     968.7       2.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:26  424292.2      2.02     966.8       2.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:26  424301.3      2.01     966.3       2.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:26  424318.7      1.99     960.8       2.2 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:26  424324.5      1.99     959.9       2.2 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:26  424336.8      1.98     959.2       2.2 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:26  424353.0      1.98     958.3       2.2 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:27  424379.1      1.97     957.1       2.2 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:27  424424.9      1.97     956.4       2.2 instruction_arbiter/input_flops[107]/state_reg/D      0.00
    0:10:27  424438.9      1.96     954.4       2.2 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:27  424467.7      1.95     952.0       2.2 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:27  424474.2      1.95     951.6       2.2 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:27  424477.9      1.94     949.8       2.2 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:27  424480.2      1.94     949.4       2.2 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:27  424485.5      1.94     949.3       2.2 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:28  424491.9      1.94     948.0       2.2 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:28  424500.8      1.93     946.7       2.2 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:28  424511.2      1.92     945.3       2.2 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:28  424526.5      1.92     944.2       2.2 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:28  424522.9      1.91     943.1       2.2 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:28  424534.6      1.91     942.6       2.2 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:28  424548.6      1.91     942.1       2.2 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:28  424548.6      1.90     941.7       2.2 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:29  424548.4      1.90     940.8       2.2 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:29  424549.3      1.90     940.4       2.2 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:29  424552.7      1.90     940.3       2.2 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:29  424558.1      1.90     939.3       2.1 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:29  424562.2      1.89     938.8       2.1 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:29  424574.1      1.89     937.6       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:29  424586.2      1.88     935.8       2.1 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:29  424609.5      1.88     935.7       2.1 instruction_arbiter/input_flops[71]/state_reg/D      0.00
    0:10:30  424628.5      1.88     935.5       2.1 instruction_arbiter/input_flops[79]/state_reg/D      0.00
    0:10:30  424662.5      1.88     934.8       2.1 instruction_arbiter/input_flops[161]/state_reg/D      0.00
    0:10:30  424680.9      1.87     934.1       2.1 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:30  424690.2      1.87     933.7       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:30  424716.8      1.85     928.1       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:30  424717.8      1.84     925.0       2.1 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:10:30  424734.5      1.83     921.8       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:31  424741.0      1.82     919.8       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:31  424741.9      1.81     919.5       2.1 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:31  424757.2      1.81     917.2       2.1 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:31  424759.4      1.80     917.2       2.1 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:31  424773.4      1.80     915.4       2.1 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:31  424773.6      1.80     915.1       2.1 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:31  424807.7      1.79     914.8       2.1 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:31  424823.9      1.79     914.5       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:32  424829.5      1.79     913.9       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:32  424833.8      1.78     913.7       2.1 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:32  424835.2      1.78     912.3       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:32  424826.9      1.78     912.0       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:32  424846.5      1.78     909.8       2.1 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:32  424862.0      1.77     909.3       2.1 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:32  424904.5      1.76     908.2       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:33  424933.3      1.75     906.4       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:33  424956.6      1.74     906.0       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:33  424969.6      1.74     905.2       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:33  424978.1      1.74     902.8       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:33  424993.3      1.74     902.4       2.1 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:10:33  425001.8      1.73     901.6       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:33  425006.8      1.73     901.2       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:33  425021.1      1.73     900.4       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:33  425036.3      1.73     898.9       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:34  425051.1      1.72     898.6       2.1 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:34  425069.8      1.70     896.5       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:34  425081.9      1.70     896.4       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:34  425091.4      1.70     895.3       3.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:10:34  425098.6      1.70     895.0       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:34  425121.5      1.69     894.9       3.0 instruction_arbiter/input_flops[116]/state_reg/D      0.00
    0:10:34  425116.7      1.69     894.7       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:35  425131.7      1.69     894.0       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:35  425145.8      1.69     893.7       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:35  425151.0      1.69     893.5       3.0 instruction_arbiter/input_flops[116]/state_reg/D      0.00
    0:10:35  425171.3      1.69     893.0       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:35  425209.4      1.68     892.6       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:35  425213.9      1.68     892.5       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:35  425212.3      1.68     891.8       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:35  425224.3      1.68     891.3       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:36  425230.8      1.68     891.1       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:36  425250.4      1.68     890.5       3.0 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:36  425267.9      1.67     889.9       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:36  425281.5      1.67     889.0       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:36  425271.3      1.67     887.8       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:36  425280.9      1.67     887.5       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:36  425296.5      1.66     886.1       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:36  425302.0      1.66     885.4       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:37  425315.0      1.65     884.1       3.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:37  425319.7      1.65     883.7       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:37  425312.9      1.65     883.0       3.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:37  425317.6      1.64     880.8       3.0 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:37  425331.2      1.64     880.6       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:37  425350.8      1.64     880.0       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:37  425353.3      1.63     878.5       3.0 instruction_arbiter/input_flops[156]/state_reg/D      0.00
    0:10:37  425365.9      1.62     877.8       3.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:38  425370.4      1.62     876.8       3.0 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:38  425381.9      1.62     876.5       3.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:38  425391.9      1.62     876.0       3.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:38  425396.2      1.61     875.4       3.3 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:10:38  425401.2      1.61     873.7       3.3 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:38  425428.3      1.61     873.3       3.3 instruction_arbiter/input_flops[73]/state_reg/D      0.00
    0:10:38  425425.0      1.60     873.2       3.3 instruction_arbiter/input_flops[110]/state_reg/D      0.00
    0:10:38  425427.0      1.60     873.2       3.3 instruction_arbiter/input_flops[119]/state_reg/D      0.00
    0:10:38  425423.3      1.60     872.9       3.3 instruction_arbiter/input_flops[159]/state_reg/D      0.00
    0:10:39  425430.8      1.60     871.9       3.8 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:10:39  425435.1      1.60     871.8       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:39  425433.0      1.60     871.7       3.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:39  425437.0      1.60     871.4       3.8 instruction_arbiter/input_flops[50]/state_reg/D      0.00
    0:10:39  425458.0      1.59     870.9       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:39  425463.8      1.59     870.8       3.8 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:10:39  425502.5      1.59     870.2       3.8 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:10:40  425511.1      1.59     869.0       3.8 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:40  425515.5      1.59     868.9       3.8 instruction_arbiter/input_flops[125]/state_reg/D      0.00
    0:10:40  425524.4      1.59     868.7       3.8 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:10:40  425524.9      1.58     868.5       3.8 instruction_arbiter/input_flops[102]/state_reg/D      0.00
    0:10:40  425532.0      1.58     868.3       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:40  425539.2      1.58     868.1       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:40  425556.4      1.58     867.4       3.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:40  425553.0      1.57     865.1       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:41  425561.4      1.57     864.9       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:41  425559.5      1.57     864.3       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:41  425569.2      1.57     863.1       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:41  425576.7      1.56     862.4       3.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:41  425585.7      1.56     862.3       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:41  425590.1      1.56     861.8       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:41  425591.8      1.55     861.6       3.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:41  425588.5      1.55     860.9       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:42  425587.9      1.55     860.4       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:42  425595.3      1.55     860.3       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:42  425591.9      1.54     859.6       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:42  425590.1      1.54     859.5       3.8 finished_wf/halted_reg[35]/dff_0/state_reg/D      0.00
    0:10:42  425587.8      1.54     858.8       3.8 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:10:42  425579.9      1.54     858.2       3.8 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:10:42  425582.7      1.54     858.1       3.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:43  425603.8      1.54     857.7       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:43  425611.7      1.53     856.8       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:43  425612.2      1.53     856.8       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:43  425612.2      1.53     856.7       3.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:43  425636.3      1.53     856.2       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:43  425648.1      1.53     855.7       4.8 instruction_arbiter/input_flops[117]/state_reg/D      0.00
    0:10:43  425662.5      1.53     855.4       4.8 instruction_arbiter/input_flops[125]/state_reg/D      0.00
    0:10:43  425678.5      1.52     855.4       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:43  425680.7      1.52     855.3       4.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:44  425688.5      1.52     855.3       4.8 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:46  425687.2      1.52     855.3       4.8                                0.00
    0:10:50  425685.8      1.52     855.0       4.8 instruction_arbiter/input_flops[117]/state_reg/D      0.00
    0:10:50  425693.6      1.52     854.4       4.8 instruction_arbiter/input_flops[138]/state_reg/D      0.00
    0:10:50  425688.4      1.52     853.8       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:50  425685.0      1.51     853.6       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:50  425674.0      1.51     853.3       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:50  425679.8      1.51     853.0       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:51  425679.0      1.51     852.9       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:51  425686.1      1.51     852.7       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:51  425694.8      1.51     852.4       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:51  425683.6      1.50     851.9       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:51  425687.0      1.50     851.7       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:51  425696.9      1.50     851.3       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:51  425700.7      1.50     851.3       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:52  425696.1      1.50     850.6       4.8 finished_wf/halted_reg[39]/dff_0/state_reg/D      0.00
    0:10:52  425690.6      1.50     850.3       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:52  425700.8      1.50     850.0       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:52  425705.9      1.50     850.0       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:52  425705.7      1.50     849.9       4.8 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:52  425704.6      1.49     849.4       4.8 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:52  425702.5      1.49     848.7       4.8 finished_wf/halted_reg[11]/dff_0/state_reg/D      0.00
    0:10:52  425713.0      1.49     848.4       5.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:53  425716.9      1.49     848.3       5.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:53  425714.0      1.49     847.6       5.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:53  425682.5      1.49     845.5       5.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:53  425686.1      1.48     845.3       5.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:53  425703.3      1.48     845.2       5.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:53  425709.5      1.48     844.6       5.0 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:53  425712.8      1.47     843.4       5.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:53  425716.0      1.47     842.5       5.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:54  425718.6      1.46     841.6       5.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:54  425727.7      1.46     841.2       5.5 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:54  425726.2      1.46     840.3       5.4 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:54  425731.2      1.46     840.3       5.4 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:10:54  425742.4      1.45     839.0       5.4 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:55  425733.8      1.45     838.8       5.4 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:55  425738.8      1.45     838.5       5.4 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:55  425744.5      1.45     838.2       5.4 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:55  425744.0      1.45     837.9       5.4 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:55  425738.4      1.45     837.6       5.4 instruction_arbiter/input_flops[57]/state_reg/D      0.00
    0:10:55  425742.7      1.45     837.4       5.4 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:55  425743.5      1.44     837.3       5.4 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:55  425743.5      1.44     837.3       5.4 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:55  425746.9      1.44     837.2       5.4 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:56  425750.5      1.44     836.3       5.4 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:10:56  425750.0      1.44     836.3       5.4 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:56  425742.3      1.44     836.1       5.4 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:56  425745.1      1.44     835.8       5.5 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:56  425746.8      1.44     835.5       5.5 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:10:56  425748.0      1.43     834.6       5.5 finished_wf/halted_reg[11]/dff_0/state_reg/D      0.00
    0:10:56  425754.6      1.43     834.4       5.5 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:56  425757.6      1.43     834.4       5.5 instruction_arbiter/input_flops[101]/state_reg/D      0.00
    0:10:57  425753.0      1.43     834.3       5.5 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:57  425748.4      1.43     834.1       5.5 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:57  425763.9      1.43     834.0       5.5 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:57  425767.7      1.43     834.0       5.5 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:57  425778.2      1.43     833.7       5.5 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:10:57  425784.0      1.43     833.5       5.5 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:57  425756.5      1.43     833.4       5.5 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:57  425750.9      1.43     833.4       5.5 instruction_arbiter/input_flops[68]/state_reg/D      0.00
    0:10:58  425750.3      1.43     832.8       5.5 finished_wf/halted_reg[25]/dff_0/state_reg/D      0.00
    0:10:58  425765.3      1.43     832.6       5.5 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:58  425765.9      1.42     832.3       5.5 instruction_arbiter/input_flops[69]/state_reg/D      0.00
    0:10:58  425772.7      1.42     832.2       5.5 finished_wf/halted_reg[25]/dff_0/state_reg/D      0.00
    0:10:58  425772.7      1.42     832.2       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:10:58  425774.7      1.42     832.2       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:10:58  425774.7      1.42     832.2       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:10:59  425774.7      1.42     832.2       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:10:59  425774.7      1.42     832.1       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:10:59  425759.8      1.42     832.1       5.5 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:10:59  425761.3      1.42     832.0       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:10:59  425761.3      1.42     831.8       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:10:59  425760.7      1.42     830.2       5.5 finished_wf/halted_reg[25]/dff_0/state_reg/D      0.00
    0:11:00  425767.1      1.42     830.1       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:11:00  425778.5      1.42     829.6       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:11:00  425787.9      1.42     829.0       5.5 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:11:00  425793.5      1.41     828.7       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:11:00  425800.0      1.41     828.0       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:11:00  425813.0      1.41     827.6       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:11:00  425818.1      1.41     827.4       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:11:00  425818.7      1.41     827.2       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:11:01  425812.8      1.40     827.1       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:01  425819.5      1.40     827.0       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:01  425818.1      1.40     826.9       5.5 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:11:01  425829.0      1.40     826.6       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:01  425831.0      1.40     826.6       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:01  425840.0      1.40     826.2       5.5 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:11:01  425847.5      1.40     826.0       5.5 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:11:01  425848.6      1.40     825.9       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:02  425851.9      1.40     825.9       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:02  425850.0      1.40     825.6       5.5 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:11:02  425884.7      1.39     825.3       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:02  425890.1      1.39     825.1       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:02  425891.6      1.39     825.0       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:02  425894.7      1.39     824.5       5.5 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:11:02  425904.3      1.39     824.3       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:02  425908.4      1.39     824.2       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:03  425920.2      1.39     824.0       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:03  425921.0      1.39     823.5       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:03  425912.2      1.39     823.4       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:03  425915.9      1.39     823.3       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:03  425925.6      1.39     823.0       5.5 finished_wf/halted_reg[9]/dff_0/state_reg/D      0.00
    0:11:03  425928.5      1.38     822.9       5.5 finished_wf/halted_reg[5]/dff_0/state_reg/D      0.00
    0:11:03  425936.3      1.38     822.6       5.5 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:11:03  425953.8      1.38     822.1       5.5 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:11:04  425947.0      1.38     822.0       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:04  425962.6      1.38     820.9       5.5 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:11:04  425966.8      1.37     820.5       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:04  425956.1      1.37     819.6       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:04  425957.9      1.37     819.4       5.5 instruction_arbiter/input_flops[102]/state_reg/D      0.00
    0:11:04  425961.5      1.37     819.2       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:04  425965.6      1.37     819.1       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:05  425966.7      1.37     818.9       5.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:11:05  425984.1      1.36     818.1       5.5 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:11:05  425984.1      1.36     817.5       5.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:11:05  425984.1      1.36     817.5       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:05  425989.4      1.36     817.2       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:05  425986.1      1.36     817.1       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:05  425985.4      1.36     817.1       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:05  425985.4      1.36     817.0       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:06  426003.9      1.36     816.4       5.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:06  426002.3      1.36     815.7       5.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:06  426006.5      1.35     815.4       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:06  426011.2      1.35     815.4       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:06  426017.6      1.35     815.2       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:06  426004.4      1.35     815.2       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:06  426008.2      1.35     815.1       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:07  426015.6      1.35     814.9       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:07  426015.0      1.35     813.6       5.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:07  426010.2      1.35     813.3       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:07  426008.1      1.35     813.2       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:07  426005.8      1.35     812.9       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:07  426005.8      1.34     812.8       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:07  425997.7      1.34     812.4       5.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:11:07  426010.4      1.34     812.0       5.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:11:07  426017.2      1.34     811.9       5.5 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:11:08  426038.4      1.34     811.7       5.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:11:08  426051.5      1.34     811.5       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:11:08  426076.6      1.33     811.2       5.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:11:08  426085.1      1.33     810.9       5.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:11:08  426101.2      1.33     810.7       5.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:11:08  426107.3      1.33     810.6       5.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:08  426107.3      1.33     810.6       5.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:11:08  426111.4      1.33     810.4       5.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:08  426111.4      1.33     810.4       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:09  426115.1      1.33     810.3       5.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:09  426123.4      1.33     810.1       5.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:09  426130.6      1.33     810.0       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:09  426122.0      1.33     810.0       5.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:09  426130.0      1.33     809.7       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:12  426142.3      1.33     808.9       5.5                                0.00
    0:11:13  426143.3      1.33     808.5       5.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:13  426150.8      1.32     808.3       5.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:13  426153.0      1.32     807.7       5.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:14  426157.9      1.32     806.7       5.5 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:11:14  426155.0      1.31     805.0       5.5 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:11:14  426160.4      1.31     804.8       5.5 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:11:14  426164.3      1.31     804.1       5.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:14  426165.1      1.30     803.3       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:14  426161.1      1.30     802.1       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:14  426142.1      1.29     800.7       5.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:14  426148.1      1.29     800.6       6.0 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:15  426152.8      1.29     800.5       6.0 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:15  426171.9      1.28     799.4       6.0 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:15  426179.7      1.28     798.8       6.0 instruction_arbiter/input_flops[123]/state_reg/D      0.00
    0:11:15  426190.2      1.28     798.6       6.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:15  426201.6      1.28     798.3       6.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:15  426206.9      1.28     798.3       6.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:15  426207.4      1.28     797.9       6.0 instruction_arbiter/input_flops[107]/state_reg/D      0.00
    0:11:15  426212.3      1.28     797.8       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:15  426214.9      1.27     797.5       6.5 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:11:16  426222.1      1.27     796.0       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:16  426224.4      1.27     795.8       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:16  426224.4      1.27     795.8       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:16  426236.3      1.27     795.8       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:16  426230.2      1.27     795.7       6.5 instruction_arbiter/input_flops[126]/state_reg/D      0.00
    0:11:16  426238.0      1.27     795.6       6.5 instruction_arbiter/input_flops[126]/state_reg/D      0.00
    0:11:16  426238.0      1.27     795.5       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:16  426238.6      1.27     795.3       6.5 instruction_arbiter/input_flops[149]/state_reg/D      0.00
    0:11:16  426244.6      1.27     795.2       6.5 instruction_arbiter/input_flops[147]/state_reg/D      0.00
    0:11:17  426255.7      1.27     795.1       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:17  426254.2      1.27     795.0       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:17  426239.6      1.27     795.0       6.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:11:17  426242.6      1.27     794.8       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:17  426244.6      1.27     794.8       6.5 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:17  426245.5      1.26     794.3       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:17  426253.4      1.26     794.2       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:17  426259.7      1.26     794.2       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:17  426261.3      1.26     793.8       6.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:11:18  426263.6      1.25     792.7       6.5 instruction_arbiter/input_flops[124]/state_reg/D      0.00
    0:11:18  426266.6      1.25     792.4       6.5 instruction_arbiter/input_flops[123]/state_reg/D      0.00
    0:11:18  426271.3      1.25     792.3       6.5 instruction_arbiter/input_flops[153]/state_reg/D      0.00
    0:11:18  426271.5      1.25     792.3       6.5 instruction_arbiter/input_flops[153]/state_reg/D      0.00
    0:11:18  426272.0      1.25     791.8       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:18  426275.7      1.25     791.8       6.5 instruction_arbiter/input_flops[153]/state_reg/D      0.00
    0:11:18  426279.2      1.25     791.1       6.5 instruction_arbiter/input_flops[142]/state_reg/D      0.00
    0:11:18  426284.9      1.24     789.9       6.5 instruction_arbiter/input_flops[123]/state_reg/D      0.00
    0:11:19  426289.5      1.24     789.3       6.5 instruction_arbiter/input_flops[153]/state_reg/D      0.00
    0:11:19  426287.8      1.24     788.3       6.5 instruction_arbiter/input_flops[142]/state_reg/D      0.00
    0:11:19  426288.1      1.24     788.3       6.5 instruction_arbiter/input_flops[142]/state_reg/D      0.00
    0:11:19  426289.2      1.24     788.0       6.5 instruction_arbiter/input_flops[142]/state_reg/D      0.00
    0:11:19  426293.7      1.24     787.7       6.5 instruction_arbiter/input_flops[142]/state_reg/D      0.00
    0:11:19  426292.4      1.23     787.6       6.5 instruction_arbiter/input_flops[155]/state_reg/D      0.00
    0:11:19  426293.9      1.23     787.3       6.5 instruction_arbiter/input_flops[155]/state_reg/D      0.00
    0:11:19  426288.1      1.23     786.4       6.5 instruction_arbiter/input_flops[142]/state_reg/D      0.00
    0:11:20  426293.9      1.23     786.3       6.5 instruction_arbiter/input_flops[142]/state_reg/D      0.00
    0:11:20  426293.9      1.23     786.3       6.5 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:11:20  426295.3      1.23     786.2       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:20  426297.6      1.23     786.2       6.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:20  426314.8      1.23     786.1       6.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:20  426337.1      1.22     785.6       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:20  426340.1      1.22     785.2       6.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:20  426346.2      1.22     785.1       6.5 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:11:21  426344.7      1.22     784.7       6.5 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:11:21  426375.1      1.22     784.5       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:21  426377.2      1.22     784.2       6.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:21  426382.2      1.22     784.0       6.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:21  426387.3      1.21     783.7       6.5 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:11:21  426386.3      1.21     783.7       6.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:21  426389.5      1.21     783.2       6.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:22  426397.3      1.21     783.2       6.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:22  426400.6      1.21     783.1       6.5 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:11:22  426403.9      1.21     783.1       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:22  426407.4      1.21     783.0       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:22  426403.4      1.21     782.9       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:22  426407.2      1.21     782.8       6.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:22  426415.8      1.21     782.0       6.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:22  426412.2      1.20     781.5       6.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:22  426417.1      1.20     781.2       6.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:23  426418.8      1.20     781.0       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:23  426414.8      1.20     780.6       6.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:23  426417.6      1.20     780.2       6.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:23  426418.6      1.20     779.9       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:23  426427.6      1.20     779.5       6.5 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:11:23  426428.8      1.19     779.2       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:23  426425.4      1.19     779.1       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:23  426448.5      1.19     779.0       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:24  426451.9      1.19     778.9       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:24  426456.7      1.19     778.8       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:24  426457.1      1.19     778.5       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:24  426457.1      1.19     778.4       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:24  426460.8      1.19     778.4       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:24  426464.4      1.19     777.9       6.5 instruction_arbiter/input_flops[41]/state_reg/D      0.00
    0:11:24  426466.6      1.19     777.6       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:24  426467.1      1.19     777.5       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:24  426479.2      1.19     777.3       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:25  426491.7      1.19     777.2       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:25  426500.2      1.18     777.0       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:25  426510.4      1.18     776.9       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:25  426510.4      1.18     776.9       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:25  426511.9      1.18     776.9       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:25  426511.9      1.18     776.9       6.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:25  426535.4      1.18     776.5       7.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:25  426535.4      1.18     776.4       7.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:25  426540.3      1.18     776.3       7.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:26  426535.2      1.18     775.6       7.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:26  426538.2      1.18     775.5       7.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:26  426537.0      1.17     774.4       7.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:26  426538.8      1.17     774.3       7.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:26  426548.0      1.17     774.1       7.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:26  426531.2      1.17     774.1       7.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:11:26  426534.0      1.17     774.1       7.5 instruction_arbiter/input_flops[157]/state_reg/D      0.00
    0:11:26  426537.7      1.17     774.0       7.5 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:11:27  426539.3      1.17     773.6       7.5 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:11:27  426541.3      1.17     773.5       7.5 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:11:27  426552.1      1.16     772.2       7.5 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:27  426546.7      1.16     771.4       7.5 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:27  426557.0      1.16     771.4       7.5 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:27  426562.9      1.16     771.0       7.5 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:27  426567.9      1.16     770.5       7.5 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:27  426572.3      1.16     770.5       7.5 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:27  426575.3      1.16     770.4       7.5 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:28  426592.6      1.15     767.8       7.5 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:11:28  426580.5      1.15     767.7       7.5 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:11:28  426554.9      1.15     767.1       7.5 instruction_arbiter/input_flops[79]/state_reg/D      0.00
    0:11:28  426558.7      1.15     767.0       7.5 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:28  426557.6      1.15     766.9       7.5 instruction_arbiter/input_flops[150]/state_reg/D      0.00
    0:11:28  426563.7      1.15     766.9       7.5 instruction_arbiter/input_flops[151]/state_reg/D      0.00
    0:11:28  426567.1      1.15     766.8       7.5 instruction_arbiter/input_flops[145]/state_reg/D      0.00
    0:11:28  426576.8      1.15     766.7       7.5 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:28  426580.9      1.15     766.6       7.5 instruction_arbiter/input_flops[145]/state_reg/D      0.00
    0:11:29  426580.9      1.15     766.1       7.5 instruction_arbiter/input_flops[145]/state_reg/D      0.00
    0:11:29  426588.4      1.14     765.9       7.5 instruction_arbiter/input_flops[145]/state_reg/D      0.00
    0:11:29  426588.9      1.14     765.6       7.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:29  426591.2      1.14     765.5       7.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:29  426593.9      1.14     765.4       7.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:29  426594.6      1.14     765.3       7.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:29  426592.2      1.14     764.8       7.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:29  426584.7      1.14     764.6       7.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:30  426593.8      1.13     764.5       7.9 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:30  426596.7      1.13     764.5       7.9 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:30  426609.2      1.13     764.0       7.9 instruction_arbiter/input_flops[21]/state_reg/D      0.00
    0:11:30  426627.1      1.13     763.4       7.9 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:30  426636.2      1.13     763.1       7.9 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:31  426651.7      1.12     762.6       8.0 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:31  426653.8      1.12     762.4       8.0 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:31  426646.9      1.12     762.3       8.0 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:31  426652.9      1.12     762.1       8.0 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:31  426658.1      1.12     761.9       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:31  426667.0      1.12     761.7       8.0 instruction_arbiter/input_flops[12]/state_reg/D      0.00
    0:11:31  426676.7      1.12     761.3       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:31  426682.2      1.12     761.2       8.0 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:32  426682.7      1.12     761.1       8.0 instruction_arbiter/input_flops[100]/state_reg/D      0.00
    0:11:32  426694.6      1.11     761.0       8.0 instruction_arbiter/input_flops[58]/state_reg/D      0.00
    0:11:32  426698.2      1.11     760.8       8.0 instruction_arbiter/input_flops[58]/state_reg/D      0.00
    0:11:32  426714.1      1.11     760.6       8.0 instruction_arbiter/input_flops[66]/state_reg/D      0.00
    0:11:32  426714.8      1.11     760.4       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:32  426735.8      1.11     759.9       8.0 instruction_arbiter/input_flops[21]/state_reg/D      0.00
    0:11:32  426751.5      1.11     759.5       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:32  426770.3      1.11     759.0       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:33  426779.9      1.11     758.8       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:33  426800.2      1.10     758.6       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:33  426799.2      1.10     758.2       8.0 instruction_arbiter/input_flops[66]/state_reg/D      0.00
    0:11:33  426803.2      1.10     758.1       8.0 instruction_arbiter/input_flops[58]/state_reg/D      0.00
    0:11:33  426827.7      1.10     757.7       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:33  426824.2      1.10     757.5       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:33  426824.2      1.10     757.5       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:34  426822.2      1.10     757.2       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:34  426825.2      1.10     757.1       8.0 instruction_arbiter/input_flops[58]/state_reg/D      0.00
    0:11:34  426821.9      1.10     757.0       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:34  426827.3      1.10     756.8       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:34  426821.7      1.09     756.2       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:34  426816.5      1.09     756.1       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:34  426822.4      1.09     755.9       8.0 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:11:35  426824.0      1.09     755.9       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:35  426836.2      1.09     755.6       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:35  426825.2      1.09     755.4       8.0 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:11:35  426836.3      1.09     755.2       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:35  426842.2      1.09     755.1       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:35  426818.4      1.09     754.9       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:35  426829.8      1.09     754.6       8.0 instruction_arbiter/input_flops[12]/state_reg/D      0.00
    0:11:35  426830.8      1.09     754.5       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:36  426852.1      1.09     754.4       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:36  426861.8      1.09     754.2       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:36  426868.2      1.08     754.2       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:36  426870.2      1.08     754.0       8.0 instruction_arbiter/input_flops[12]/state_reg/D      0.00
    0:11:36  426883.0      1.08     754.0       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:36  426885.9      1.08     753.9       8.0 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:11:36  426897.3      1.08     753.7       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:37  426897.8      1.08     753.6       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:37  426886.6      1.08     753.6       8.0 instruction_arbiter/input_flops[12]/state_reg/D      0.00
    0:11:37  426886.6      1.08     753.6       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:37  426891.9      1.08     753.5       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:37  426907.6      1.08     753.5       8.0 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:11:38  426917.5      1.08     753.4       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:38  426924.5      1.08     753.3       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:38  426930.2      1.08     753.3       8.0 instruction_arbiter/input_flops[12]/state_reg/D      0.00
    0:11:38  426931.5      1.08     753.1       8.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:38  426934.7      1.08     753.0       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:38  426936.8      1.08     752.9       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:38  426937.9      1.08     752.9       8.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:39  426945.8      1.08     752.8       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:39  426948.8      1.08     752.7       8.5 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:39  426960.6      1.08     752.7       8.5 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:11:39  426965.2      1.08     752.5       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:39  426969.0      1.08     752.3       8.5 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:39  426970.5      1.08     752.1       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:40  426970.8      1.08     751.9       8.5 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:11:40  426973.1      1.08     751.8       8.5 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:11:40  426982.2      1.07     734.1       8.5 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:40  426994.7      1.07     733.9       8.5 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:40  427000.1      1.07     733.7       8.5 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:40  427017.5      1.07     733.5       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:40  427014.8      1.07     732.9       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:40  427020.9      1.07     732.7       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:41  427021.6      1.07     732.6       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:41  427020.7      1.07     732.5       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:41  427023.7      1.07     732.3       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:41  427022.5      1.07     732.1       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:41  427023.1      1.07     732.0       8.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:41  427034.3      1.07     731.9       9.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:41  427046.6      1.06     731.7       9.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:41  427052.9      1.06     731.6       9.0 instruction_arbiter/input_flops[12]/state_reg/D      0.00
    0:11:42  427063.0      1.06     731.6       9.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:42  427063.0      1.06     731.6       9.0 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:11:50  427105.2      1.06     731.1       9.0                                0.00
    0:11:51  427104.4      1.06     730.8       9.0 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:51  427106.4      1.06     730.3       9.0 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:11:51  427113.4      1.06     730.2       9.0 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:11:51  427118.8      1.06     730.0       9.0 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:11:51  427119.0      1.06     729.6       9.0 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:51  427122.5      1.06     729.3       9.0 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:52  427126.0      1.05     729.1       9.0 instruction_arbiter/input_flops[41]/state_reg/D      0.00
    0:11:52  427125.2      1.05     727.9       9.0 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:52  427130.8      1.05     727.7       9.0 instruction_arbiter/input_flops[41]/state_reg/D      0.00
    0:11:52  427138.3      1.05     727.5       9.0 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:52  427140.7      1.05     727.4       9.0 instruction_arbiter/input_flops[41]/state_reg/D      0.00
    0:11:52  427140.7      1.05     727.4       9.0 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:52  427146.8      1.05     727.2       9.0 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:52  427160.4      1.04     726.3       9.0 instruction_arbiter/input_flops[154]/state_reg/D      0.00
    0:11:53  427167.9      1.04     726.2       9.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:53  427153.1      1.04     726.1       9.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:53  427156.2      1.04     726.1       9.0 instruction_arbiter/input_flops[58]/state_reg/D      0.00
    0:11:53  427157.1      1.04     726.0       9.0 instruction_arbiter/input_flops[58]/state_reg/D      0.00
    0:11:53  427166.0      1.04     725.8       9.0 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:11:54  427165.7      1.04     725.7       9.0 instruction_arbiter/input_flops[58]/state_reg/D      0.00
    0:11:54  427151.5      1.04     725.3       9.0 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:11:54  427152.0      1.04     725.1       9.0 instruction_arbiter/input_flops[138]/state_reg/D      0.00
    0:11:54  427162.7      1.04     725.1       9.0 instruction_arbiter/input_flops[138]/state_reg/D      0.00
    0:11:54  427168.5      1.04     722.9       9.0 instruction_arbiter/input_flops[106]/state_reg/D      0.00
    0:11:54  427169.7      1.04     722.9       9.0 instruction_arbiter/input_flops[152]/state_reg/D      0.00
    0:11:54  427172.2      1.04     722.9       9.0 instruction_arbiter/input_flops[107]/state_reg/D      0.00
    0:11:55  427172.5      1.04     722.8       9.0 instruction_arbiter/input_flops[152]/state_reg/D      0.00
    0:11:55  427166.0      1.04     722.8       9.0 instruction_arbiter/input_flops[152]/state_reg/D      0.00
    0:11:55  427159.6      1.03     721.0       9.0 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:11:55  427164.2      1.03     720.4       9.0 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:56  427172.7      1.03     719.4       9.0 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:11:56  427178.1      1.02     719.0       9.0 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:56  427200.6      1.02     718.5       9.0 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:56  427206.2      1.02     718.4       9.0 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:56  427209.7      1.02     718.3       9.0 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:11:56  427212.5      1.02     718.2       9.0 instruction_arbiter/input_flops[152]/state_reg/D      0.00
    0:11:56  427226.6      1.02     718.0       9.0 instruction_arbiter/input_flops[147]/state_reg/D      0.00
    0:12:04  427230.9      1.02     717.8       8.9                                0.00
    0:12:05  427230.4      1.02     717.8       8.9 instruction_arbiter/input_flops[152]/state_reg/D      0.00
    0:12:05  427220.0      1.02     717.6       8.9 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:12:05  427234.2      1.01     717.4       8.9 instruction_arbiter/input_flops[152]/state_reg/D      0.00
    0:12:06  427244.6      1.01     717.3       8.9 instruction_arbiter/input_flops[38]/state_reg/D      0.00
    0:12:06  427246.4      1.01     717.2       8.9 instruction_arbiter/input_flops[59]/state_reg/D      0.00
    0:12:06  427249.4      1.01     717.0       8.9 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:12:06  427249.1      1.01     716.8       8.9 finished_wf/halted_reg[7]/dff_0/state_reg/D      0.00
    0:12:06  427257.9      1.01     715.2       8.9 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:06  427259.7      1.00     715.1       8.9 instruction_arbiter/input_flops[29]/state_reg/D      0.00
    0:12:06  427267.1      1.00     714.8       8.9 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:06  427267.8      1.00     475.7       8.8 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:12:07  427273.0      1.00     475.4       8.8 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:07  427276.0      1.00     475.1       8.8 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:07  427286.6      1.00     474.9       8.8 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:12:07  427282.6      1.00     474.8       8.8 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:07  427281.1      1.00     474.5       8.8 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:07  427282.6      1.00     474.5       8.8 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:07  427286.1      1.00     474.3       8.8 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:12:07  427286.4      0.99     474.1       8.8 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:08  427283.1      0.99     472.9       8.8 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:12:08  427290.5      0.99     472.8       8.8 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:12:08  427292.0      0.99     472.7       8.8 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:12:08  427290.7      0.99     472.3       8.8 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:08  427290.4      0.99     472.2       8.8 instruction_arbiter/input_flops[150]/state_reg/D      0.00
    0:12:08  427278.2      0.99     472.2       8.8 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:08  427276.5      0.99     472.1       8.8 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:08  427278.4      0.99     472.1       8.8 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:09  427279.4      0.99     472.1       8.8 instruction_arbiter/input_flops[150]/state_reg/D      0.00
    0:12:09  427281.4      0.99     472.0       8.8 instruction_arbiter/input_flops[51]/state_reg/D      0.00
    0:12:09  427283.4      0.98     472.0       8.8 instruction_arbiter/input_flops[97]/state_reg/D      0.00
    0:12:09  427283.7      0.98     472.0       8.8 instruction_arbiter/input_flops[150]/state_reg/D      0.00
    0:12:09  427301.2      0.98     471.9       8.8 instruction_arbiter/input_flops[93]/state_reg/D      0.00
    0:12:09  427305.0      0.98     471.9       8.8 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:12:09  427314.1      0.98     471.9       8.8 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:09  427314.4      0.98     471.9       8.8 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:16  427364.5      0.98     471.0      20.6                                0.00
    0:12:17  427366.5      0.98     471.0      20.6 instruction_arbiter/input_flops[150]/state_reg/D      0.00
    0:12:17  427370.0      0.98     471.0      20.6 instruction_arbiter/input_flops[118]/state_reg/D      0.00
    0:12:17  427369.7      0.98     470.8      20.6 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:12:18  427371.7      0.98     470.8      20.6 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:12:18  427377.5      0.98     470.6      20.6 instruction_arbiter/input_flops[121]/state_reg/D      0.00
    0:12:18  427371.9      0.98     469.9      20.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:18  427382.0      0.98     469.7      20.6 instruction_arbiter/input_flops[137]/state_reg/D      0.00
    0:12:18  427394.0      0.98     469.3      20.6 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:12:18  427394.0      0.97     469.3      20.6 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:12:19  427402.9      0.97     469.2      20.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:12:19  427406.9      0.97     469.0      20.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:19  427420.4      0.97     468.9      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:19  427431.4      0.97     468.7      20.6 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:12:19  427430.8      0.97     468.5      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:19  427430.8      0.97     468.5      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:19  427431.9      0.97     468.4      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:19  427435.2      0.97     468.4      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:19  427435.4      0.97     468.4      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:19  427440.2      0.97     468.3      20.6 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:12:20  427447.4      0.97     468.2      20.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:20  427455.1      0.97     468.2      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:20  427458.4      0.97     468.2      20.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:20  427460.7      0.97     467.5      20.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:20  427461.2      0.97     467.4      20.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:20  427455.4      0.97     466.7      20.6 finished_wf/halted_reg[26]/dff_0/state_reg/D      0.00
    0:12:20  427457.8      0.96     466.4      20.6 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:20  427459.3      0.96     465.6      20.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:21  427462.4      0.96     465.6      20.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:21  427466.6      0.96     465.5      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:21  427466.7      0.96     465.5      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:21  427468.8      0.96     465.3      20.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:21  427469.1      0.96     465.3      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:21  427464.5      0.96     465.3      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:21  427466.9      0.96     465.2      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:22  427464.5      0.96     465.2      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:22  427465.0      0.96     465.2      20.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:32  427469.5      0.96     464.9      22.6                                0.00
    0:12:32  427472.1      0.96     464.9      22.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:32  427483.3      0.95     464.4      22.6 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:12:33  427486.1      0.95     464.0      22.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:33  427486.1      0.95     463.9      22.6 instruction_arbiter/input_flops[130]/state_reg/D      0.00
    0:12:33  427489.2      0.95     463.7      22.6 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:33  427488.2      0.95     463.7      22.6 instruction_arbiter/input_flops[104]/state_reg/D      0.00
    0:12:33  427495.2      0.95     462.8      22.6 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:33  427498.5      0.95     462.7      22.6 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:33  427504.4      0.94     462.3      22.6 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:33  427502.6      0.94     461.5      22.6 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:34  427512.5      0.94     461.4      22.6 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:34  427512.0      0.94     461.4      22.6 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:12:34  427511.4      0.94     460.8      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:34  427521.1      0.94     460.7      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:34  427521.1      0.94     460.7      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:34  427521.1      0.94     460.5      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:35  427531.1      0.94     460.4      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:35  427535.0      0.94     460.2      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:35  427542.6      0.93     459.9      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:35  427544.7      0.93     459.3      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:35  427538.3      0.93     459.1      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:35  427541.4      0.93     458.8      22.6 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:35  427544.5      0.93     458.8      22.6 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:36  427545.0      0.93     458.7      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:36  427548.3      0.93     458.7      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:36  427556.0      0.93     458.7      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:36  427561.4      0.93     458.6      22.6 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:36  427571.9      0.93     458.6      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:36  427571.9      0.93     458.5      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:36  427571.9      0.93     458.5      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:36  427573.6      0.93     458.5      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:36  427576.8      0.93     457.3      22.6 finished_wf/halted_reg[32]/dff_0/state_reg/D      0.00
    0:12:36  427574.3      0.92     457.0      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:37  427575.0      0.92     456.7      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:37  427574.7      0.92     456.7      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:37  427584.7      0.92     456.5      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:37  427601.0      0.92     456.2      22.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:37  427608.0      0.91     455.1      22.6 instruction_arbiter/input_flops[124]/state_reg/D      0.00
    0:12:38  427616.0      0.91     454.6      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:38  427623.0      0.91     453.7      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:38  427632.1      0.91     453.6      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:38  427636.6      0.91     453.2      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:38  427649.5      0.90     453.0      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:38  427653.2      0.90     452.9      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:38  427670.5      0.90     452.2      22.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:12:38  427670.0      0.90     452.0      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:38  427673.2      0.90     451.9      22.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:12:39  427683.3      0.90     451.3      22.6 instruction_arbiter/input_flops[123]/state_reg/D      0.00
    0:12:39  427674.7      0.90     450.7      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:39  427682.7      0.89     448.9      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:39  427705.2      0.89     448.6      22.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:12:39  427700.0      0.89     447.1      22.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:12:39  427699.7      0.88     446.7      22.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:39  427716.6      0.88     446.5      23.1 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:39  427727.4      0.88     445.1      23.6 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:12:40  427738.8      0.87     444.4      23.6 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:12:40  427748.1      0.87     444.2      23.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:40  427753.9      0.87     443.8      23.6 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:12:40  427753.2      0.86     442.9      23.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:40  427762.2      0.86     442.7      23.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:40  427764.8      0.86     442.2      23.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:40  427773.2      0.85     441.8      23.6 instruction_arbiter/input_flops[83]/state_reg/D      0.00
    0:12:40  427779.4      0.85     441.6      23.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:41  427788.9      0.85     441.5      23.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:41  427793.0      0.85     441.3      23.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:12:41  427799.2      0.85     441.3      23.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:12:41  427799.5      0.85     441.1      23.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:12:41  427804.3      0.85     441.0      23.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:12:41  427809.7      0.85     440.9      24.1 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:41  427815.9      0.85     440.6      24.1 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:12:41  427828.1      0.84     439.9      24.1 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:42  427832.7      0.84     439.7      24.1 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:42  427832.4      0.84     439.6      24.1 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:12:42  427837.9      0.84     439.3      24.1 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:42  427845.4      0.84     438.7      24.1 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:42  427844.6      0.84     438.7      24.1 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:42  427826.1      0.84     438.3      24.1 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:12:42  427833.7      0.84     438.1      24.1 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:42  427835.5      0.84     437.9      24.1 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:45  427890.3      0.83     438.0      26.6 instruction_arbiter/input_flops[90]/state_reg/D      0.00
    0:12:45  427872.7      0.83     437.9      26.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:12:46  427872.5      0.83     437.9      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:46  427872.5      0.83     437.9      26.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:46  427876.1      0.83     437.8      26.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:12:46  427877.1      0.83     437.8      26.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:12:46  427877.9      0.83     437.8      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:47  427880.3      0.83     437.6      26.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:12:47  427883.3      0.83     437.6      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:47  427892.4      0.83     437.6      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:47  427891.8      0.83     437.6      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:47  427886.4      0.83     437.6      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:54  427923.4      0.83     437.1      26.6                                0.00
    0:12:54  427923.2      0.83     437.0      26.6 finished_wf/halted_reg[24]/dff_0/state_reg/D      0.00
    0:12:54  427925.2      0.83     436.9      26.6 finished_wf/halted_reg[28]/dff_0/state_reg/D      0.00
    0:12:54  427929.6      0.83     436.8      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:54  427930.4      0.83     436.5      26.6 instruction_arbiter/input_flops[94]/state_reg/D      0.00
    0:12:54  427930.1      0.83     436.4      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:54  427930.1      0.83     436.2      26.6 finished_wf/halted_reg[28]/dff_0/state_reg/D      0.00
    0:12:54  427925.7      0.83     434.5      26.6 instruction_arbiter/input_flops[125]/state_reg/D      0.00
    0:12:54  427927.4      0.82     434.3      26.6 finished_wf/halted_reg[28]/dff_0/state_reg/D      0.00
    0:12:55  427928.3      0.82     433.9      26.6 finished_wf/halted_reg[28]/dff_0/state_reg/D      0.00
    0:12:55  427946.7      0.81     432.4      26.6 finished_wf/halted_reg[28]/dff_0/state_reg/D      0.00
    0:12:55  427946.7      0.81     432.1      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:55  427946.7      0.81     432.1      26.6 finished_wf/halted_reg[28]/dff_0/state_reg/D      0.00
    0:12:55  427947.7      0.81     432.0      26.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:12:55  427953.2      0.81     431.8      26.6 finished_wf/halted_reg[12]/dff_0/state_reg/D      0.00
    0:12:55  427955.5      0.81     431.4      26.6 instruction_arbiter/input_flops[94]/state_reg/D      0.00
    0:12:55  427950.2      0.81     431.3      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:56  427953.6      0.81     431.3      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:56  427949.8      0.81     431.3      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:56  427959.3      0.80     430.8      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:56  427950.4      0.80     430.3      26.6 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:12:56  427946.6      0.80     429.7      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:57  427954.9      0.80     429.3      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:12:57  427961.4      0.80     428.9      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:12:57  427976.1      0.80     426.1      26.6                                0.00
    0:12:58  427981.0      0.79     425.9      26.6 finished_wf/halted_reg[12]/dff_0/state_reg/D      0.00
    0:12:58  427984.2      0.78     425.6      26.6 finished_wf/halted_reg[38]/dff_0/state_reg/D      0.00
    0:12:58  427967.7      0.78     422.1      26.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:12:58  427996.9      0.77     421.8      26.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:12:58  428002.2      0.76     419.8      26.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:12:58  427989.0      0.75     415.1      26.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:12:58  427989.0      0.75     415.1      26.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:12:58  427993.8      0.75     415.0      26.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:12:59  427995.0      0.75     415.0      26.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:12:59  427995.3      0.74     414.9      26.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:12:59  428001.2      0.74     414.7      26.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:12:59  428001.3      0.73     414.5      26.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:12:59  428001.3      0.73     414.4      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:12:59  428018.1      0.73     413.6      26.6 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:12:59  428024.9      0.72     413.4      26.6 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:12:59  428020.6      0.72     410.0      26.6 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:00  428023.3      0.72     409.9      26.6 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:00  428022.6      0.72     409.8      26.6 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:00  428026.4      0.71     408.7      26.6 finished_wf/halted_reg[39]/dff_0/state_reg/D      0.00
    0:13:00  428039.8      0.71     408.7      26.6 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:00  428036.0      0.71     408.7      26.6 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:13:00  428035.3      0.71     408.6      26.6 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:13:00  428025.6      0.70     408.3      26.6 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:13:00  428032.9      0.70     407.4      26.6 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:13:01  428048.6      0.70     406.5      26.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:13:01  428053.3      0.69     406.3      26.6 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:13:01  428050.4      0.69     406.0      26.6 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:13:01  428049.2      0.69     404.3      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:01  428049.9      0.68     404.2      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:01  428052.1      0.68     404.2      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:01  428052.2      0.68     404.2      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:01  428062.3      0.68     404.0      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:02  428062.1      0.68     403.8      26.6 instruction_arbiter/input_flops[125]/state_reg/D      0.00
    0:13:02  428055.9      0.68     403.6      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:02  428042.6      0.67     401.9      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:02  428053.5      0.67     401.0      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:03  428072.9      0.66     400.5      26.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:13:03  428073.4      0.66     400.5      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:03  428077.1      0.66     400.3      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:03  428068.7      0.66     399.7      26.6 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:13:03  428087.2      0.66     399.4      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:03  428085.4      0.66     399.3      26.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:13:03  428085.6      0.65     399.2      26.6 instruction_arbiter/input_flops[149]/state_reg/D      0.00
    0:13:03  428089.4      0.65     398.8      26.6 instruction_arbiter/input_flops[69]/state_reg/D      0.00
    0:13:03  428094.2      0.65     398.9      26.6 instruction_arbiter/input_flops[69]/state_reg/D      0.00
    0:13:04  428103.1      0.65     397.5      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:04  428105.0      0.65     397.4      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:04  428106.6      0.65     397.2      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:04  428114.7      0.64     395.8      26.6 instruction_arbiter/input_flops[69]/state_reg/D      0.00
    0:13:04  428114.5      0.64     395.8      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:04  428115.7      0.64     395.7      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:04  428122.4      0.64     394.9      26.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:13:04  428120.5      0.64     394.9      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:05  428121.8      0.64     394.7      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:05  428126.9      0.63     394.5      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:05  428128.7      0.63     394.1      26.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:13:05  428131.4      0.63     394.1      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:05  428133.9      0.63     394.0      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:05  428140.0      0.63     393.9      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:05  428147.4      0.63     393.8      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:05  428147.9      0.63     393.8      26.6 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:13:06  428148.1      0.63     393.8      26.6 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:13:06  428148.1      0.63     393.8      26.6 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:13:06  428151.6      0.62     393.7      26.6 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:13:06  428156.2      0.62     393.7      26.6 finished_wf/halted_reg[1]/dff_0/state_reg/D      0.00
    0:13:06  428159.5      0.62     393.6      26.6 finished_wf/halted_reg[1]/dff_0/state_reg/D      0.00
    0:13:06  428159.5      0.62     393.6      26.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:06  428163.4      0.62     393.3      26.6 instruction_arbiter/input_flops[125]/state_reg/D      0.00
    0:13:07  428158.6      0.62     392.0      26.6 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:13:07  428161.3      0.62     122.4      26.6 finished_wf/halted_reg[1]/dff_0/state_reg/D      0.00
    0:13:07  428161.5      0.62     122.4      26.6 finished_wf/halted_reg[1]/dff_0/state_reg/D      0.00
    0:13:07  428161.5      0.62     122.4      26.6 finished_wf/halted_reg[1]/dff_0/state_reg/D      0.00
    0:13:07  428162.0      0.62     122.3      26.6 instruction_arbiter/input_flops[83]/state_reg/D      0.00
    0:13:07  428169.2      0.62     122.6      26.6 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:07  428174.1      0.62     122.5      26.6 finished_wf/halted_reg[5]/dff_0/state_reg/D      0.00
    0:13:07  428177.0      0.62     122.3      26.6 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:13:08  428181.0      0.61     122.3      26.6 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:13:08  428194.2      0.61     122.2      26.6 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:13:08  428196.5      0.61     121.8      26.6 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:13:08  428205.8      0.61     121.4      26.6 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:13:08  428200.8      0.61     120.8      26.6 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:13:08  428190.9      0.61     120.3      26.6 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:13:08  428188.5      0.61     120.3      26.6 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:13:08  428185.5      0.61     120.2      26.6 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:13:08  428188.2      0.61     120.2      26.6 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:13:08  428188.5      0.61     120.2      26.6 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:13:09  428191.5      0.61     120.2      26.6 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:13:09  428189.9      0.61     120.2      26.6 finished_wf/halted_reg[5]/dff_0/state_reg/D      0.00
    0:13:09  428196.3      0.61     120.2      26.6 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:13:09  428196.3      0.61     120.2      26.6 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:13:09  428200.6      0.61     120.2      26.6 finished_wf/halted_reg[5]/dff_0/state_reg/D      0.00
    0:13:09  428200.6      0.61     120.1      26.6 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:13:09  428200.6      0.61     120.1      26.6 finished_wf/halted_reg[27]/dff_0/state_reg/D      0.00
    0:13:09  428200.6      0.61     120.1      26.6 finished_wf/halted_reg[15]/dff_0/state_reg/D      0.00
    0:13:09  428200.6      0.60     120.1      26.6 finished_wf/halted_reg[27]/dff_0/state_reg/D      0.00
    0:13:10  428208.8      0.60     120.0      26.6 instruction_arbiter/input_flops[113]/state_reg/D      0.00
    0:13:10  428207.7      0.60     120.0      26.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:19  428234.1      0.60     118.2      26.5                                0.00
    0:13:19  428234.1      0.60     118.2      26.5 finished_wf/halted_reg[23]/dff_0/state_reg/D      0.00
    0:13:19  428236.5      0.60     118.2      26.5 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:19  428236.5      0.60     118.2      26.5 finished_wf/halted_reg[22]/dff_0/state_reg/D      0.00
    0:13:19  428240.7      0.60     117.6      26.5 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:19  428241.2      0.60     117.6      26.5 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:19  428243.8      0.60     117.6      26.5 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:20  428245.0      0.60     117.4      26.5 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:20  428245.3      0.60     117.4      26.5 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:20  428245.3      0.60     117.4      26.5 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:20  428248.1      0.60     117.3      26.5 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:13:21  428262.2      0.60     117.4      26.5 instruction_arbiter/input_flops[167]/state_reg/D      0.00
    0:13:21  428272.9      0.59     117.4      26.5 instruction_arbiter/input_flops[167]/state_reg/D      0.00
    0:13:21  428273.0      0.59     117.3      26.5 instruction_arbiter/input_flops[129]/state_reg/D      0.00
    0:13:21  428274.2      0.59     116.6      26.5 instruction_arbiter/input_flops[94]/state_reg/D      0.00
    0:13:21  428274.5      0.59     116.5      26.5 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:21  428274.5      0.59     116.4      26.5 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:25  428309.9      0.59     115.3      26.5                                0.00
    0:13:25  428310.2      0.58     115.0      26.5 instruction_arbiter/input_flops[44]/state_reg/D      0.00
    0:13:25  428316.3      0.58     115.4      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:25  428316.6      0.58     114.4      26.5 instruction_arbiter/input_flops[126]/state_reg/D      0.00
    0:13:25  428315.0      0.57     114.2      26.5 instruction_arbiter/input_flops[126]/state_reg/D      0.00
    0:13:26  428314.3      0.57     113.5      26.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:13:26  428320.3      0.57     113.6      26.5 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:13:26  428320.1      0.57     112.8      26.5 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:26  428311.3      0.57     111.2      26.5 instruction_arbiter/input_flops[103]/state_reg/D      0.00
    0:13:26  428322.4      0.56     110.8      26.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:13:26  428325.5      0.56     110.6      26.5 instruction_arbiter/input_flops[126]/state_reg/D      0.00
    0:13:26  428333.9      0.56     110.2      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:26  428318.2      0.56     110.0      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:26  428332.4      0.55     109.5      26.5 instruction_arbiter/input_flops[167]/state_reg/D      0.00
    0:13:27  428336.7      0.55     109.0      26.5 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:27  428340.9      0.55     108.7      26.5 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:13:27  428348.5      0.55     107.8      26.5 instruction_arbiter/input_flops[27]/state_reg/D      0.00
    0:13:27  428341.3      0.54     107.7      26.5 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:27  428337.0      0.54     106.9      26.5 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:27  428340.6      0.54     106.4      26.5 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:27  428353.3      0.54     105.8      26.5 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:13:28  428352.6      0.53     105.3      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:28  428358.6      0.53     105.2      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:28  428367.8      0.53     104.3      26.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:13:28  428367.8      0.53     104.3      26.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:13:28  428352.5      0.52     103.7      26.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:13:28  428355.7      0.52     103.7      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:28  428358.4      0.52     103.4      26.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:13:28  428358.7      0.52     103.4      26.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:13:28  428361.2      0.52     103.0      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:28  428361.5      0.52     102.7      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:29  428366.0      0.52     102.5      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:29  428366.3      0.51     102.1      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:29  428370.7      0.51     102.1      26.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:29  428376.4      0.51     102.0      26.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:29  428375.9      0.51     101.3      26.6 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:13:29  428382.2      0.51     101.3      26.6 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:13:29  428389.0      0.51     100.8      26.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:29  428390.5      0.51     100.7      26.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:29  428405.5      0.51     100.2      26.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:30  428397.2      0.50      99.3      26.6 instruction_arbiter/input_flops[55]/state_reg/D      0.00
    0:13:30  428390.6      0.50      99.3      26.6 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:30  428381.2      0.50      98.4      26.6 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:30  428377.6      0.50      97.9      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:30  428377.3      0.49      97.6      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:30  428360.1      0.49      97.1      26.6 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:30  428366.6      0.49      96.6      26.6 instruction_arbiter/input_flops[122]/state_reg/D      0.00
    0:13:31  428368.2      0.49      96.3      26.6 finished_wf/halted_reg[2]/dff_0/state_reg/D      0.00
    0:13:31  428367.9      0.49      96.1      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:31  428367.9      0.49      96.1      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:31  428386.7      0.48      94.7      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:31  428386.4      0.48      94.5      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:31  428384.6      0.48      93.6      26.6 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:13:31  428384.6      0.48      93.5      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:31  428386.7      0.48      93.5      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:32  428386.1      0.48      93.5      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:32  428392.2      0.48      93.1      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:32  428385.5      0.47      92.7      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:32  428367.2      0.47      91.9      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:32  428364.5      0.46      91.6      26.6 instruction_arbiter/input_flops[122]/state_reg/D      0.00
    0:13:32  428367.8      0.46      91.4      26.6 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:13:32  428368.3      0.46      90.8      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:32  428368.3      0.46      90.8      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:33  428368.5      0.46      90.6      26.6 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:13:33  428370.1      0.46      90.6      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:33  428375.7      0.46      90.5      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:33  428376.0      0.46      90.5      26.6 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:13:33  428379.8      0.46      90.5      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:33  428381.7      0.46      90.2      26.6 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:13:33  428388.2      0.45      90.0      26.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:33  428385.1      0.45      90.0      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:34  428394.1      0.45      89.9      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:34  428398.1      0.45      89.5      26.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:34  428403.6      0.45      89.0      26.6 instruction_arbiter/input_flops[122]/state_reg/D      0.00
    0:13:34  428404.2      0.45      89.0      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:34  428406.5      0.45      88.7      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:34  428409.6      0.45      88.6      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:34  428409.0      0.45      88.6      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:34  428412.4      0.45      88.5      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:35  428412.4      0.45      88.5      26.6 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:13:35  428416.1      0.45      88.5      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:35  428425.2      0.45      88.3      26.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:35  428430.0      0.45      88.3      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:35  428430.0      0.45      88.3      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:35  428430.0      0.45      88.3      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:35  428433.1      0.45      88.2      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:35  428434.9      0.45      88.0      26.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:13:36  428437.4      0.45      88.0      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:36  428429.8      0.45      88.0      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:36  428434.5      0.44      87.5      26.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:37  428470.3      0.44      87.4      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:37  428469.2      0.44      87.2      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:37  428484.5      0.44      87.0      26.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:37  428491.4      0.44      86.3      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:37  428488.8      0.44      85.7      26.6 instruction_arbiter/input_flops[47]/state_reg/D      0.00
    0:13:37  428494.9      0.44      85.9      26.6 instruction_arbiter/input_flops[47]/state_reg/D      0.00
    0:13:37  428504.3      0.43      85.4      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:37  428515.6      0.43      85.3      26.6 instruction_arbiter/input_flops[47]/state_reg/D      0.00
    0:13:38  428514.9      0.43      85.3      26.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:38  428514.9      0.43      85.0      26.6 instruction_arbiter/input_flops[103]/state_reg/D      0.00
    0:13:38  428512.1      0.43      84.9      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:38  428514.9      0.43      84.9      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:38  428514.9      0.43      84.9      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:38  428514.9      0.43      84.9      26.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:38  428520.6      0.43      84.9      26.8 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:38  428523.2      0.43      84.9      26.8 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:39  428530.1      0.43      84.5      26.8 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:13:39  428534.1      0.43      84.4      26.8 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:13:39  428534.1      0.43      84.4      26.8 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:13:45  428611.9      0.43      83.9      27.3                                0.00
    0:13:45  428593.3      0.43      83.9      27.3 instruction_arbiter/input_flops[103]/state_reg/D      0.00
    0:13:46  428587.7      0.43      83.5      27.3 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:46  428588.0      0.43      83.5      27.3 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:13:46  428588.0      0.42      83.2      27.3 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:13:46  428587.2      0.42      83.2      27.3 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:13:46  428592.4      0.42      82.5      27.3 instruction_arbiter/input_flops[143]/state_reg/D      0.00
    0:13:46  428604.3      0.42      82.3      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:46  428599.5      0.42      82.0      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:47  428602.9      0.42      81.9      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:47  428602.9      0.42      81.9      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:47  428604.3      0.42      81.9      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:47  428605.8      0.42      81.8      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:47  428605.8      0.42      81.8      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:47  428614.7      0.42      81.8      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:47  428616.3      0.42      81.7      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:48  428606.2      0.41      81.5      27.3 instruction_arbiter/input_flops[143]/state_reg/D      0.00
    0:13:48  428613.1      0.41      81.3      27.3 instruction_arbiter/input_flops[159]/state_reg/D      0.00
    0:13:48  428628.0      0.41      81.0      27.3 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:13:48  428654.0      0.41      80.1      27.3 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:13:48  428655.5      0.41      80.1      27.3 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:13:48  428675.2      0.40      79.5      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:48  428682.1      0.40      79.3      27.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:48  428691.4      0.40      78.4      27.3 instruction_arbiter/input_flops[159]/state_reg/D      0.00
    0:13:48  428695.9      0.40      78.3      27.3 instruction_arbiter/input_flops[159]/state_reg/D      0.00
    0:13:49  428703.5      0.40      78.3      28.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:13:49  428711.5      0.40      77.2      28.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:49  428728.7      0.39      76.7      28.3 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:13:49  428734.9      0.39      76.1      28.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:49  428730.6      0.39      75.8      28.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:49  428767.9      0.39      75.2      28.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:49  428770.3      0.38      75.0      28.3 instruction_arbiter/input_flops[159]/state_reg/D      0.00
    0:13:49  428774.1      0.38      74.9      28.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:49  428778.1      0.38      74.8      28.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:50  428779.8      0.38      74.7      29.3 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:13:50  428808.5      0.38      74.5      29.3 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:13:50  428811.9      0.38      74.4      29.3 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:13:50  428826.1      0.38      74.1      29.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:13:50  428823.1      0.38      73.9      29.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:50  428833.8      0.38      73.9      29.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:50  428837.1      0.38      73.7      30.4 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:13:50  428834.5      0.38      73.6      30.4 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:13:50  428843.8      0.38      73.5      30.4 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:13:51  428858.2      0.37      73.3      30.4 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:51  428854.4      0.37      73.1      30.4 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:13:51  428864.5      0.37      73.0      30.4 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:13:51  428860.9      0.37      72.7      30.4 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:51  428863.3      0.37      72.5      30.4 finished_wf/halted_reg[13]/dff_0/state_reg/D      0.00
    0:13:51  428869.4      0.37      72.1      30.4 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:13:51  428889.3      0.36      71.2      31.4 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:13:52  428890.0      0.36      70.9      31.4 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:52  428895.7      0.36      70.9      32.4 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:52  428925.0      0.36      70.7      33.4 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:52  428935.8      0.36      70.6      33.4 instruction_arbiter/input_flops[159]/state_reg/D      0.00
    0:13:52  428948.1      0.36      70.6      34.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:13:52  428952.3      0.36      70.4      34.5 instruction_arbiter/input_flops[159]/state_reg/D      0.00
    0:14:02  428954.1      0.36      69.3      33.2                                0.00
    0:14:02  428957.1      0.36      69.3      33.2 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:14:02  428963.3      0.35      69.2      33.2 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:02  428963.5      0.35      69.1      33.2 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:03  428970.8      0.35      68.8      33.2 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:03  428964.7      0.35      68.4      33.2 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:03  428954.8      0.35      67.7      33.2 instruction_arbiter/input_flops[23]/state_reg/D      0.00
    0:14:03  428955.1      0.35      67.8      33.2 instruction_arbiter/input_flops[79]/state_reg/D      0.00
    0:14:03  428955.3      0.35      67.8      33.2 instruction_arbiter/input_flops[79]/state_reg/D      0.00
    0:14:03  428948.2      0.35      67.7      33.2 instruction_arbiter/input_flops[79]/state_reg/D      0.00
    0:14:03  428949.7      0.35      67.4      33.2 instruction_arbiter/input_flops[23]/state_reg/D      0.00
    0:14:03  428955.0      0.34      67.3      34.2 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:04  428960.1      0.34      66.8      34.2 instruction_arbiter/input_flops[79]/state_reg/D      0.00
    0:14:04  428950.7      0.34      66.7      34.2 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:04  428954.0      0.34      66.5      34.2 instruction_arbiter/input_flops[79]/state_reg/D      0.00
    0:14:04  428948.6      0.34      66.2      34.3 finished_wf/halted_reg[13]/dff_0/state_reg/D      0.00
    0:14:04  428946.3      0.34      65.9      35.3 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:04  428951.9      0.34      65.6      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:04  428956.0      0.33      65.3      35.3 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:05  428980.8      0.33      64.7      35.3 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:05  428987.5      0.33      64.0      35.3 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:05  428990.7      0.33      63.7      35.3 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:05  428992.8      0.33      63.6      35.3 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:05  429004.9      0.33      63.3      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:05  429012.2      0.32      62.8      35.3 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:14:05  429014.5      0.32      62.6      35.3 finished_wf/halted_reg[13]/dff_0/state_reg/D      0.00
    0:14:05  429023.2      0.32      62.4      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:05  429024.6      0.32      62.2      35.3 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:06  429039.9      0.32      61.6      35.3 finished_wf/halted_reg[13]/dff_0/state_reg/D      0.00
    0:14:06  429057.1      0.32      61.6      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:06  429055.8      0.32      61.5      35.3 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:14:06  429062.9      0.31      61.5      35.3 instruction_arbiter/input_flops[68]/state_reg/D      0.00
    0:14:06  429063.2      0.31      61.4      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:06  429063.7      0.31      61.4      35.3 instruction_arbiter/input_flops[68]/state_reg/D      0.00
    0:14:06  429063.9      0.31      61.4      35.3 finished_wf/halted_reg[13]/dff_0/state_reg/D      0.00
    0:14:06  429062.3      0.31      61.1      35.3 instruction_arbiter/input_flops[160]/state_reg/D      0.00
    0:14:07  429062.3      0.31      61.0      35.3 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:07  429065.6      0.31      61.0      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:07  429053.6      0.31      60.8      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:07  429052.5      0.31      60.4      35.3 finished_wf/halted_reg[13]/dff_0/state_reg/D      0.00
    0:14:07  429055.3      0.31      60.0      35.3 instruction_arbiter/input_flops[68]/state_reg/D      0.00
    0:14:07  429058.1      0.31      60.0      35.3 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:14:07  429076.7      0.31      59.5      35.3 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:07  429075.4      0.30      59.4      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:08  429082.5      0.30      59.2      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:08  429092.9      0.30      59.0      35.3 instruction_arbiter/input_flops[160]/state_reg/D      0.00
    0:14:08  429092.9      0.30      59.0      35.3 instruction_arbiter/input_flops[68]/state_reg/D      0.00
    0:14:08  429086.7      0.30      58.3      35.3 instruction_arbiter/input_flops[68]/state_reg/D      0.00
    0:14:08  429097.2      0.30      58.2      35.3 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:14:08  429100.0      0.30      58.0      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:08  429100.4      0.30      57.8      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:08  429105.4      0.30      57.6      35.3 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:14:09  429102.3      0.29      57.2      35.3 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:14:09  429107.7      0.29      57.0      35.3 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:09  429109.4      0.29      56.3      35.3 instruction_arbiter/input_flops[148]/state_reg/D      0.00
    0:14:09  429111.4      0.29      56.3      35.3 instruction_arbiter/input_flops[148]/state_reg/D      0.00
    0:14:09  429114.8      0.29      55.7      35.3 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:09  429126.4      0.29      55.6      35.3 instruction_arbiter/input_flops[124]/state_reg/D      0.00
    0:14:09  429120.8      0.28      55.2      35.3 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:14:09  429140.6      0.28      54.9      35.3 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:14:09  429150.5      0.28      54.9      35.3 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:10  429153.0      0.28      54.6      35.3 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:10  429156.5      0.28      54.4      35.3 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:10  429151.2      0.28      54.5      35.3 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:10  429155.2      0.28      54.4      35.3 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:10  429159.0      0.28      54.4      35.3 instruction_arbiter/input_flops[124]/state_reg/D      0.00
    0:14:10  429158.7      0.28      54.3      35.3 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:10  429163.9      0.28      54.1      35.5 finished_wf/halted_reg[9]/dff_0/state_reg/D      0.00
    0:14:10  429169.8      0.28      54.0      35.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:11  429171.1      0.28      53.8      35.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:11  429172.9      0.28      53.8      35.5 instruction_arbiter/input_flops[155]/state_reg/D      0.00
    0:14:11  429167.7      0.28      53.5      35.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:11  429168.0      0.28      53.5      35.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:11  429184.0      0.27      53.4      35.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:11  429186.8      0.27      53.0      35.6 finished_wf/halted_reg[35]/dff_0/state_reg/D      0.00
    0:14:11  429189.1      0.27      52.9      35.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:14:11  429198.1      0.27      52.8      36.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:14:12  429189.2      0.27      52.8      36.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:14:12  429184.8      0.27      52.3      36.6 finished_wf/halted_reg[35]/dff_0/state_reg/D      0.00
    0:14:12  429187.9      0.27      52.3      36.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:12  429191.8      0.27      52.3      36.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:12  429205.4      0.27      52.2      36.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:12  429211.9      0.27      51.9      36.6 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:14:21  429261.7      0.27      51.7      47.4                                0.00
    0:14:21  429261.7      0.27      51.7      47.4 instruction_arbiter/input_flops[111]/state_reg/D      0.00
    0:14:21  429262.5      0.27      51.6      47.4 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:21  429258.0      0.26      51.3      47.4 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:22  429250.6      0.26      51.2      47.4 instruction_arbiter/input_flops[83]/state_reg/D      0.00
    0:14:22  429252.6      0.26      51.2      47.4 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:22  429256.9      0.26      51.0      47.4 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:22  429254.9      0.26      50.5      47.4 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:22  429263.6      0.26      50.3      48.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:23  429260.4      0.26      50.1      48.5 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:14:23  429268.0      0.26      50.1      48.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:23  429261.5      0.26      50.0      48.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:23  429265.1      0.26      50.0      48.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:23  429265.3      0.26      50.0      48.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:23  429265.1      0.26      49.9      48.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:23  429250.5      0.26      49.9      48.5 instruction_arbiter/input_flops[124]/state_reg/D      0.00
    0:14:29  429286.5      0.26      49.3      37.6                                0.00
    0:14:30  429278.6      0.25      49.1      37.6 instruction_arbiter/input_flops[164]/state_reg/D      0.00
    0:14:30  429276.8      0.25      48.2      37.6 finished_wf/halted_reg[35]/dff_0/state_reg/D      0.00
    0:14:30  429281.1      0.25      48.1      37.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:30  429281.9      0.25      47.9      37.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:30  429282.2      0.25      47.9      37.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:30  429282.2      0.25      47.9      37.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:30  429309.5      0.25      47.7      37.6 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:14:30  429308.6      0.25      47.6      37.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:31  429293.1      0.25      47.5      37.6 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:14:31  429296.9      0.25      47.3      37.6 instruction_arbiter/input_flops[164]/state_reg/D      0.00
    0:14:31  429302.9      0.24      47.0      37.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:31  429306.7      0.24      46.4      37.6 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:14:31  429311.6      0.24      46.2      37.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:31  429315.2      0.24      46.2      37.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:31  429319.2      0.24      46.2      37.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:32  429321.5      0.24      46.1      37.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:32  429321.5      0.24      46.0      37.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:32  429317.2      0.24      46.0      37.6 finished_wf/halted_reg[35]/dff_0/state_reg/D      0.00
    0:14:32  429320.6      0.24      45.7      37.6 finished_wf/halted_reg[35]/dff_0/state_reg/D      0.00
    0:14:32  429319.9      0.24      45.3      37.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:32  429319.9      0.24      45.3      37.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:33  429319.9      0.24      45.3      37.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:33  429319.9      0.24      45.3      37.6 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:33  429338.2      0.23      45.1      37.6 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:33  429344.8      0.23      45.0      37.6 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:14:33  429349.4      0.23      44.1      37.6 finished_wf/halted_reg[35]/dff_0/state_reg/D      0.00
    0:14:34  429349.4      0.23      44.0      37.6 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:14:34  429353.7      0.23      43.9      37.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:34  429353.2      0.23      43.8      37.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:34  429354.7      0.23      43.8      37.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:35  429356.0      0.23      43.4      37.5                                0.00
    0:14:35  429358.4      0.23      43.1      37.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:35  429355.7      0.22      42.7      37.5 finished_wf/halted_reg[8]/dff_0/state_reg/D      0.00
    0:14:35  429354.6      0.22      42.3      37.5 instruction_arbiter/input_flops[122]/state_reg/D      0.00
    0:14:36  429359.4      0.22      42.3      37.5 finished_wf/halted_reg[28]/dff_0/state_reg/D      0.00
    0:14:36  429356.6      0.22      42.0      37.5 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:14:36  429357.9      0.22      41.6      37.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:36  429358.2      0.22      41.6      37.5 finished_wf/halted_reg[12]/dff_0/state_reg/D      0.00
    0:14:36  429358.0      0.22      41.5      37.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:36  429365.7      0.22      41.2      37.5 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:14:37  429359.3      0.21      41.1      37.5 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:14:37  429359.3      0.21      41.0      37.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:37  429359.6      0.21      41.0      37.5 instruction_arbiter/input_flops[122]/state_reg/D      0.00
    0:14:37  429375.3      0.21      40.9      37.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:37  429375.5      0.21      40.7      37.5 instruction_arbiter/input_flops[134]/state_reg/D      0.00
    0:14:37  429371.4      0.21      40.2      37.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:37  429371.7      0.21      40.2      37.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:37  429374.0      0.21      40.0      37.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:38  429368.9      0.21      39.4      37.5 instruction_arbiter/input_flops[169]/state_reg/D      0.00
    0:14:38  429371.9      0.20      39.4      37.5 instruction_arbiter/input_flops[169]/state_reg/D      0.00
    0:14:38  429376.9      0.20      39.2      37.5 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:14:38  429380.5      0.20      39.0      37.5 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:14:38  429379.3      0.20      38.8      37.5 finished_wf/halted_reg[22]/dff_0/state_reg/D      0.00
    0:14:38  429382.1      0.20      38.7      37.5 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:14:38  429382.1      0.20      38.7      37.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:14:38  429383.6      0.20      38.7      37.5 instruction_arbiter/input_flops[125]/state_reg/D      0.00
    0:14:38  429384.1      0.20      38.6      37.5 instruction_arbiter/input_flops[125]/state_reg/D      0.00
    0:14:39  429387.7      0.20      38.6      37.5 finished_wf/halted_reg[23]/dff_0/state_reg/D      0.00
    0:14:39  429387.7      0.20      38.5      37.5 finished_wf/halted_reg[21]/dff_0/state_reg/D      0.00
    0:14:39  429391.5      0.20      38.5      37.5 instruction_arbiter/input_flops[70]/state_reg/D      0.00
    0:14:39  429398.6      0.20      38.3      37.5 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:14:39  429401.0      0.20      38.3      37.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:14:39  429399.7      0.20      38.3      37.5 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:14:39  429403.7      0.20      38.2      37.5 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:14:40  429405.8      0.20      38.1      37.5 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:14:40  429420.1      0.20      37.9      37.5 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:14:40  429432.1      0.20      37.7      37.6 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:14:40  429434.4      0.19      37.6      37.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:40  429437.9      0.19      37.5      37.6 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:14:40  429444.0      0.19      37.5      37.6 finished_wf/halted_reg[35]/dff_0/state_reg/D      0.00
    0:14:40  429463.2      0.19      37.3      39.0 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:14:40  429466.3      0.19      37.3      39.0 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:40  429466.3      0.19      37.3      39.0 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:41  429456.3      0.19      37.1      39.0 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:14:41  429456.3      0.19      37.0      39.0 finished_wf/halted_reg[19]/dff_0/state_reg/D      0.00
    0:14:41  429455.3      0.19      36.9      39.0 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:14:41  429455.3      0.19      36.8      39.0 finished_wf/halted_reg[5]/dff_0/state_reg/D      0.00
    0:14:41  429435.0      0.19      36.8      39.0 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:14:41  429436.2      0.19      36.8      39.0 instruction_arbiter/input_flops[52]/state_reg/D      0.00
    0:14:41  429436.5      0.19      36.7      39.0 instruction_arbiter/input_flops[91]/state_reg/D      0.00
    0:14:42  429439.2      0.19      36.6      39.0 instruction_arbiter/input_flops[52]/state_reg/D      0.00
    0:14:42  429438.9      0.19      36.5      39.0 finished_wf/halted_reg[33]/dff_0/state_reg/D      0.00
    0:14:42  429442.9      0.19      36.4      39.0 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:14:42  429456.7      0.19      36.3      39.0 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:42  429470.7      0.19      36.3      39.0 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:42  429469.7      0.19      36.1      39.0 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:42  429469.7      0.19      36.0      39.0 instruction_arbiter/input_flops[168]/state_reg/D      0.00
    0:14:42  429469.7      0.19      36.0      39.0 instruction_arbiter/input_flops[168]/state_reg/D      0.00
    0:14:42  429473.2      0.19      35.8      39.0 finished_wf/halted_reg[21]/dff_0/state_reg/D      0.00
    0:14:42  429473.4      0.19      35.8      39.0 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:14:43  429473.7      0.19      35.8      39.0 instruction_arbiter/input_flops[52]/state_reg/D      0.00
    0:14:43  429473.7      0.19      35.8      39.0 instruction_arbiter/input_flops[91]/state_reg/D      0.00
    0:14:43  429475.3      0.19      35.7      39.0 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:14:43  429481.1      0.19      35.6      39.0 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:14:43  429487.7      0.18      35.5      39.0 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:14:43  429488.2      0.18      35.4      39.0 instruction_arbiter/input_flops[91]/state_reg/D      0.00
    0:14:43  429490.2      0.18      35.4      39.0 instruction_arbiter/input_flops[91]/state_reg/D      0.00
    0:14:43  429490.2      0.18      35.3      39.0 instruction_arbiter/input_flops[91]/state_reg/D      0.00
    0:14:44  429493.7      0.18      35.3      39.0 instruction_arbiter/input_flops[91]/state_reg/D      0.00
    0:14:44  429494.4      0.18      35.1      39.0 finished_wf/halted_reg[3]/dff_0/state_reg/D      0.00
    0:14:44  429495.6      0.18      35.1      39.0 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:44  429495.1      0.18      35.1      39.0 instruction_arbiter/input_flops[91]/state_reg/D      0.00
    0:14:44  429490.2      0.18      35.1      39.0 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:45  429484.6      0.18      35.0      39.0 instruction_arbiter/input_flops[92]/state_reg/D      0.00
    0:14:45  429484.4      0.18      35.0      39.0 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:14:45  429489.0      0.18      34.9      39.0 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:45  429489.0      0.18      34.9      39.0 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:14:45  429487.9      0.18      34.9      39.0 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:14:45  429488.2      0.18      34.9      39.0 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:45  429498.0      0.18      34.8      39.0 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:46  429498.0      0.18      34.8      39.0 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:14:46  429498.2      0.18      34.8      39.0 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:14:46  429494.4      0.18      34.8      39.0 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:14:46  429494.4      0.18      34.8      39.0 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:14:46  429494.4      0.18      34.7      39.0 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:14:48  429484.1      0.18      34.7      39.0                                0.00
    0:14:49  429483.6      0.18      34.7      39.0 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:14:49  429479.5      0.18      34.7      39.0 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:14:49  429488.6      0.18      34.7      39.1 instruction_arbiter/input_flops[52]/state_reg/D      0.00
    0:14:49  429473.8      0.18      34.7      39.1 instruction_arbiter/input_flops[58]/state_reg/D      0.00
    0:14:49  429473.3      0.18      34.6      39.1 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:49  429473.8      0.18      34.6      39.1 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:14:49  429470.7      0.18      34.6      39.1 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:14:50  429470.7      0.18      34.6      39.1 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:14:50  429474.4      0.18      34.6      39.1 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:04  429497.7      0.18      34.3      53.7                                0.00
    0:15:04  429497.4      0.18      34.3      53.7 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:04  429496.6      0.18      34.1      53.7 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:15:04  429496.6      0.18      34.1      53.7 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:15:04  429496.8      0.18      34.0      53.7 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:15:05  429507.9      0.18      33.7      53.7 finished_wf/halted_reg[6]/dff_0/state_reg/D      0.00
    0:15:05  429507.9      0.18      33.6      53.7 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:15:05  429506.9      0.18      33.6      53.7 finished_wf/halted_reg[17]/dff_0/state_reg/D      0.00
    0:15:05  429507.0      0.18      33.3      53.7 finished_wf/halted_reg[17]/dff_0/state_reg/D      0.00
    0:15:05  429509.8      0.17      33.3      53.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:05  429512.5      0.17      33.2      53.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:05  429512.3      0.17      32.8      53.7 instruction_arbiter/input_flops[51]/state_reg/D      0.00
    0:15:05  429516.2      0.17      32.6      53.7 finished_wf/halted_reg[39]/dff_0/state_reg/D      0.00
    0:15:05  429516.2      0.17      32.6      53.7 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:15:06  429524.8      0.17      32.6      53.7 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:15:06  429533.6      0.17      32.5      54.8 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:15:06  429533.6      0.17      32.4      54.8 finished_wf/halted_reg[37]/dff_0/state_reg/D      0.00
    0:15:06  429537.6      0.17      32.3      54.8 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:15:06  429540.5      0.17      32.1      54.8 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:06  429540.7      0.17      32.1      54.8 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:15:06  429549.1      0.17      32.0      54.8 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:15:07  429554.0      0.17      31.8      54.8 finished_wf/halted_reg[0]/dff_0/state_reg/D      0.00
    0:15:07  429567.6      0.17      31.5      54.8 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:15:07  429566.8      0.16      31.4      54.8 instruction_arbiter/input_flops[51]/state_reg/D      0.00
    0:15:07  429562.5      0.16      31.0      54.8 finished_wf/halted_reg[34]/dff_0/state_reg/D      0.00
    0:15:07  429566.2      0.16      30.7      54.8 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:15:07  429569.1      0.16      30.7      54.8 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:07  429584.3      0.16      30.5      54.8 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:07  429594.1      0.16      30.5      54.8 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:07  429597.4      0.16      30.0      54.8 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:15:08  429604.4      0.16      29.7      54.8 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:15:08  429600.4      0.15      29.5      54.8 finished_wf/halted_reg[25]/dff_0/state_reg/D      0.00
    0:15:08  429607.2      0.15      29.2      54.8 finished_wf/halted_reg[36]/dff_0/state_reg/D      0.00
    0:15:08  429634.1      0.15      28.8      54.8 instruction_arbiter/input_flops[83]/state_reg/D      0.00
    0:15:08  429652.2      0.15      28.6      55.3 finished_wf/halted_reg[25]/dff_0/state_reg/D      0.00
    0:15:08  429654.3      0.15      28.5      55.3 finished_wf/halted_reg[25]/dff_0/state_reg/D      0.00
    0:15:08  429664.6      0.15      28.3      55.3 finished_wf/halted_reg[4]/dff_0/state_reg/D      0.00
    0:15:08  429668.3      0.15      28.2      55.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:09  429668.6      0.15      28.1      55.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:09  429658.0      0.15      27.9      55.3 instruction_arbiter/input_flops[138]/state_reg/D      0.00
    0:15:09  429658.5      0.15      27.9      55.3 finished_wf/halted_reg[29]/dff_0/state_reg/D      0.00
    0:15:09  429659.3      0.14      27.8      55.3 finished_wf/halted_reg[23]/dff_0/state_reg/D      0.00
    0:15:16  429714.4      0.14      27.6      56.2                                0.00
    0:15:16  429711.9      0.14      27.2      56.2 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:15:16  429713.9      0.14      27.0      56.2 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:15:16  429711.2      0.14      26.6      56.2 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:15:17  429710.6      0.14      26.5      56.2 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:15:17  429713.7      0.14      26.4      56.2 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:15:17  429711.2      0.14      26.3      56.2 instruction_arbiter/input_flops[138]/state_reg/D      0.00
    0:15:17  429711.4      0.14      26.3      56.2 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:15:17  429709.7      0.14      26.1      56.2 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:15:17  429712.3      0.14      26.1      56.2 instruction_arbiter/input_flops[83]/state_reg/D      0.00
    0:15:17  429736.0      0.14      25.8      56.2 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:15:18  429734.5      0.13      25.7      56.1 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:15:18  429716.4      0.13      25.7      56.1 instruction_arbiter/input_flops[83]/state_reg/D      0.00
    0:15:18  429715.7      0.13      25.6      56.1 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:15:18  429720.5      0.13      25.6      56.1 instruction_arbiter/input_flops[163]/state_reg/D      0.00
    0:15:18  429724.5      0.13      25.5      56.1 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:15:18  429727.0      0.13      25.5      56.1 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:15:18  429733.3      0.13      25.2      56.1 finished_wf/halted_reg[31]/dff_0/state_reg/D      0.00
    0:15:18  429740.4      0.13      24.7      56.1 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:15:18  429751.3      0.13      24.1      56.1 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:19  429757.9      0.13      23.9      56.1 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:15:19  429761.5      0.12      23.5      56.1 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:15:19  429766.2      0.12      23.1      56.1 instruction_arbiter/input_flops[138]/state_reg/D      0.00
    0:15:19  429762.0      0.12      23.0      56.1 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:15:19  429762.3      0.12      23.0      56.1 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:15:19  429765.0      0.12      22.9      56.1 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:15:20  429773.6      0.12      22.5      56.1 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:20  429774.0      0.12      22.3      56.1 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:20  429773.8      0.12      22.3      56.1 instruction_arbiter/input_flops[144]/state_reg/D      0.00
    0:15:20  429774.0      0.12      22.3      56.1 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:15:20  429766.7      0.12      21.7      56.1 finished_wf/halted_reg[21]/dff_0/state_reg/D      0.00
    0:15:20  429768.3      0.12      21.7      56.1 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:15:21  429771.3      0.12      21.7      56.1 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:15:31  429760.3      0.12      21.6      59.9                                0.00
    0:15:31  429762.1      0.12      21.5      59.9 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:15:31  429766.5      0.12      21.5      59.9 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:15:31  429757.7      0.11      21.3      59.9 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:15:31  429760.3      0.11      21.2      59.9 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:15:32  429759.7      0.11      21.1      59.9 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:15:32  429761.4      0.11      20.8      59.9 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:15:32  429761.4      0.11      20.8      59.9 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:15:32  429762.1      0.11      20.8      59.9 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:15:32  429774.8      0.11      20.7      59.9 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:15:32  429775.3      0.11      20.5      59.9 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:15:32  429787.5      0.11      20.5      59.9 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:15:33  429801.6      0.11      20.2      59.9 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:15:33  429799.3      0.11      19.9      59.9 finished_wf/halted_reg[38]/dff_0/state_reg/D      0.00
    0:15:33  429799.6      0.10      19.4      59.9 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:33  429799.6      0.10      19.4      59.9 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:33  429802.6      0.10      19.3      59.9 instruction_arbiter/input_flops[74]/state_reg/D      0.00
    0:15:33  429804.7      0.10      19.2      59.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:33  429804.9      0.10      19.1      59.9 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:33  429805.2      0.10      18.9      59.9 instruction_arbiter/input_flops[127]/state_reg/D      0.00
    0:15:34  429817.6      0.10      18.7      59.9 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:15:34  429837.8      0.10      18.5      60.8 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:34  429838.3      0.10      18.4      60.8 instruction_arbiter/input_flops[109]/state_reg/D      0.00
    0:15:34  429826.9      0.10      18.3      60.8 finished_wf/halted_reg[38]/dff_0/state_reg/D      0.00
    0:15:34  429830.8      0.10      18.2      60.8 instruction_arbiter/input_flops[138]/state_reg/D      0.00
    0:15:46  429867.8      0.10      18.0      59.3                                0.00
    0:15:47  429867.6      0.10      17.9      59.3 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:15:47  429870.7      0.10      17.7      59.3 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:47  429872.8      0.10      17.7      59.3 instruction_arbiter/input_flops[122]/state_reg/D      0.00
    0:15:47  429865.1      0.10      17.6      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:47  429874.5      0.09      17.5      59.3 finished_wf/halted_reg[5]/dff_0/state_reg/D      0.00
    0:15:47  429874.5      0.09      17.5      59.3 finished_wf/halted_reg[5]/dff_0/state_reg/D      0.00
    0:15:47  429877.6      0.09      17.5      59.3 instruction_arbiter/input_flops[122]/state_reg/D      0.00
    0:15:47  429879.1      0.09      17.0      59.3 finished_wf/halted_reg[5]/dff_0/state_reg/D      0.00
    0:15:47  429879.8      0.09      17.0      59.3 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:15:47  429871.0      0.09      16.8      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:48  429873.9      0.09      16.7      59.3 instruction_arbiter/input_flops[122]/state_reg/D      0.00
    0:15:48  429879.6      0.09      16.4      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:48  429886.4      0.09      16.1      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:48  429868.6      0.09      16.2      59.3 instruction_arbiter/input_flops[122]/state_reg/D      0.00
    0:15:48  429868.3      0.09      16.1      59.3 instruction_arbiter/input_flops[122]/state_reg/D      0.00
    0:15:48  429871.7      0.09      16.1      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:48  429874.0      0.09      13.0      59.3 finished_wf/halted_reg[21]/dff_0/state_reg/D      0.00
    0:15:48  429877.3      0.09      12.9      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:49  429880.0      0.09      12.7      59.3 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:15:49  429881.3      0.09      12.6      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:49  429881.6      0.09      12.5      59.3 instruction_arbiter/input_flops[76]/state_reg/D      0.00
    0:15:49  429882.1      0.08      12.5      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:49  429882.3      0.08      12.4      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:49  429882.3      0.08      12.3      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:49  429882.3      0.08      12.2      59.3 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:50  429883.3      0.08      12.2      59.3 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:15:50  429898.2      0.08      12.1      59.6 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:15:50  429901.8      0.08      11.8      59.6 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:50  429901.8      0.08      11.8      59.6 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:50  429904.8      0.08      11.7      59.6 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:15:50  429904.6      0.08      11.7      59.6 instruction_arbiter/input_flops[114]/state_reg/D      0.00
    0:15:50  429907.6      0.08      11.6      59.6 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:15:50  429907.8      0.08      11.6      59.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:51  429908.4      0.08      11.6      59.6 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:15:59  429969.0      0.08      11.5      79.6                                0.00
    0:15:59  429969.3      0.08      11.5      79.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:59  429971.8      0.08      11.5      79.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:59  429978.9      0.08      11.5      79.6 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:15:59  429986.0      0.08      11.4      79.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:15:59  429988.7      0.08      10.8      79.6 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:00  429998.0      0.07      10.6      79.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:00  429998.3      0.07      10.5      79.5 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:00  429999.3      0.07      10.3      79.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:16:01  429999.8      0.07      10.1      79.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:16:01  429999.8      0.07      10.1      79.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:16:01  430003.9      0.07      10.1      79.5 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:16:01  430013.8      0.07       9.8      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:01  430035.7      0.07       9.7      80.7 instruction_arbiter/input_flops[99]/state_reg/D      0.00
    0:16:01  430045.9      0.07       9.3      80.7 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:16:01  430056.2      0.06       9.0      80.7 instruction_arbiter/input_flops[131]/state_reg/D      0.00
    0:16:01  430060.1      0.06       9.0      80.7 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:16:01  430068.8      0.06       8.7      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:02  430076.7      0.06       8.5      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:02  430073.9      0.06       8.4      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:02  430075.6      0.06       8.0      80.7 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:16:02  430061.9      0.06       7.8      80.7 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:16:02  430069.2      0.05       7.8      80.7 instruction_arbiter/input_flops[128]/state_reg/D      0.00
    0:16:02  430072.2      0.05       7.6      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:02  430085.8      0.05       7.6      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:02  430080.5      0.05       7.4      80.7 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:16:03  430085.0      0.05       7.1      80.7 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:16:03  430089.0      0.05       7.1      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:03  430095.0      0.05       6.9      80.7 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:16:03  430106.3      0.05       6.7      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:03  430119.3      0.05       6.4      80.7 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:16:03  430123.7      0.05       6.2      80.7 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:16:03  430130.1      0.04       6.2      80.7 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:16:03  430158.2      0.04       6.1      80.7 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:16:03  430148.6      0.04       6.0      80.7 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:16:04  430152.4      0.04       6.0      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:04  430155.9      0.04       5.3      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:04  430166.4      0.04       5.2      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:04  430163.8      0.04       5.1      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:04  430173.4      0.04       5.1      80.7 instruction_arbiter/input_flops[98]/state_reg/D      0.00
    0:16:04  430175.8      0.04       5.0      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:04  430198.9      0.04       4.9      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:04  430197.9      0.04       4.8      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:05  430198.9      0.04       4.8      80.7 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:05  430197.7      0.04       4.7      80.7 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:16:05  430207.8      0.04       4.6      80.7 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:16:05  430212.4      0.03       4.6      80.7 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:16:05  430227.8      0.03       4.5      80.7 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:16:12  430289.6      0.03       4.4      80.9                                0.00
    0:16:12  430290.1      0.03       4.2      80.9 instruction_arbiter/input_flops[95]/state_reg/D      0.00
    0:16:12  430292.3      0.03       4.2      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:12  430287.7      0.03       4.2      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:13  430292.8      0.03       4.2      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:13  430287.9      0.03       4.0      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:13  430278.0      0.03       3.8      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:13  430286.5      0.03       3.7      80.9 instruction_arbiter/input_flops[115]/state_reg/D      0.00
    0:16:13  430275.0      0.03       3.6      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:14  430275.0      0.03       3.6      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:14  430275.2      0.03       3.6      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:20  430275.0      0.03       3.6      80.9                                0.00
    0:16:20  430262.0      0.03       3.6      80.9 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:16:20  430266.8      0.03       3.5      80.9 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:16:20  430269.5      0.03       3.4      80.9 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:16:20  430269.3      0.03       2.9      80.9 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:16:20  430267.0      0.02       2.6      80.9 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:16:20  430274.4      0.02       2.3      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:20  430271.0      0.02       2.1      80.9 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:16:21  430277.2      0.02       2.0      80.9 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:16:21  430278.5      0.02       1.9      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:21  430282.3      0.02       1.8      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:21  430290.3      0.02       1.8      80.9 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:16:21  430281.3      0.02       1.6      80.9 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:16:22  430288.3      0.02       1.6      80.9 instruction_arbiter/input_flops[72]/state_reg/D      0.00
    0:16:30  430294.2      0.02       1.5      80.9                                0.00
    0:16:31  430248.4      0.01       0.8      85.8 instruction_arbiter/input_flops[105]/state_reg/D      0.00
    0:16:32  430197.0      0.00       0.0     121.7 instruction_arbiter/input_flops[133]/state_reg/D      0.00
    0:16:32  430188.3      0.00       0.0     124.5                                0.00
    0:16:35  430154.0      0.00       0.0     137.9                                0.00


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:16:38  430154.0      0.00       0.0     137.9                                0.00
    0:16:39  430030.7      0.00       0.0       5.2 instruction_arbiter/simf_arbiter/last_issued_wf_id_corr_output[3]      0.00
    0:16:39  430008.8      0.00       0.0       0.0                                0.00


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                             MIN DELAY
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT            COST   
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:16:39  430008.8      0.00       0.0       0.0                                0.00
    0:16:39  430008.8      0.00       0.0       0.0                                0.00
    0:16:40  430008.8      0.00       0.0       0.0                                0.00
    0:16:53  428296.2      0.02       0.2       0.0                                0.00
    0:16:58  427677.0      0.02       0.2       0.0                                0.00
    0:17:02  427459.0      0.02       0.2       0.0                                0.00
    0:17:05  427309.4      0.02       0.2       0.0                                0.00
    0:17:09  427220.7      0.02       0.2       0.0                                0.00
    0:17:13  427169.4      0.02       0.2       0.0                                0.00
    0:17:15  427138.2      0.02       0.2       0.0                                0.00
    0:17:17  427114.8      0.02       0.2       0.0                                0.00
    0:17:19  427090.1      0.02       0.2       0.0                                0.00
    0:17:20  427063.0      0.02       0.2       0.0                                0.00
    0:17:22  427034.7      0.02       0.2       0.0                                0.00
    0:17:24  427021.7      0.02       0.2       0.0                                0.00
    0:17:25  427016.6      0.02       0.2       0.0                                0.00
    0:17:27  427012.0      0.02       0.2       0.0                                0.00
    0:17:28  427007.4      0.02       0.2       0.0                                0.00
    0:17:30  427004.0      0.02       0.2       0.0                                0.00
    0:17:30  427004.0      0.02       0.2       0.0                                0.00
    0:17:30  427018.2      0.00       0.0       0.0                                0.00
    0:17:30  427018.2      0.00       0.0       0.0                                0.00
    0:17:31  427018.2      0.00       0.0       0.0                                0.00
    0:17:32  426142.1      0.00       0.0       0.0                                0.00
    0:17:32  425735.0      0.00       0.0       0.0                                0.00
    0:17:33  425619.6      0.01       0.6       0.0                                0.00
    0:17:33  425614.3      0.01       0.5       0.0                                0.00
    0:17:33  425614.3      0.01       0.5       0.0                                0.00
    0:17:33  425614.3      0.01       0.5       0.0                                0.00
    0:17:33  425614.3      0.01       0.5       0.0                                0.00
    0:17:33  425614.3      0.01       0.5       0.0                                0.00
    0:17:33  425619.3      0.00       0.0       0.0                                0.00
    0:17:34  425619.3      0.00       0.0       0.0                                0.00
Loading db file '/p/vertical/afs-huge0/synopsys/32nmlib/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_tt1p05v25c.db'

  Optimization Complete
  ---------------------
Warning: Design 'issue' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 14537 load(s), 1 driver(s)
1
