// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
// Date        : Sat May 25 11:38:25 2019
// Host        : fPad running 64-bit Ubuntu 16.04.6 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/franciszek/Documents/fpga/firN/kfir_2.srcs/sources_1/bd/fir_design/ip/fir_design_firN_IP_0_0/fir_design_firN_IP_0_0_sim_netlist.v
// Design      : fir_design_firN_IP_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "fir_design_firN_IP_0_0,firIP_v1_0,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "firIP_v1_0,Vivado 2017.3" *) 
(* NotValidForBitStream *)
module fir_design_firN_IP_0_0
   (fir_clk,
    fir_in,
    fir_out,
    leds_out,
    s00_axi_awaddr,
    s00_axi_awprot,
    s00_axi_awvalid,
    s00_axi_awready,
    s00_axi_wdata,
    s00_axi_wstrb,
    s00_axi_wvalid,
    s00_axi_wready,
    s00_axi_bresp,
    s00_axi_bvalid,
    s00_axi_bready,
    s00_axi_araddr,
    s00_axi_arprot,
    s00_axi_arvalid,
    s00_axi_arready,
    s00_axi_rdata,
    s00_axi_rresp,
    s00_axi_rvalid,
    s00_axi_rready,
    s00_axi_aclk,
    s00_axi_aresetn);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 fir_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME fir_clk, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN fir_design_fir_clk" *) input fir_clk;
  input [13:0]fir_in;
  output [13:0]fir_out;
  output [7:0]leds_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR" *) input [21:0]s00_axi_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT" *) input [2:0]s00_axi_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID" *) input s00_axi_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY" *) output s00_axi_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WDATA" *) input [31:0]s00_axi_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB" *) input [3:0]s00_axi_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WVALID" *) input s00_axi_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI WREADY" *) output s00_axi_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BRESP" *) output [1:0]s00_axi_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BVALID" *) output s00_axi_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI BREADY" *) input s00_axi_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR" *) input [21:0]s00_axi_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT" *) input [2:0]s00_axi_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID" *) input s00_axi_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY" *) output s00_axi_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RDATA" *) output [31:0]s00_axi_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RRESP" *) output [1:0]s00_axi_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RVALID" *) output s00_axi_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 S00_AXI RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 50000000, ID_WIDTH 0, ADDR_WIDTH 22, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN fir_design_processing_system7_0_1_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input s00_axi_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK, xilinx.com:signal:clock:1.0 s00_axi_aclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 100000000, PHASE 0.000, XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN fir_design_processing_system7_0_1_FCLK_CLK0, ASSOCIATED_BUSIF S00_AXI" *) input s00_axi_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 S00_AXI_RST RST, xilinx.com:signal:reset:1.0 s00_axi_aresetn RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW" *) input s00_axi_aresetn;

  wire \<const0> ;
  wire fir_clk;
  wire [13:0]fir_in;
  wire [13:0]fir_out;
  wire [7:0]leds_out;
  wire s00_axi_aclk;
  wire [21:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [21:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire s00_axi_wvalid;

  assign s00_axi_bresp[1] = \<const0> ;
  assign s00_axi_bresp[0] = \<const0> ;
  assign s00_axi_rresp[1] = \<const0> ;
  assign s00_axi_rresp[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  fir_design_firN_IP_0_0_firIP_v1_0 inst
       (.fir_clk(fir_clk),
        .fir_in(fir_in),
        .fir_out(fir_out),
        .leds_out(leds_out),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr[21:2]),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arready(s00_axi_arready),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr[21:2]),
        .s00_axi_awready(s00_axi_awready),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wready(s00_axi_wready),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "ADDSUB_MACRO" *) 
module fir_design_firN_IP_0_0_ADDSUB_MACRO
   (P,
    fir_clk,
    dws_endacc_loop,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [37:0]dws_endacc_loop;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_54 ;
  wire [37:0]dws_endacc_loop;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [2:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [9:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(0),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(0),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("NONE"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A(dws_endacc_loop[37:8]),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({dws_endacc_loop[7:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({\dsp_bl.dsp_bl.DSP48E_BL_0 ,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT({\dsp_bl.dsp_bl.DSP48E_BL_n_54 ,\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [2:0]}),
        .CEA1(1'b1),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b1),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({P,\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [9:0]}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[9] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[9] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[9] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[9] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_158
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[8] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[8] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[8] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[8] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_160
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[7] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[7] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[7] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[7] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_162
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[6] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[6] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[6] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[6] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_164
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[5] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[5] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[5] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[5] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_166
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[4] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[4] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[4] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[4] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_168
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[3] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[3] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[3] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[3] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_170
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[2] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[2] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[2] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[2] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_172
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[1] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[1] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[1] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[1] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_174
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[19] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[19] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[19] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[19] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_175
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[18] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[18] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[18] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[18] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_177
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[17] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[17] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[17] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[17] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_179
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[16] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[16] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[16] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[16] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_181
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[15] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[15] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[15] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[15] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_183
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[14] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[14] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[14] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[14] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_185
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[13] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[13] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[13] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[13] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_187
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[12] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[12] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[12] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[12] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_189
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[11] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[11] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[11] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[11] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_191
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[10] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[10] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[10] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(Q[15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q[24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[10] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_193
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[0] ,
    Q,
    ADDRBWRADDR,
    \fir_coef_datain_reg[24] );
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[0] ;
  input [6:0]Q;
  input [8:0]ADDRBWRADDR;
  input [24:0]\fir_coef_datain_reg[24] ;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]Q;
  wire fir_clk;
  wire [24:0]\fir_coef_datain_reg[24] ;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[0] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(\fir_coef_datain_reg[24] [15:0]),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\fir_coef_datain_reg[24] [24:16]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\ups_bram_en_reg[0] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_231
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[9] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[9] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[9] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[9] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_232
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[8] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[8] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[8] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[8] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_233
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[7] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[7] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[7] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[7] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_234
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[6] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[6] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[6] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[6] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_235
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[5] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[5] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[5] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[5] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_236
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[4] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[4] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[4] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[4] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_237
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[3] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[3] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[3] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[3] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_238
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[38] ,
    \shift_reg[1][6] ,
    Q,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[38] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]Q;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [8:0]Q;
  wire \fir_bram_en_reg[38] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[38] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_239
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[37] ,
    D,
    Q,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[37] ;
  input [6:0]D;
  input [8:0]Q;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [8:0]Q;
  wire \fir_bram_en_reg[37] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[37] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_241
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[36] ,
    D,
    Q,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[36] ;
  input [6:0]D;
  input [8:0]Q;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [8:0]Q;
  wire \fir_bram_en_reg[36] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[36] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_243
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[35] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[35] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[35] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[35] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_245
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[34] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[34] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[34] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[34] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_247
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[33] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[33] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[33] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[33] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_249
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[32] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[32] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[32] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[32] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_251
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[31] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[31] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[31] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[31] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_253
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[30] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[30] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[30] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[30] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_255
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[2] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[2] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[2] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[2] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_256
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[29] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[29] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[29] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[29] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_258
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[28] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[28] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[28] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[28] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_260
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[27] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[27] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[27] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[27] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_262
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[26] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[26] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[26] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[26] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_264
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[25] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[25] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[25] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[25] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_266
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[24] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[24] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[24] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[24] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_268
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[23] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[23] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[23] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[23] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_270
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[22] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[22] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[22] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,D,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[22] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_272
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[21] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[21] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[21] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[21] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_274
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[20] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[20] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[20] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,\shift_reg[1][6] ,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[20] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_275
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[1] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[1] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[1] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[1] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_276
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[19] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[19] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[19] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[19] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_277
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[18] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[18] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[18] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[18] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_278
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[17] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[17] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[17] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[17] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_279
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[16] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[16] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[16] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[16] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_280
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[15] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[15] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[15] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[15] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_281
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[14] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[14] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[14] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[14] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_282
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[13] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[13] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[13] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[13] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_283
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[12] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[12] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[12] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[12] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_284
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[11] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[11] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[11] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[11] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_285
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[10] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[10] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[10] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[10] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_286
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[0] ,
    Q,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[0] ;
  input [6:0]Q;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[0] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\fir_bram_en_reg[0] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_365
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[9] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[9] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[9] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[9] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_366
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[8] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[8] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[8] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[8] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_367
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[7] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[7] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[7] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[7] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_368
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[6] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[6] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[6] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[6] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_369
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[5] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[5] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[5] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[5] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_370
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[4] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[4] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[4] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[4] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_371
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[3] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[3] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[3] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[3] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_372
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[2] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[2] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[2] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[2] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_373
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[1] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[1] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[1] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[1] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_374
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[19] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[19] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[19] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[19] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_376
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[18] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[18] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[18] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[18] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_377
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[17] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[17] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[17] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[17] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_378
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[16] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[16] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[16] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[16] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_379
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[15] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[15] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[15] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[15] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_380
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[14] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[14] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[14] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[14] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_381
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[13] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[13] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[13] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[13] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_382
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[12] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[12] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[12] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[12] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_383
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[11] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[11] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[11] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[11] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_384
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[10] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[10] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[10] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,ADDRARDADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[10] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "BRAM_SDP_MACRO" *) 
module fir_design_firN_IP_0_0_BRAM_SDP_MACRO_385
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[0] ,
    Q,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[0] ;
  input [6:0]Q;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \dws_bram_en_reg[0] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [15:9]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(1),
    .DOB_REG(1),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 
       (.ADDRARDADDR({1'b0,1'b0,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(fir_clk),
        .CLKBWRCLK(s00_axi_aclk),
        .DIADI(DIADI),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIBDI}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(A[15:0]),
        .DOBDO({\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOBDO_UNCONNECTED [15:9],A[24:16]}),
        .DOPADOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(\dws_bram_en_reg[0] ),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO
   (\dsp_bl.dsp_bl.DSP48E_BL_0 ,
    fir_clk,
    B,
    A,
    P);
  output [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]P;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_194
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_196
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_198
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_200
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_202
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_204
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_206
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_208
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_210
   (fir_out,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    P,
    fir_in,
    Q);
  output [13:0]fir_out;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]P;
  input [13:0]fir_in;
  input [0:0]Q;

  wire [24:0]A;
  wire [37:0]P;
  wire [0:0]Q;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_100 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_101 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_102 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_103 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_104 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_105 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_82 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_83 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_84 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_85 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_86 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_87 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_88 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_89 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_90 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_91 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_92 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_93 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_94 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_95 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_96 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_97 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_98 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_n_99 ;
  wire fir_clk;
  wire [13:0]fir_in;
  wire [13:0]fir_out;
  wire [13:0]\shift_reg[101][13] ;
  wire [37:24]\ups_sum_con[20]_112 ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],\ups_sum_con[20]_112 ,\dsp_bl.dsp_bl.DSP48E_BL_n_82 ,\dsp_bl.dsp_bl.DSP48E_BL_n_83 ,\dsp_bl.dsp_bl.DSP48E_BL_n_84 ,\dsp_bl.dsp_bl.DSP48E_BL_n_85 ,\dsp_bl.dsp_bl.DSP48E_BL_n_86 ,\dsp_bl.dsp_bl.DSP48E_BL_n_87 ,\dsp_bl.dsp_bl.DSP48E_BL_n_88 ,\dsp_bl.dsp_bl.DSP48E_BL_n_89 ,\dsp_bl.dsp_bl.DSP48E_BL_n_90 ,\dsp_bl.dsp_bl.DSP48E_BL_n_91 ,\dsp_bl.dsp_bl.DSP48E_BL_n_92 ,\dsp_bl.dsp_bl.DSP48E_BL_n_93 ,\dsp_bl.dsp_bl.DSP48E_BL_n_94 ,\dsp_bl.dsp_bl.DSP48E_BL_n_95 ,\dsp_bl.dsp_bl.DSP48E_BL_n_96 ,\dsp_bl.dsp_bl.DSP48E_BL_n_97 ,\dsp_bl.dsp_bl.DSP48E_BL_n_98 ,\dsp_bl.dsp_bl.DSP48E_BL_n_99 ,\dsp_bl.dsp_bl.DSP48E_BL_n_100 ,\dsp_bl.dsp_bl.DSP48E_BL_n_101 ,\dsp_bl.dsp_bl.DSP48E_BL_n_102 ,\dsp_bl.dsp_bl.DSP48E_BL_n_103 ,\dsp_bl.dsp_bl.DSP48E_BL_n_104 ,\dsp_bl.dsp_bl.DSP48E_BL_n_105 }),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[0]_INST_0 
       (.I0(\ups_sum_con[20]_112 [24]),
        .I1(fir_in[0]),
        .I2(Q),
        .O(fir_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[10]_INST_0 
       (.I0(\ups_sum_con[20]_112 [34]),
        .I1(fir_in[10]),
        .I2(Q),
        .O(fir_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[11]_INST_0 
       (.I0(\ups_sum_con[20]_112 [35]),
        .I1(fir_in[11]),
        .I2(Q),
        .O(fir_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[12]_INST_0 
       (.I0(\ups_sum_con[20]_112 [36]),
        .I1(fir_in[12]),
        .I2(Q),
        .O(fir_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[13]_INST_0 
       (.I0(\ups_sum_con[20]_112 [37]),
        .I1(fir_in[13]),
        .I2(Q),
        .O(fir_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[1]_INST_0 
       (.I0(\ups_sum_con[20]_112 [25]),
        .I1(fir_in[1]),
        .I2(Q),
        .O(fir_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[2]_INST_0 
       (.I0(\ups_sum_con[20]_112 [26]),
        .I1(fir_in[2]),
        .I2(Q),
        .O(fir_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[3]_INST_0 
       (.I0(\ups_sum_con[20]_112 [27]),
        .I1(fir_in[3]),
        .I2(Q),
        .O(fir_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[4]_INST_0 
       (.I0(\ups_sum_con[20]_112 [28]),
        .I1(fir_in[4]),
        .I2(Q),
        .O(fir_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[5]_INST_0 
       (.I0(\ups_sum_con[20]_112 [29]),
        .I1(fir_in[5]),
        .I2(Q),
        .O(fir_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[6]_INST_0 
       (.I0(\ups_sum_con[20]_112 [30]),
        .I1(fir_in[6]),
        .I2(Q),
        .O(fir_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[7]_INST_0 
       (.I0(\ups_sum_con[20]_112 [31]),
        .I1(fir_in[7]),
        .I2(Q),
        .O(fir_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[8]_INST_0 
       (.I0(\ups_sum_con[20]_112 [32]),
        .I1(fir_in[8]),
        .I2(Q),
        .O(fir_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \fir_out[9]_INST_0 
       (.I0(\ups_sum_con[20]_112 [33]),
        .I1(fir_in[9]),
        .I2(Q),
        .O(fir_out[9]));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_211
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_213
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_215
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_217
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_219
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_221
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_223
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_225
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_227
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_229
   (P,
    fir_clk,
    Q,
    A);
  output [37:0]P;
  input fir_clk;
  input [13:0]Q;
  input [24:0]A;

  wire [24:0]A;
  wire [37:0]P;
  wire [13:0]Q;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[13],Q[13],Q[13],Q[13],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_287
   (\dsp_bl.dsp_bl.DSP48E_BL_0 ,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    P);
  output [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]P;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_289
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_291
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_293
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_295
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_297
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_299
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_301
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_303
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_305
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_307
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_309
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_311
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_313
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_315
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_317
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_319
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_321
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_323
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_325
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_327
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_329
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_331
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_333
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_335
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_337
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_339
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_341
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_343
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_345
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_347
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_349
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_351
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_353
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_355
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_357
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_359
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_361
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_363
   (P,
    fir_clk,
    B,
    A,
    C);
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]C;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]C;
  wire [37:0]P;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_386
   (\dsp_bl.dsp_bl.DSP48E_BL_0 ,
    fir_clk,
    B,
    A,
    P);
  output [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]P;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_388
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_390
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_392
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_394
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_396
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_398
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_400
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_402
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_404
   (\dsp_bl.dsp_bl.DSP48E_BL_0 ,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    P);
  output [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]P;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,P}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_405
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_407
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_409
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_411
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_413
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_415
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_417
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_419
   (P,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] [13],\shift_reg[101][13] }),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_421
   (P,
    fir_clk,
    B,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [37:0]P;
  input fir_clk;
  input [13:0]B;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[13],B[13],B[13],B[13],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\dsp_bl.dsp_bl.DSP48E_BL_0 }),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "MACC_MACRO" *) 
module fir_design_firN_IP_0_0_MACC_MACRO_423
   (P,
    fir_clk,
    Q,
    A);
  output [37:0]P;
  input fir_clk;
  input [13:0]Q;
  input [24:0]A;

  wire [24:0]A;
  wire [37:0]P;
  wire [13:0]Q;
  wire fir_clk;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ;
  wire \NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ;
  wire [29:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED ;
  wire [17:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED ;
  wire [3:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED ;
  wire [47:38]\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED ;
  wire [47:0]\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(0),
    .ALUMODEREG(1),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(1),
    .CARRYINSELREG(1),
    .CREG(1),
    .DREG(0),
    .INMODEREG(1),
    .IS_ALUMODE_INVERTED(4'b0000),
    .IS_CARRYIN_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_INMODE_INVERTED(5'b00000),
    .IS_OPMODE_INVERTED(7'b0000000),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(1),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    \dsp_bl.dsp_bl.DSP48E_BL 
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_ACOUT_UNCONNECTED [29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[13],Q[13],Q[13],Q[13],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_BCOUT_UNCONNECTED [17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYCASCOUT_UNCONNECTED ),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_CARRYOUT_UNCONNECTED [3:0]),
        .CEA1(1'b0),
        .CEA2(1'b1),
        .CEAD(1'b1),
        .CEALUMODE(1'b1),
        .CEB1(1'b0),
        .CEB2(1'b1),
        .CEC(1'b1),
        .CECARRYIN(1'b1),
        .CECTRL(1'b1),
        .CED(1'b1),
        .CEINMODE(1'b1),
        .CEM(1'b1),
        .CEP(1'b1),
        .CLK(fir_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_MULTSIGNOUT_UNCONNECTED ),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_OVERFLOW_UNCONNECTED ),
        .P({\NLW_dsp_bl.dsp_bl.DSP48E_BL_P_UNCONNECTED [47:38],P}),
        .PATTERNBDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNBDETECT_UNCONNECTED ),
        .PATTERNDETECT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PATTERNDETECT_UNCONNECTED ),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(\NLW_dsp_bl.dsp_bl.DSP48E_BL_PCOUT_UNCONNECTED [47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(\NLW_dsp_bl.dsp_bl.DSP48E_BL_UNDERFLOW_UNCONNECTED ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[0] ,
    Q,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[0] ;
  input [6:0]Q;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \dws_bram_en_reg[0] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_385 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .Q(Q),
        .\dws_bram_en_reg[0] (\dws_bram_en_reg[0] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_100
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[30] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[30] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[30] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_253 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[30] (\fir_bram_en_reg[30] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_254 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_101
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[31] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[31] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[31] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_251 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[31] (\fir_bram_en_reg[31] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_252 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_102
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[32] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[32] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[32] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_249 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[32] (\fir_bram_en_reg[32] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_250 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_103
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[33] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[33] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[33] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_247 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[33] (\fir_bram_en_reg[33] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_248 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_104
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[34] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[34] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[34] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_245 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[34] (\fir_bram_en_reg[34] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_246 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_105
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[35] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[35] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[35] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_243 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[35] (\fir_bram_en_reg[35] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_244 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_106
   (A,
    \shift_reg[0][6] ,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[36] ,
    D,
    Q,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]\shift_reg[0][6] ;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[36] ;
  input [6:0]D;
  input [8:0]Q;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [8:0]Q;
  wire \fir_bram_en_reg[36] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[0][6] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_241 coef_bram_inst
       (.A(A),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .Q(Q),
        .\fir_bram_en_reg[36] (\fir_bram_en_reg[36] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_242 shift_sum_count
       (.D(D),
        .fir_clk(fir_clk),
        .\shift_reg[0][6]_0 (\shift_reg[0][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_107
   (A,
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[37] ,
    D,
    Q,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[37] ;
  input [6:0]D;
  input [8:0]Q;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [8:0]Q;
  wire \fir_bram_en_reg[37] ;
  wire fir_clk;
  wire [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_239 coef_bram_inst
       (.A(A),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .Q(Q),
        .\fir_bram_en_reg[37] (\fir_bram_en_reg[37] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_240 shift_sum_count
       (.D(D),
        .fir_clk(fir_clk),
        .\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 (\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_108
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[38] ,
    \shift_reg[1][6] ,
    Q,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[38] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]Q;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [8:0]Q;
  wire \fir_bram_en_reg[38] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_238 coef_bram_inst
       (.A(A),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .Q(Q),
        .\fir_bram_en_reg[38] (\fir_bram_en_reg[38] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_109
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[3] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[3] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[3] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_237 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[3] (\fir_bram_en_reg[3] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_110
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[4] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[4] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[4] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_236 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[4] (\fir_bram_en_reg[4] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_111
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[5] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[5] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[5] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_235 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[5] (\fir_bram_en_reg[5] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_112
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[6] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[6] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[6] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_234 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[6] (\fir_bram_en_reg[6] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_113
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[7] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[7] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[7] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_233 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[7] (\fir_bram_en_reg[7] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_114
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[8] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[8] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[8] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_232 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[8] (\fir_bram_en_reg[8] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_115
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[9] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[9] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[9] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_231 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[9] (\fir_bram_en_reg[9] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_136
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[0] ,
    Q,
    ADDRBWRADDR,
    \fir_coef_datain_reg[24] );
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[0] ;
  input [6:0]Q;
  input [8:0]ADDRBWRADDR;
  input [24:0]\fir_coef_datain_reg[24] ;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]Q;
  wire fir_clk;
  wire [24:0]\fir_coef_datain_reg[24] ;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[0] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_193 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .\fir_coef_datain_reg[24] (\fir_coef_datain_reg[24] ),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[0] (\ups_bram_en_reg[0] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_137
   (A,
    \shift_reg[0][6] ,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[10] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]\shift_reg[0][6] ;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[10] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[0][6] ;
  wire \ups_bram_en_reg[10] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_191 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[10] (\ups_bram_en_reg[10] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_192 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[0][6]_0 (\shift_reg[0][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_138
   (A,
    ADDRARDADDR,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[11] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]ADDRARDADDR;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[11] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[11] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_189 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ),
        .\ups_bram_en_reg[11] (\ups_bram_en_reg[11] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_190 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[1][6]_0 (\shift_reg[1][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_139
   (A,
    \shift_reg[0][6] ,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[12] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]\shift_reg[0][6] ;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[12] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[0][6] ;
  wire \ups_bram_en_reg[12] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_187 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[12] (\ups_bram_en_reg[12] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_188 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[0][6]_0 (\shift_reg[0][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_140
   (A,
    ADDRARDADDR,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[13] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]ADDRARDADDR;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[13] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[13] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_185 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ),
        .\ups_bram_en_reg[13] (\ups_bram_en_reg[13] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_186 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[1][6]_0 (\shift_reg[1][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_141
   (A,
    \shift_reg[0][6] ,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[14] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]\shift_reg[0][6] ;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[14] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[0][6] ;
  wire \ups_bram_en_reg[14] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_183 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[14] (\ups_bram_en_reg[14] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_184 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[0][6]_0 (\shift_reg[0][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_142
   (A,
    ADDRARDADDR,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[15] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]ADDRARDADDR;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[15] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[15] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_181 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ),
        .\ups_bram_en_reg[15] (\ups_bram_en_reg[15] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_182 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[1][6]_0 (\shift_reg[1][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_143
   (A,
    \shift_reg[0][6] ,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[16] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]\shift_reg[0][6] ;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[16] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[0][6] ;
  wire \ups_bram_en_reg[16] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_179 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[16] (\ups_bram_en_reg[16] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_180 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[0][6]_0 (\shift_reg[0][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_144
   (A,
    ADDRARDADDR,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[17] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]ADDRARDADDR;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[17] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[17] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_177 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ),
        .\ups_bram_en_reg[17] (\ups_bram_en_reg[17] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_178 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[1][6]_0 (\shift_reg[1][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_145
   (A,
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[18] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[18] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  wire s00_axi_aclk;
  wire \ups_bram_en_reg[18] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_175 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[18] (\ups_bram_en_reg[18] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_176 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 (\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_146
   (A,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[19] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[19] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[19] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_174 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ),
        .\ups_bram_en_reg[19] (\ups_bram_en_reg[19] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_147
   (A,
    \shift_reg[0][6] ,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[1] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q,
    fir_sum_count);
  output [24:0]A;
  output [6:0]\shift_reg[0][6] ;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[1] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;
  input [6:0]fir_sum_count;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire [6:0]fir_sum_count;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[0][6] ;
  wire \ups_bram_en_reg[1] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_172 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[1] (\ups_bram_en_reg[1] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_173 shift_sum_count
       (.fir_clk(fir_clk),
        .fir_sum_count(fir_sum_count),
        .\shift_reg[0][6] (\shift_reg[0][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_148
   (A,
    ADDRARDADDR,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[2] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]ADDRARDADDR;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[2] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[2] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_170 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ),
        .\ups_bram_en_reg[2] (\ups_bram_en_reg[2] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_171 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[1][6]_0 (\shift_reg[1][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_149
   (A,
    \shift_reg[0][6] ,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[3] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]\shift_reg[0][6] ;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[3] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[0][6] ;
  wire \ups_bram_en_reg[3] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_168 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[3] (\ups_bram_en_reg[3] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_169 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[0][6]_0 (\shift_reg[0][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_150
   (A,
    ADDRARDADDR,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[4] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]ADDRARDADDR;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[4] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[4] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_166 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ),
        .\ups_bram_en_reg[4] (\ups_bram_en_reg[4] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_167 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[1][6]_0 (\shift_reg[1][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_151
   (A,
    \shift_reg[0][6] ,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[5] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]\shift_reg[0][6] ;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[5] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[0][6] ;
  wire \ups_bram_en_reg[5] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_164 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[5] (\ups_bram_en_reg[5] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_165 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[0][6]_0 (\shift_reg[0][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_152
   (A,
    ADDRARDADDR,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[6] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]ADDRARDADDR;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[6] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[6] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_162 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ),
        .\ups_bram_en_reg[6] (\ups_bram_en_reg[6] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_163 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[1][6]_0 (\shift_reg[1][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_153
   (A,
    \shift_reg[0][6] ,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[7] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]\shift_reg[0][6] ;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[7] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[0][6] ;
  wire \ups_bram_en_reg[7] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_160 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[7] (\ups_bram_en_reg[7] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_161 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[0][6]_0 (\shift_reg[0][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_154
   (A,
    ADDRARDADDR,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[8] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]ADDRARDADDR;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[8] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;
  wire \ups_bram_en_reg[8] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_158 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ),
        .\ups_bram_en_reg[8] (\ups_bram_en_reg[8] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_159 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[1][6]_0 (\shift_reg[1][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_155
   (A,
    \shift_reg[0][6] ,
    fir_clk,
    s00_axi_aclk,
    \ups_bram_en_reg[9] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    Q);
  output [24:0]A;
  output [6:0]\shift_reg[0][6] ;
  input fir_clk;
  input s00_axi_aclk;
  input \ups_bram_en_reg[9] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [24:0]Q;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [24:0]Q;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[0][6] ;
  wire \ups_bram_en_reg[9] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .Q(Q),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[9] (\ups_bram_en_reg[9] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_157 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\shift_reg[0][6]_0 (\shift_reg[0][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_19
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[10] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[10] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[10] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_384 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[10] (\dws_bram_en_reg[10] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_20
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[11] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[11] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[11] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_383 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[11] (\dws_bram_en_reg[11] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_21
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[12] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[12] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[12] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_382 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[12] (\dws_bram_en_reg[12] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_22
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[13] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[13] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[13] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_381 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[13] (\dws_bram_en_reg[13] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_23
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[14] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[14] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[14] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_380 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[14] (\dws_bram_en_reg[14] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_24
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[15] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[15] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[15] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_379 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[15] (\dws_bram_en_reg[15] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_25
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[16] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[16] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[16] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_378 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[16] (\dws_bram_en_reg[16] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_26
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[17] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[17] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[17] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_377 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[17] (\dws_bram_en_reg[17] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_27
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[18] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[18] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[18] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_376 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[18] (\dws_bram_en_reg[18] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_28
   (A,
    \genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[19] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[19] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[19] ;
  wire fir_clk;
  wire [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_374 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[19] (\dws_bram_en_reg[19] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_375 shift_sum_count
       (.ADDRARDADDR(ADDRARDADDR),
        .fir_clk(fir_clk),
        .\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 (\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_29
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[1] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[1] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[1] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_373 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[1] (\dws_bram_en_reg[1] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_30
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[2] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[2] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[2] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_372 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[2] (\dws_bram_en_reg[2] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_31
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[3] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[3] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[3] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_371 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[3] (\dws_bram_en_reg[3] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_32
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[4] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[4] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[4] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_370 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[4] (\dws_bram_en_reg[4] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_33
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[5] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[5] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[5] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_369 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[5] (\dws_bram_en_reg[5] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_34
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[6] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[6] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[6] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_368 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[6] (\dws_bram_en_reg[6] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_35
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[7] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[7] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[7] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_367 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[7] (\dws_bram_en_reg[7] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_36
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[8] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[8] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[8] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_366 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[8] (\dws_bram_en_reg[8] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_37
   (A,
    fir_clk,
    s00_axi_aclk,
    \dws_bram_en_reg[9] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \dws_bram_en_reg[9] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \dws_bram_en_reg[9] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_365 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\dws_bram_en_reg[9] (\dws_bram_en_reg[9] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_77
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[0] ,
    Q,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[0] ;
  input [6:0]Q;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[0] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_286 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .Q(Q),
        .\fir_bram_en_reg[0] (\fir_bram_en_reg[0] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_78
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[10] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[10] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[10] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_285 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[10] (\fir_bram_en_reg[10] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_79
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[11] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[11] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[11] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_284 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[11] (\fir_bram_en_reg[11] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_80
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[12] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[12] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[12] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_283 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[12] (\fir_bram_en_reg[12] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_81
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[13] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[13] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[13] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_282 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[13] (\fir_bram_en_reg[13] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_82
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[14] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[14] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[14] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_281 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[14] (\fir_bram_en_reg[14] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_83
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[15] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[15] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[15] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_280 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[15] (\fir_bram_en_reg[15] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_84
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[16] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[16] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[16] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_279 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[16] (\fir_bram_en_reg[16] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_85
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[17] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[17] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[17] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_278 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[17] (\fir_bram_en_reg[17] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_86
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[18] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[18] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[18] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_277 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[18] (\fir_bram_en_reg[18] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_87
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[19] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[19] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[19] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_276 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[19] (\fir_bram_en_reg[19] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_88
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[1] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[1] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[1] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_275 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[1] (\fir_bram_en_reg[1] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_89
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[20] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[20] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[20] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_274 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[20] (\fir_bram_en_reg[20] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_90
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[21] ,
    \shift_reg[1][6] ,
    ADDRBWRADDR,
    DIADI,
    DIBDI,
    D);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[21] ;
  input [6:0]\shift_reg[1][6] ;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;
  input [6:0]D;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[21] ;
  wire fir_clk;
  wire s00_axi_aclk;
  wire [6:0]\shift_reg[1][6] ;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_272 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[21] (\fir_bram_en_reg[21] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\shift_reg[1][6] ));
  fir_design_firN_IP_0_0_shiftby__parameterized1_273 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_91
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[22] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[22] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[22] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_270 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[22] (\fir_bram_en_reg[22] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_271 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_92
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[23] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[23] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[23] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_268 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[23] (\fir_bram_en_reg[23] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_269 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_93
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[24] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[24] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[24] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_266 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[24] (\fir_bram_en_reg[24] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_267 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_94
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[25] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[25] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[25] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_264 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[25] (\fir_bram_en_reg[25] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_265 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_95
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[26] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[26] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[26] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_262 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[26] (\fir_bram_en_reg[26] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_263 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_96
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[27] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[27] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[27] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_260 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[27] (\fir_bram_en_reg[27] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_261 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_97
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[28] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[28] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[28] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_258 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[28] (\fir_bram_en_reg[28] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_259 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_98
   (A,
    Q,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[29] ,
    D,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  output [6:0]Q;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[29] ;
  input [6:0]D;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [8:0]ADDRBWRADDR;
  wire [6:0]D;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire [6:0]Q;
  wire \fir_bram_en_reg[29] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_256 coef_bram_inst
       (.A(A),
        .ADDRBWRADDR(ADDRBWRADDR),
        .D(D),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[29] (\fir_bram_en_reg[29] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_shiftby__parameterized1_257 shift_sum_count
       (.D(D),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "coef_multplx" *) 
module fir_design_firN_IP_0_0_coef_multplx_99
   (A,
    fir_clk,
    s00_axi_aclk,
    \fir_bram_en_reg[2] ,
    ADDRARDADDR,
    ADDRBWRADDR,
    DIADI,
    DIBDI);
  output [24:0]A;
  input fir_clk;
  input s00_axi_aclk;
  input \fir_bram_en_reg[2] ;
  input [6:0]ADDRARDADDR;
  input [8:0]ADDRBWRADDR;
  input [15:0]DIADI;
  input [8:0]DIBDI;

  wire [24:0]A;
  wire [6:0]ADDRARDADDR;
  wire [8:0]ADDRBWRADDR;
  wire [15:0]DIADI;
  wire [8:0]DIBDI;
  wire \fir_bram_en_reg[2] ;
  wire fir_clk;
  wire s00_axi_aclk;

  fir_design_firN_IP_0_0_BRAM_SDP_MACRO_255 coef_bram_inst
       (.A(A),
        .ADDRARDADDR(ADDRARDADDR),
        .ADDRBWRADDR(ADDRBWRADDR),
        .DIADI(DIADI),
        .DIBDI(DIBDI),
        .\fir_bram_en_reg[2] (\fir_bram_en_reg[2] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
endmodule

(* ORIG_REF_NAME = "counter" *) 
module fir_design_firN_IP_0_0_counter
   (Q,
    fir_clk);
  output [6:0]Q;
  input fir_clk;

  wire [6:0]Q;
  wire fir_clk;
  wire [6:0]icount;
  wire \icount[6]_i_2_n_0 ;

  LUT1 #(
    .INIT(2'h1)) 
    \icount[0]_i_1 
       (.I0(Q[0]),
        .O(icount[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \icount[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(icount[1]));
  LUT6 #(
    .INIT(64'hFFFF00000000FDFF)) 
    \icount[2]_i_1 
       (.I0(Q[6]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[5]),
        .I4(\icount[6]_i_2_n_0 ),
        .I5(Q[2]),
        .O(icount[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \icount[3]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(icount[3]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \icount[4]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .O(icount[4]));
  LUT6 #(
    .INIT(64'hCCCCCCCC3CCCCCC4)) 
    \icount[5]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(\icount[6]_i_2_n_0 ),
        .O(icount[5]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAA2)) 
    \icount[6]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(\icount[6]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(icount[6]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \icount[6]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\icount[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \icount_reg[0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(icount[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icount_reg[1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(icount[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icount_reg[2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(icount[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icount_reg[3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(icount[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icount_reg[4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(icount[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icount_reg[5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(icount[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \icount_reg[6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(icount[6]),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "firIP_v1_0" *) 
module fir_design_firN_IP_0_0_firIP_v1_0
   (s00_axi_rvalid,
    s00_axi_arready,
    fir_out,
    leds_out,
    s00_axi_rdata,
    s00_axi_wready,
    s00_axi_awready,
    s00_axi_bvalid,
    fir_clk,
    s00_axi_aresetn,
    s00_axi_rready,
    s00_axi_arvalid,
    s00_axi_aclk,
    fir_in,
    s00_axi_araddr,
    s00_axi_wdata,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready);
  output s00_axi_rvalid;
  output s00_axi_arready;
  output [13:0]fir_out;
  output [7:0]leds_out;
  output [31:0]s00_axi_rdata;
  output s00_axi_wready;
  output s00_axi_awready;
  output s00_axi_bvalid;
  input fir_clk;
  input s00_axi_aresetn;
  input s00_axi_rready;
  input s00_axi_arvalid;
  input s00_axi_aclk;
  input [13:0]fir_in;
  input [19:0]s00_axi_araddr;
  input [31:0]s00_axi_wdata;
  input [19:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;

  wire fir_clk;
  wire [13:0]fir_in;
  wire [13:0]fir_out;
  wire [7:0]leds_out;
  wire s00_axi_aclk;
  wire [19:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arready;
  wire s00_axi_arvalid;
  wire [19:0]s00_axi_awaddr;
  wire s00_axi_awready;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wready;
  wire s00_axi_wvalid;

  fir_design_firN_IP_0_0_firMainAXI firMainAXI_inst
       (.S_AXI_ARREADY(s00_axi_arready),
        .S_AXI_AWREADY(s00_axi_awready),
        .S_AXI_WREADY(s00_axi_wready),
        .axi_leds(leds_out),
        .fir_clk(fir_clk),
        .fir_in(fir_in),
        .fir_out(fir_out),
        .s00_axi_aclk(s00_axi_aclk),
        .s00_axi_araddr(s00_axi_araddr),
        .s00_axi_aresetn(s00_axi_aresetn),
        .s00_axi_arvalid(s00_axi_arvalid),
        .s00_axi_awaddr(s00_axi_awaddr),
        .s00_axi_awvalid(s00_axi_awvalid),
        .s00_axi_bready(s00_axi_bready),
        .s00_axi_bvalid(s00_axi_bvalid),
        .s00_axi_rdata(s00_axi_rdata),
        .s00_axi_rready(s00_axi_rready),
        .s00_axi_rvalid(s00_axi_rvalid),
        .s00_axi_wdata(s00_axi_wdata),
        .s00_axi_wvalid(s00_axi_wvalid));
endmodule

(* ORIG_REF_NAME = "firMainAXI" *) 
module fir_design_firN_IP_0_0_firMainAXI
   (s00_axi_rvalid,
    S_AXI_ARREADY,
    fir_out,
    axi_leds,
    s00_axi_rdata,
    S_AXI_WREADY,
    S_AXI_AWREADY,
    s00_axi_bvalid,
    fir_clk,
    s00_axi_aresetn,
    s00_axi_rready,
    s00_axi_arvalid,
    s00_axi_aclk,
    fir_in,
    s00_axi_araddr,
    s00_axi_wdata,
    s00_axi_awaddr,
    s00_axi_wvalid,
    s00_axi_awvalid,
    s00_axi_bready);
  output s00_axi_rvalid;
  output S_AXI_ARREADY;
  output [13:0]fir_out;
  output [7:0]axi_leds;
  output [31:0]s00_axi_rdata;
  output S_AXI_WREADY;
  output S_AXI_AWREADY;
  output s00_axi_bvalid;
  input fir_clk;
  input s00_axi_aresetn;
  input s00_axi_rready;
  input s00_axi_arvalid;
  input s00_axi_aclk;
  input [13:0]fir_in;
  input [19:0]s00_axi_araddr;
  input [31:0]s00_axi_wdata;
  input [19:0]s00_axi_awaddr;
  input s00_axi_wvalid;
  input s00_axi_awvalid;
  input s00_axi_bready;

  wire S_AXI_ARREADY;
  wire S_AXI_AWREADY;
  wire S_AXI_WREADY;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire [7:0]axi_araddr;
  wire \axi_araddr[19]_i_1_n_0 ;
  wire [19:8]axi_araddr__0;
  wire \axi_araddr_reg[0]_rep__0_n_0 ;
  wire \axi_araddr_reg[0]_rep_n_0 ;
  wire \axi_araddr_reg[1]_rep__0_n_0 ;
  wire \axi_araddr_reg[1]_rep_n_0 ;
  wire \axi_araddr_reg[4]_rep__0_n_0 ;
  wire \axi_araddr_reg[4]_rep__1_n_0 ;
  wire \axi_araddr_reg[4]_rep_n_0 ;
  wire axi_arready_i_1_n_0;
  wire \axi_awaddr_reg_n_0_[0] ;
  wire \axi_awaddr_reg_n_0_[1] ;
  wire \axi_awaddr_reg_n_0_[2] ;
  wire \axi_awaddr_reg_n_0_[3] ;
  wire \axi_awaddr_reg_n_0_[4] ;
  wire \axi_awaddr_reg_n_0_[5] ;
  wire \axi_awaddr_reg_n_0_[6] ;
  wire \axi_awaddr_reg_n_0_[7] ;
  wire \axi_awaddr_reg_n_0_[8] ;
  wire axi_awready0;
  wire axi_awready_i_1_n_0;
  wire [8:0]axi_bram_addr;
  wire \axi_bram_addr_reg[0]_rep__0_n_0 ;
  wire \axi_bram_addr_reg[0]_rep__1_n_0 ;
  wire \axi_bram_addr_reg[0]_rep_n_0 ;
  wire \axi_bram_addr_reg[1]_rep__0_n_0 ;
  wire \axi_bram_addr_reg[1]_rep__1_n_0 ;
  wire \axi_bram_addr_reg[1]_rep_n_0 ;
  wire \axi_bram_addr_reg[2]_rep__0_n_0 ;
  wire \axi_bram_addr_reg[2]_rep__1_n_0 ;
  wire \axi_bram_addr_reg[2]_rep_n_0 ;
  wire \axi_bram_addr_reg[3]_rep__0_n_0 ;
  wire \axi_bram_addr_reg[3]_rep__1_n_0 ;
  wire \axi_bram_addr_reg[3]_rep_n_0 ;
  wire \axi_bram_addr_reg[4]_rep__0_n_0 ;
  wire \axi_bram_addr_reg[4]_rep__1_n_0 ;
  wire \axi_bram_addr_reg[4]_rep_n_0 ;
  wire \axi_bram_addr_reg[5]_rep__0_n_0 ;
  wire \axi_bram_addr_reg[5]_rep__1_n_0 ;
  wire \axi_bram_addr_reg[5]_rep_n_0 ;
  wire \axi_bram_addr_reg[6]_rep__0_n_0 ;
  wire \axi_bram_addr_reg[6]_rep__1_n_0 ;
  wire \axi_bram_addr_reg[6]_rep_n_0 ;
  wire \axi_bram_addr_reg[7]_rep__0_n_0 ;
  wire \axi_bram_addr_reg[7]_rep__1_n_0 ;
  wire \axi_bram_addr_reg[7]_rep_n_0 ;
  wire \axi_bram_addr_reg[8]_rep__0_n_0 ;
  wire \axi_bram_addr_reg[8]_rep__1_n_0 ;
  wire \axi_bram_addr_reg[8]_rep_n_0 ;
  wire axi_bvalid_i_1_n_0;
  wire [10:0]axi_dsp_addr;
  wire [7:0]axi_leds;
  wire \axi_rdata[0]_i_14_n_0 ;
  wire \axi_rdata[0]_i_19_n_0 ;
  wire \axi_rdata[0]_i_1_n_0 ;
  wire \axi_rdata[0]_i_28_n_0 ;
  wire \axi_rdata[0]_i_29_n_0 ;
  wire \axi_rdata[0]_i_30_n_0 ;
  wire \axi_rdata[0]_i_31_n_0 ;
  wire \axi_rdata[0]_i_32_n_0 ;
  wire \axi_rdata[0]_i_33_n_0 ;
  wire \axi_rdata[0]_i_34_n_0 ;
  wire \axi_rdata[0]_i_35_n_0 ;
  wire \axi_rdata[0]_i_36_n_0 ;
  wire \axi_rdata[0]_i_37_n_0 ;
  wire \axi_rdata[0]_i_38_n_0 ;
  wire \axi_rdata[0]_i_39_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[0]_i_40_n_0 ;
  wire \axi_rdata[0]_i_41_n_0 ;
  wire \axi_rdata[0]_i_42_n_0 ;
  wire \axi_rdata[0]_i_43_n_0 ;
  wire \axi_rdata[0]_i_44_n_0 ;
  wire \axi_rdata[0]_i_45_n_0 ;
  wire \axi_rdata[0]_i_46_n_0 ;
  wire \axi_rdata[0]_i_47_n_0 ;
  wire \axi_rdata[0]_i_48_n_0 ;
  wire \axi_rdata[0]_i_49_n_0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[0]_i_50_n_0 ;
  wire \axi_rdata[0]_i_51_n_0 ;
  wire \axi_rdata[0]_i_52_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[0]_i_6_n_0 ;
  wire \axi_rdata[0]_i_9_n_0 ;
  wire \axi_rdata[10]_i_14_n_0 ;
  wire \axi_rdata[10]_i_19_n_0 ;
  wire \axi_rdata[10]_i_1_n_0 ;
  wire \axi_rdata[10]_i_28_n_0 ;
  wire \axi_rdata[10]_i_29_n_0 ;
  wire \axi_rdata[10]_i_30_n_0 ;
  wire \axi_rdata[10]_i_31_n_0 ;
  wire \axi_rdata[10]_i_32_n_0 ;
  wire \axi_rdata[10]_i_33_n_0 ;
  wire \axi_rdata[10]_i_34_n_0 ;
  wire \axi_rdata[10]_i_35_n_0 ;
  wire \axi_rdata[10]_i_36_n_0 ;
  wire \axi_rdata[10]_i_37_n_0 ;
  wire \axi_rdata[10]_i_38_n_0 ;
  wire \axi_rdata[10]_i_39_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_40_n_0 ;
  wire \axi_rdata[10]_i_41_n_0 ;
  wire \axi_rdata[10]_i_42_n_0 ;
  wire \axi_rdata[10]_i_43_n_0 ;
  wire \axi_rdata[10]_i_44_n_0 ;
  wire \axi_rdata[10]_i_45_n_0 ;
  wire \axi_rdata[10]_i_46_n_0 ;
  wire \axi_rdata[10]_i_47_n_0 ;
  wire \axi_rdata[10]_i_48_n_0 ;
  wire \axi_rdata[10]_i_49_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[10]_i_50_n_0 ;
  wire \axi_rdata[10]_i_51_n_0 ;
  wire \axi_rdata[10]_i_52_n_0 ;
  wire \axi_rdata[10]_i_5_n_0 ;
  wire \axi_rdata[10]_i_6_n_0 ;
  wire \axi_rdata[10]_i_9_n_0 ;
  wire \axi_rdata[11]_i_14_n_0 ;
  wire \axi_rdata[11]_i_19_n_0 ;
  wire \axi_rdata[11]_i_1_n_0 ;
  wire \axi_rdata[11]_i_28_n_0 ;
  wire \axi_rdata[11]_i_29_n_0 ;
  wire \axi_rdata[11]_i_30_n_0 ;
  wire \axi_rdata[11]_i_31_n_0 ;
  wire \axi_rdata[11]_i_32_n_0 ;
  wire \axi_rdata[11]_i_33_n_0 ;
  wire \axi_rdata[11]_i_34_n_0 ;
  wire \axi_rdata[11]_i_35_n_0 ;
  wire \axi_rdata[11]_i_36_n_0 ;
  wire \axi_rdata[11]_i_37_n_0 ;
  wire \axi_rdata[11]_i_38_n_0 ;
  wire \axi_rdata[11]_i_39_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_40_n_0 ;
  wire \axi_rdata[11]_i_41_n_0 ;
  wire \axi_rdata[11]_i_42_n_0 ;
  wire \axi_rdata[11]_i_43_n_0 ;
  wire \axi_rdata[11]_i_44_n_0 ;
  wire \axi_rdata[11]_i_45_n_0 ;
  wire \axi_rdata[11]_i_46_n_0 ;
  wire \axi_rdata[11]_i_47_n_0 ;
  wire \axi_rdata[11]_i_48_n_0 ;
  wire \axi_rdata[11]_i_49_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[11]_i_50_n_0 ;
  wire \axi_rdata[11]_i_51_n_0 ;
  wire \axi_rdata[11]_i_52_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_9_n_0 ;
  wire \axi_rdata[12]_i_10_n_0 ;
  wire \axi_rdata[12]_i_14_n_0 ;
  wire \axi_rdata[12]_i_1_n_0 ;
  wire \axi_rdata[12]_i_21_n_0 ;
  wire \axi_rdata[12]_i_28_n_0 ;
  wire \axi_rdata[12]_i_29_n_0 ;
  wire \axi_rdata[12]_i_30_n_0 ;
  wire \axi_rdata[12]_i_31_n_0 ;
  wire \axi_rdata[12]_i_32_n_0 ;
  wire \axi_rdata[12]_i_33_n_0 ;
  wire \axi_rdata[12]_i_34_n_0 ;
  wire \axi_rdata[12]_i_35_n_0 ;
  wire \axi_rdata[12]_i_36_n_0 ;
  wire \axi_rdata[12]_i_37_n_0 ;
  wire \axi_rdata[12]_i_38_n_0 ;
  wire \axi_rdata[12]_i_39_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_40_n_0 ;
  wire \axi_rdata[12]_i_41_n_0 ;
  wire \axi_rdata[12]_i_42_n_0 ;
  wire \axi_rdata[12]_i_43_n_0 ;
  wire \axi_rdata[12]_i_44_n_0 ;
  wire \axi_rdata[12]_i_45_n_0 ;
  wire \axi_rdata[12]_i_46_n_0 ;
  wire \axi_rdata[12]_i_47_n_0 ;
  wire \axi_rdata[12]_i_48_n_0 ;
  wire \axi_rdata[12]_i_49_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[12]_i_50_n_0 ;
  wire \axi_rdata[12]_i_51_n_0 ;
  wire \axi_rdata[12]_i_52_n_0 ;
  wire \axi_rdata[12]_i_5_n_0 ;
  wire \axi_rdata[12]_i_6_n_0 ;
  wire \axi_rdata[12]_i_7_n_0 ;
  wire \axi_rdata[13]_i_1_n_0 ;
  wire \axi_rdata[13]_i_2_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[13]_i_5_n_0 ;
  wire \axi_rdata[13]_i_6_n_0 ;
  wire \axi_rdata[13]_i_7_n_0 ;
  wire \axi_rdata[14]_i_1_n_0 ;
  wire \axi_rdata[14]_i_2_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[14]_i_5_n_0 ;
  wire \axi_rdata[14]_i_6_n_0 ;
  wire \axi_rdata[15]_i_1_n_0 ;
  wire \axi_rdata[15]_i_2_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[15]_i_5_n_0 ;
  wire \axi_rdata[16]_i_1_n_0 ;
  wire \axi_rdata[16]_i_2_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[16]_i_5_n_0 ;
  wire \axi_rdata[16]_i_6_n_0 ;
  wire \axi_rdata[17]_i_1_n_0 ;
  wire \axi_rdata[17]_i_2_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[17]_i_5_n_0 ;
  wire \axi_rdata[17]_i_6_n_0 ;
  wire \axi_rdata[18]_i_1_n_0 ;
  wire \axi_rdata[18]_i_2_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[18]_i_5_n_0 ;
  wire \axi_rdata[18]_i_6_n_0 ;
  wire \axi_rdata[18]_i_7_n_0 ;
  wire \axi_rdata[19]_i_1_n_0 ;
  wire \axi_rdata[19]_i_2_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[19]_i_5_n_0 ;
  wire \axi_rdata[1]_i_13_n_0 ;
  wire \axi_rdata[1]_i_15_n_0 ;
  wire \axi_rdata[1]_i_1_n_0 ;
  wire \axi_rdata[1]_i_20_n_0 ;
  wire \axi_rdata[1]_i_29_n_0 ;
  wire \axi_rdata[1]_i_30_n_0 ;
  wire \axi_rdata[1]_i_31_n_0 ;
  wire \axi_rdata[1]_i_32_n_0 ;
  wire \axi_rdata[1]_i_33_n_0 ;
  wire \axi_rdata[1]_i_34_n_0 ;
  wire \axi_rdata[1]_i_35_n_0 ;
  wire \axi_rdata[1]_i_36_n_0 ;
  wire \axi_rdata[1]_i_37_n_0 ;
  wire \axi_rdata[1]_i_38_n_0 ;
  wire \axi_rdata[1]_i_39_n_0 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[1]_i_40_n_0 ;
  wire \axi_rdata[1]_i_41_n_0 ;
  wire \axi_rdata[1]_i_42_n_0 ;
  wire \axi_rdata[1]_i_43_n_0 ;
  wire \axi_rdata[1]_i_44_n_0 ;
  wire \axi_rdata[1]_i_45_n_0 ;
  wire \axi_rdata[1]_i_46_n_0 ;
  wire \axi_rdata[1]_i_47_n_0 ;
  wire \axi_rdata[1]_i_48_n_0 ;
  wire \axi_rdata[1]_i_49_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_50_n_0 ;
  wire \axi_rdata[1]_i_51_n_0 ;
  wire \axi_rdata[1]_i_52_n_0 ;
  wire \axi_rdata[1]_i_53_n_0 ;
  wire \axi_rdata[1]_i_5_n_0 ;
  wire \axi_rdata[1]_i_6_n_0 ;
  wire \axi_rdata[1]_i_9_n_0 ;
  wire \axi_rdata[20]_i_1_n_0 ;
  wire \axi_rdata[20]_i_2_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[21]_i_1_n_0 ;
  wire \axi_rdata[21]_i_2_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[22]_i_1_n_0 ;
  wire \axi_rdata[22]_i_2_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[22]_i_5_n_0 ;
  wire \axi_rdata[23]_i_1_n_0 ;
  wire \axi_rdata[23]_i_2_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[24]_i_1_n_0 ;
  wire \axi_rdata[24]_i_2_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[25]_i_1_n_0 ;
  wire \axi_rdata[25]_i_2_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[26]_i_1_n_0 ;
  wire \axi_rdata[26]_i_2_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[27]_i_1_n_0 ;
  wire \axi_rdata[27]_i_2_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[28]_i_1_n_0 ;
  wire \axi_rdata[28]_i_2_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[29]_i_1_n_0 ;
  wire \axi_rdata[29]_i_2_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[2]_i_13_n_0 ;
  wire \axi_rdata[2]_i_15_n_0 ;
  wire \axi_rdata[2]_i_1_n_0 ;
  wire \axi_rdata[2]_i_20_n_0 ;
  wire \axi_rdata[2]_i_29_n_0 ;
  wire \axi_rdata[2]_i_30_n_0 ;
  wire \axi_rdata[2]_i_31_n_0 ;
  wire \axi_rdata[2]_i_32_n_0 ;
  wire \axi_rdata[2]_i_33_n_0 ;
  wire \axi_rdata[2]_i_34_n_0 ;
  wire \axi_rdata[2]_i_35_n_0 ;
  wire \axi_rdata[2]_i_36_n_0 ;
  wire \axi_rdata[2]_i_37_n_0 ;
  wire \axi_rdata[2]_i_38_n_0 ;
  wire \axi_rdata[2]_i_39_n_0 ;
  wire \axi_rdata[2]_i_3_n_0 ;
  wire \axi_rdata[2]_i_40_n_0 ;
  wire \axi_rdata[2]_i_41_n_0 ;
  wire \axi_rdata[2]_i_42_n_0 ;
  wire \axi_rdata[2]_i_43_n_0 ;
  wire \axi_rdata[2]_i_44_n_0 ;
  wire \axi_rdata[2]_i_45_n_0 ;
  wire \axi_rdata[2]_i_46_n_0 ;
  wire \axi_rdata[2]_i_47_n_0 ;
  wire \axi_rdata[2]_i_48_n_0 ;
  wire \axi_rdata[2]_i_49_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[2]_i_50_n_0 ;
  wire \axi_rdata[2]_i_51_n_0 ;
  wire \axi_rdata[2]_i_52_n_0 ;
  wire \axi_rdata[2]_i_53_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_9_n_0 ;
  wire \axi_rdata[30]_i_11_n_0 ;
  wire \axi_rdata[30]_i_18_n_0 ;
  wire \axi_rdata[30]_i_19_n_0 ;
  wire \axi_rdata[30]_i_1_n_0 ;
  wire \axi_rdata[30]_i_20_n_0 ;
  wire \axi_rdata[30]_i_21_n_0 ;
  wire \axi_rdata[30]_i_22_n_0 ;
  wire \axi_rdata[30]_i_23_n_0 ;
  wire \axi_rdata[30]_i_24_n_0 ;
  wire \axi_rdata[30]_i_25_n_0 ;
  wire \axi_rdata[30]_i_26_n_0 ;
  wire \axi_rdata[30]_i_27_n_0 ;
  wire \axi_rdata[30]_i_28_n_0 ;
  wire \axi_rdata[30]_i_29_n_0 ;
  wire \axi_rdata[30]_i_2_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[30]_i_5_n_0 ;
  wire \axi_rdata[30]_i_6_n_0 ;
  wire \axi_rdata[30]_i_7_n_0 ;
  wire \axi_rdata[31]_i_10_n_0 ;
  wire \axi_rdata[31]_i_11_n_0 ;
  wire \axi_rdata[31]_i_19_n_0 ;
  wire \axi_rdata[31]_i_20_n_0 ;
  wire \axi_rdata[31]_i_21_n_0 ;
  wire \axi_rdata[31]_i_22_n_0 ;
  wire \axi_rdata[31]_i_23_n_0 ;
  wire \axi_rdata[31]_i_24_n_0 ;
  wire \axi_rdata[31]_i_25_n_0 ;
  wire \axi_rdata[31]_i_26_n_0 ;
  wire \axi_rdata[31]_i_27_n_0 ;
  wire \axi_rdata[31]_i_28_n_0 ;
  wire \axi_rdata[31]_i_29_n_0 ;
  wire \axi_rdata[31]_i_2_n_0 ;
  wire \axi_rdata[31]_i_30_n_0 ;
  wire \axi_rdata[31]_i_3_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[31]_i_7_n_0 ;
  wire \axi_rdata[31]_i_8_n_0 ;
  wire \axi_rdata[31]_i_9_n_0 ;
  wire \axi_rdata[3]_i_13_n_0 ;
  wire \axi_rdata[3]_i_15_n_0 ;
  wire \axi_rdata[3]_i_1_n_0 ;
  wire \axi_rdata[3]_i_20_n_0 ;
  wire \axi_rdata[3]_i_29_n_0 ;
  wire \axi_rdata[3]_i_30_n_0 ;
  wire \axi_rdata[3]_i_31_n_0 ;
  wire \axi_rdata[3]_i_32_n_0 ;
  wire \axi_rdata[3]_i_33_n_0 ;
  wire \axi_rdata[3]_i_34_n_0 ;
  wire \axi_rdata[3]_i_35_n_0 ;
  wire \axi_rdata[3]_i_36_n_0 ;
  wire \axi_rdata[3]_i_37_n_0 ;
  wire \axi_rdata[3]_i_38_n_0 ;
  wire \axi_rdata[3]_i_39_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[3]_i_40_n_0 ;
  wire \axi_rdata[3]_i_41_n_0 ;
  wire \axi_rdata[3]_i_42_n_0 ;
  wire \axi_rdata[3]_i_43_n_0 ;
  wire \axi_rdata[3]_i_44_n_0 ;
  wire \axi_rdata[3]_i_45_n_0 ;
  wire \axi_rdata[3]_i_46_n_0 ;
  wire \axi_rdata[3]_i_47_n_0 ;
  wire \axi_rdata[3]_i_48_n_0 ;
  wire \axi_rdata[3]_i_49_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[3]_i_50_n_0 ;
  wire \axi_rdata[3]_i_51_n_0 ;
  wire \axi_rdata[3]_i_52_n_0 ;
  wire \axi_rdata[3]_i_53_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_9_n_0 ;
  wire \axi_rdata[4]_i_13_n_0 ;
  wire \axi_rdata[4]_i_15_n_0 ;
  wire \axi_rdata[4]_i_1_n_0 ;
  wire \axi_rdata[4]_i_20_n_0 ;
  wire \axi_rdata[4]_i_29_n_0 ;
  wire \axi_rdata[4]_i_30_n_0 ;
  wire \axi_rdata[4]_i_31_n_0 ;
  wire \axi_rdata[4]_i_32_n_0 ;
  wire \axi_rdata[4]_i_33_n_0 ;
  wire \axi_rdata[4]_i_34_n_0 ;
  wire \axi_rdata[4]_i_35_n_0 ;
  wire \axi_rdata[4]_i_36_n_0 ;
  wire \axi_rdata[4]_i_37_n_0 ;
  wire \axi_rdata[4]_i_38_n_0 ;
  wire \axi_rdata[4]_i_39_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[4]_i_40_n_0 ;
  wire \axi_rdata[4]_i_41_n_0 ;
  wire \axi_rdata[4]_i_42_n_0 ;
  wire \axi_rdata[4]_i_43_n_0 ;
  wire \axi_rdata[4]_i_44_n_0 ;
  wire \axi_rdata[4]_i_45_n_0 ;
  wire \axi_rdata[4]_i_46_n_0 ;
  wire \axi_rdata[4]_i_47_n_0 ;
  wire \axi_rdata[4]_i_48_n_0 ;
  wire \axi_rdata[4]_i_49_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[4]_i_50_n_0 ;
  wire \axi_rdata[4]_i_51_n_0 ;
  wire \axi_rdata[4]_i_52_n_0 ;
  wire \axi_rdata[4]_i_53_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_9_n_0 ;
  wire \axi_rdata[5]_i_13_n_0 ;
  wire \axi_rdata[5]_i_15_n_0 ;
  wire \axi_rdata[5]_i_1_n_0 ;
  wire \axi_rdata[5]_i_20_n_0 ;
  wire \axi_rdata[5]_i_29_n_0 ;
  wire \axi_rdata[5]_i_30_n_0 ;
  wire \axi_rdata[5]_i_31_n_0 ;
  wire \axi_rdata[5]_i_32_n_0 ;
  wire \axi_rdata[5]_i_33_n_0 ;
  wire \axi_rdata[5]_i_34_n_0 ;
  wire \axi_rdata[5]_i_35_n_0 ;
  wire \axi_rdata[5]_i_36_n_0 ;
  wire \axi_rdata[5]_i_37_n_0 ;
  wire \axi_rdata[5]_i_38_n_0 ;
  wire \axi_rdata[5]_i_39_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_40_n_0 ;
  wire \axi_rdata[5]_i_41_n_0 ;
  wire \axi_rdata[5]_i_42_n_0 ;
  wire \axi_rdata[5]_i_43_n_0 ;
  wire \axi_rdata[5]_i_44_n_0 ;
  wire \axi_rdata[5]_i_45_n_0 ;
  wire \axi_rdata[5]_i_46_n_0 ;
  wire \axi_rdata[5]_i_47_n_0 ;
  wire \axi_rdata[5]_i_48_n_0 ;
  wire \axi_rdata[5]_i_49_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_50_n_0 ;
  wire \axi_rdata[5]_i_51_n_0 ;
  wire \axi_rdata[5]_i_52_n_0 ;
  wire \axi_rdata[5]_i_53_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_9_n_0 ;
  wire \axi_rdata[6]_i_13_n_0 ;
  wire \axi_rdata[6]_i_15_n_0 ;
  wire \axi_rdata[6]_i_1_n_0 ;
  wire \axi_rdata[6]_i_20_n_0 ;
  wire \axi_rdata[6]_i_29_n_0 ;
  wire \axi_rdata[6]_i_30_n_0 ;
  wire \axi_rdata[6]_i_31_n_0 ;
  wire \axi_rdata[6]_i_32_n_0 ;
  wire \axi_rdata[6]_i_33_n_0 ;
  wire \axi_rdata[6]_i_34_n_0 ;
  wire \axi_rdata[6]_i_35_n_0 ;
  wire \axi_rdata[6]_i_36_n_0 ;
  wire \axi_rdata[6]_i_37_n_0 ;
  wire \axi_rdata[6]_i_38_n_0 ;
  wire \axi_rdata[6]_i_39_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_40_n_0 ;
  wire \axi_rdata[6]_i_41_n_0 ;
  wire \axi_rdata[6]_i_42_n_0 ;
  wire \axi_rdata[6]_i_43_n_0 ;
  wire \axi_rdata[6]_i_44_n_0 ;
  wire \axi_rdata[6]_i_45_n_0 ;
  wire \axi_rdata[6]_i_46_n_0 ;
  wire \axi_rdata[6]_i_47_n_0 ;
  wire \axi_rdata[6]_i_48_n_0 ;
  wire \axi_rdata[6]_i_49_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[6]_i_50_n_0 ;
  wire \axi_rdata[6]_i_51_n_0 ;
  wire \axi_rdata[6]_i_52_n_0 ;
  wire \axi_rdata[6]_i_53_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_9_n_0 ;
  wire \axi_rdata[7]_i_13_n_0 ;
  wire \axi_rdata[7]_i_1_n_0 ;
  wire \axi_rdata[7]_i_20_n_0 ;
  wire \axi_rdata[7]_i_27_n_0 ;
  wire \axi_rdata[7]_i_28_n_0 ;
  wire \axi_rdata[7]_i_29_n_0 ;
  wire \axi_rdata[7]_i_30_n_0 ;
  wire \axi_rdata[7]_i_31_n_0 ;
  wire \axi_rdata[7]_i_32_n_0 ;
  wire \axi_rdata[7]_i_33_n_0 ;
  wire \axi_rdata[7]_i_34_n_0 ;
  wire \axi_rdata[7]_i_35_n_0 ;
  wire \axi_rdata[7]_i_36_n_0 ;
  wire \axi_rdata[7]_i_37_n_0 ;
  wire \axi_rdata[7]_i_38_n_0 ;
  wire \axi_rdata[7]_i_39_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[7]_i_40_n_0 ;
  wire \axi_rdata[7]_i_41_n_0 ;
  wire \axi_rdata[7]_i_42_n_0 ;
  wire \axi_rdata[7]_i_43_n_0 ;
  wire \axi_rdata[7]_i_44_n_0 ;
  wire \axi_rdata[7]_i_45_n_0 ;
  wire \axi_rdata[7]_i_46_n_0 ;
  wire \axi_rdata[7]_i_47_n_0 ;
  wire \axi_rdata[7]_i_48_n_0 ;
  wire \axi_rdata[7]_i_49_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[7]_i_50_n_0 ;
  wire \axi_rdata[7]_i_51_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_9_n_0 ;
  wire \axi_rdata[8]_i_14_n_0 ;
  wire \axi_rdata[8]_i_19_n_0 ;
  wire \axi_rdata[8]_i_1_n_0 ;
  wire \axi_rdata[8]_i_28_n_0 ;
  wire \axi_rdata[8]_i_29_n_0 ;
  wire \axi_rdata[8]_i_30_n_0 ;
  wire \axi_rdata[8]_i_31_n_0 ;
  wire \axi_rdata[8]_i_32_n_0 ;
  wire \axi_rdata[8]_i_33_n_0 ;
  wire \axi_rdata[8]_i_34_n_0 ;
  wire \axi_rdata[8]_i_35_n_0 ;
  wire \axi_rdata[8]_i_36_n_0 ;
  wire \axi_rdata[8]_i_37_n_0 ;
  wire \axi_rdata[8]_i_38_n_0 ;
  wire \axi_rdata[8]_i_39_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[8]_i_40_n_0 ;
  wire \axi_rdata[8]_i_41_n_0 ;
  wire \axi_rdata[8]_i_42_n_0 ;
  wire \axi_rdata[8]_i_43_n_0 ;
  wire \axi_rdata[8]_i_44_n_0 ;
  wire \axi_rdata[8]_i_45_n_0 ;
  wire \axi_rdata[8]_i_46_n_0 ;
  wire \axi_rdata[8]_i_47_n_0 ;
  wire \axi_rdata[8]_i_48_n_0 ;
  wire \axi_rdata[8]_i_49_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_50_n_0 ;
  wire \axi_rdata[8]_i_51_n_0 ;
  wire \axi_rdata[8]_i_52_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_9_n_0 ;
  wire \axi_rdata[9]_i_14_n_0 ;
  wire \axi_rdata[9]_i_19_n_0 ;
  wire \axi_rdata[9]_i_1_n_0 ;
  wire \axi_rdata[9]_i_28_n_0 ;
  wire \axi_rdata[9]_i_29_n_0 ;
  wire \axi_rdata[9]_i_30_n_0 ;
  wire \axi_rdata[9]_i_31_n_0 ;
  wire \axi_rdata[9]_i_32_n_0 ;
  wire \axi_rdata[9]_i_33_n_0 ;
  wire \axi_rdata[9]_i_34_n_0 ;
  wire \axi_rdata[9]_i_35_n_0 ;
  wire \axi_rdata[9]_i_36_n_0 ;
  wire \axi_rdata[9]_i_37_n_0 ;
  wire \axi_rdata[9]_i_38_n_0 ;
  wire \axi_rdata[9]_i_39_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_40_n_0 ;
  wire \axi_rdata[9]_i_41_n_0 ;
  wire \axi_rdata[9]_i_42_n_0 ;
  wire \axi_rdata[9]_i_43_n_0 ;
  wire \axi_rdata[9]_i_44_n_0 ;
  wire \axi_rdata[9]_i_45_n_0 ;
  wire \axi_rdata[9]_i_46_n_0 ;
  wire \axi_rdata[9]_i_47_n_0 ;
  wire \axi_rdata[9]_i_48_n_0 ;
  wire \axi_rdata[9]_i_49_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_50_n_0 ;
  wire \axi_rdata[9]_i_51_n_0 ;
  wire \axi_rdata[9]_i_52_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata[9]_i_9_n_0 ;
  wire \axi_rdata_reg[0]_i_10_n_0 ;
  wire \axi_rdata_reg[0]_i_11_n_0 ;
  wire \axi_rdata_reg[0]_i_12_n_0 ;
  wire \axi_rdata_reg[0]_i_13_n_0 ;
  wire \axi_rdata_reg[0]_i_15_n_0 ;
  wire \axi_rdata_reg[0]_i_16_n_0 ;
  wire \axi_rdata_reg[0]_i_17_n_0 ;
  wire \axi_rdata_reg[0]_i_18_n_0 ;
  wire \axi_rdata_reg[0]_i_20_n_0 ;
  wire \axi_rdata_reg[0]_i_21_n_0 ;
  wire \axi_rdata_reg[0]_i_22_n_0 ;
  wire \axi_rdata_reg[0]_i_23_n_0 ;
  wire \axi_rdata_reg[0]_i_24_n_0 ;
  wire \axi_rdata_reg[0]_i_25_n_0 ;
  wire \axi_rdata_reg[0]_i_26_n_0 ;
  wire \axi_rdata_reg[0]_i_27_n_0 ;
  wire \axi_rdata_reg[0]_i_2_n_0 ;
  wire \axi_rdata_reg[0]_i_7_n_0 ;
  wire \axi_rdata_reg[0]_i_8_n_0 ;
  wire \axi_rdata_reg[10]_i_10_n_0 ;
  wire \axi_rdata_reg[10]_i_11_n_0 ;
  wire \axi_rdata_reg[10]_i_12_n_0 ;
  wire \axi_rdata_reg[10]_i_13_n_0 ;
  wire \axi_rdata_reg[10]_i_15_n_0 ;
  wire \axi_rdata_reg[10]_i_16_n_0 ;
  wire \axi_rdata_reg[10]_i_17_n_0 ;
  wire \axi_rdata_reg[10]_i_18_n_0 ;
  wire \axi_rdata_reg[10]_i_20_n_0 ;
  wire \axi_rdata_reg[10]_i_21_n_0 ;
  wire \axi_rdata_reg[10]_i_22_n_0 ;
  wire \axi_rdata_reg[10]_i_23_n_0 ;
  wire \axi_rdata_reg[10]_i_24_n_0 ;
  wire \axi_rdata_reg[10]_i_25_n_0 ;
  wire \axi_rdata_reg[10]_i_26_n_0 ;
  wire \axi_rdata_reg[10]_i_27_n_0 ;
  wire \axi_rdata_reg[10]_i_2_n_0 ;
  wire \axi_rdata_reg[10]_i_7_n_0 ;
  wire \axi_rdata_reg[10]_i_8_n_0 ;
  wire \axi_rdata_reg[11]_i_10_n_0 ;
  wire \axi_rdata_reg[11]_i_11_n_0 ;
  wire \axi_rdata_reg[11]_i_12_n_0 ;
  wire \axi_rdata_reg[11]_i_13_n_0 ;
  wire \axi_rdata_reg[11]_i_15_n_0 ;
  wire \axi_rdata_reg[11]_i_16_n_0 ;
  wire \axi_rdata_reg[11]_i_17_n_0 ;
  wire \axi_rdata_reg[11]_i_18_n_0 ;
  wire \axi_rdata_reg[11]_i_20_n_0 ;
  wire \axi_rdata_reg[11]_i_21_n_0 ;
  wire \axi_rdata_reg[11]_i_22_n_0 ;
  wire \axi_rdata_reg[11]_i_23_n_0 ;
  wire \axi_rdata_reg[11]_i_24_n_0 ;
  wire \axi_rdata_reg[11]_i_25_n_0 ;
  wire \axi_rdata_reg[11]_i_26_n_0 ;
  wire \axi_rdata_reg[11]_i_27_n_0 ;
  wire \axi_rdata_reg[11]_i_2_n_0 ;
  wire \axi_rdata_reg[11]_i_7_n_0 ;
  wire \axi_rdata_reg[11]_i_8_n_0 ;
  wire \axi_rdata_reg[12]_i_11_n_0 ;
  wire \axi_rdata_reg[12]_i_12_n_0 ;
  wire \axi_rdata_reg[12]_i_13_n_0 ;
  wire \axi_rdata_reg[12]_i_15_n_0 ;
  wire \axi_rdata_reg[12]_i_16_n_0 ;
  wire \axi_rdata_reg[12]_i_17_n_0 ;
  wire \axi_rdata_reg[12]_i_18_n_0 ;
  wire \axi_rdata_reg[12]_i_19_n_0 ;
  wire \axi_rdata_reg[12]_i_20_n_0 ;
  wire \axi_rdata_reg[12]_i_22_n_0 ;
  wire \axi_rdata_reg[12]_i_23_n_0 ;
  wire \axi_rdata_reg[12]_i_24_n_0 ;
  wire \axi_rdata_reg[12]_i_25_n_0 ;
  wire \axi_rdata_reg[12]_i_26_n_0 ;
  wire \axi_rdata_reg[12]_i_27_n_0 ;
  wire \axi_rdata_reg[12]_i_2_n_0 ;
  wire \axi_rdata_reg[12]_i_8_n_0 ;
  wire \axi_rdata_reg[12]_i_9_n_0 ;
  wire \axi_rdata_reg[1]_i_10_n_0 ;
  wire \axi_rdata_reg[1]_i_11_n_0 ;
  wire \axi_rdata_reg[1]_i_12_n_0 ;
  wire \axi_rdata_reg[1]_i_14_n_0 ;
  wire \axi_rdata_reg[1]_i_16_n_0 ;
  wire \axi_rdata_reg[1]_i_17_n_0 ;
  wire \axi_rdata_reg[1]_i_18_n_0 ;
  wire \axi_rdata_reg[1]_i_19_n_0 ;
  wire \axi_rdata_reg[1]_i_21_n_0 ;
  wire \axi_rdata_reg[1]_i_22_n_0 ;
  wire \axi_rdata_reg[1]_i_23_n_0 ;
  wire \axi_rdata_reg[1]_i_24_n_0 ;
  wire \axi_rdata_reg[1]_i_25_n_0 ;
  wire \axi_rdata_reg[1]_i_26_n_0 ;
  wire \axi_rdata_reg[1]_i_27_n_0 ;
  wire \axi_rdata_reg[1]_i_28_n_0 ;
  wire \axi_rdata_reg[1]_i_2_n_0 ;
  wire \axi_rdata_reg[1]_i_7_n_0 ;
  wire \axi_rdata_reg[1]_i_8_n_0 ;
  wire \axi_rdata_reg[2]_i_10_n_0 ;
  wire \axi_rdata_reg[2]_i_11_n_0 ;
  wire \axi_rdata_reg[2]_i_12_n_0 ;
  wire \axi_rdata_reg[2]_i_14_n_0 ;
  wire \axi_rdata_reg[2]_i_16_n_0 ;
  wire \axi_rdata_reg[2]_i_17_n_0 ;
  wire \axi_rdata_reg[2]_i_18_n_0 ;
  wire \axi_rdata_reg[2]_i_19_n_0 ;
  wire \axi_rdata_reg[2]_i_21_n_0 ;
  wire \axi_rdata_reg[2]_i_22_n_0 ;
  wire \axi_rdata_reg[2]_i_23_n_0 ;
  wire \axi_rdata_reg[2]_i_24_n_0 ;
  wire \axi_rdata_reg[2]_i_25_n_0 ;
  wire \axi_rdata_reg[2]_i_26_n_0 ;
  wire \axi_rdata_reg[2]_i_27_n_0 ;
  wire \axi_rdata_reg[2]_i_28_n_0 ;
  wire \axi_rdata_reg[2]_i_2_n_0 ;
  wire \axi_rdata_reg[2]_i_7_n_0 ;
  wire \axi_rdata_reg[2]_i_8_n_0 ;
  wire \axi_rdata_reg[30]_i_10_n_0 ;
  wire \axi_rdata_reg[30]_i_12_n_0 ;
  wire \axi_rdata_reg[30]_i_13_n_0 ;
  wire \axi_rdata_reg[30]_i_14_n_0 ;
  wire \axi_rdata_reg[30]_i_15_n_0 ;
  wire \axi_rdata_reg[30]_i_16_n_0 ;
  wire \axi_rdata_reg[30]_i_17_n_0 ;
  wire \axi_rdata_reg[30]_i_8_n_0 ;
  wire \axi_rdata_reg[30]_i_9_n_0 ;
  wire \axi_rdata_reg[31]_i_12_n_0 ;
  wire \axi_rdata_reg[31]_i_13_n_0 ;
  wire \axi_rdata_reg[31]_i_14_n_0 ;
  wire \axi_rdata_reg[31]_i_15_n_0 ;
  wire \axi_rdata_reg[31]_i_16_n_0 ;
  wire \axi_rdata_reg[31]_i_17_n_0 ;
  wire \axi_rdata_reg[31]_i_18_n_0 ;
  wire \axi_rdata_reg[3]_i_10_n_0 ;
  wire \axi_rdata_reg[3]_i_11_n_0 ;
  wire \axi_rdata_reg[3]_i_12_n_0 ;
  wire \axi_rdata_reg[3]_i_14_n_0 ;
  wire \axi_rdata_reg[3]_i_16_n_0 ;
  wire \axi_rdata_reg[3]_i_17_n_0 ;
  wire \axi_rdata_reg[3]_i_18_n_0 ;
  wire \axi_rdata_reg[3]_i_19_n_0 ;
  wire \axi_rdata_reg[3]_i_21_n_0 ;
  wire \axi_rdata_reg[3]_i_22_n_0 ;
  wire \axi_rdata_reg[3]_i_23_n_0 ;
  wire \axi_rdata_reg[3]_i_24_n_0 ;
  wire \axi_rdata_reg[3]_i_25_n_0 ;
  wire \axi_rdata_reg[3]_i_26_n_0 ;
  wire \axi_rdata_reg[3]_i_27_n_0 ;
  wire \axi_rdata_reg[3]_i_28_n_0 ;
  wire \axi_rdata_reg[3]_i_2_n_0 ;
  wire \axi_rdata_reg[3]_i_7_n_0 ;
  wire \axi_rdata_reg[3]_i_8_n_0 ;
  wire \axi_rdata_reg[4]_i_10_n_0 ;
  wire \axi_rdata_reg[4]_i_11_n_0 ;
  wire \axi_rdata_reg[4]_i_12_n_0 ;
  wire \axi_rdata_reg[4]_i_14_n_0 ;
  wire \axi_rdata_reg[4]_i_16_n_0 ;
  wire \axi_rdata_reg[4]_i_17_n_0 ;
  wire \axi_rdata_reg[4]_i_18_n_0 ;
  wire \axi_rdata_reg[4]_i_19_n_0 ;
  wire \axi_rdata_reg[4]_i_21_n_0 ;
  wire \axi_rdata_reg[4]_i_22_n_0 ;
  wire \axi_rdata_reg[4]_i_23_n_0 ;
  wire \axi_rdata_reg[4]_i_24_n_0 ;
  wire \axi_rdata_reg[4]_i_25_n_0 ;
  wire \axi_rdata_reg[4]_i_26_n_0 ;
  wire \axi_rdata_reg[4]_i_27_n_0 ;
  wire \axi_rdata_reg[4]_i_28_n_0 ;
  wire \axi_rdata_reg[4]_i_2_n_0 ;
  wire \axi_rdata_reg[4]_i_7_n_0 ;
  wire \axi_rdata_reg[4]_i_8_n_0 ;
  wire \axi_rdata_reg[5]_i_10_n_0 ;
  wire \axi_rdata_reg[5]_i_11_n_0 ;
  wire \axi_rdata_reg[5]_i_12_n_0 ;
  wire \axi_rdata_reg[5]_i_14_n_0 ;
  wire \axi_rdata_reg[5]_i_16_n_0 ;
  wire \axi_rdata_reg[5]_i_17_n_0 ;
  wire \axi_rdata_reg[5]_i_18_n_0 ;
  wire \axi_rdata_reg[5]_i_19_n_0 ;
  wire \axi_rdata_reg[5]_i_21_n_0 ;
  wire \axi_rdata_reg[5]_i_22_n_0 ;
  wire \axi_rdata_reg[5]_i_23_n_0 ;
  wire \axi_rdata_reg[5]_i_24_n_0 ;
  wire \axi_rdata_reg[5]_i_25_n_0 ;
  wire \axi_rdata_reg[5]_i_26_n_0 ;
  wire \axi_rdata_reg[5]_i_27_n_0 ;
  wire \axi_rdata_reg[5]_i_28_n_0 ;
  wire \axi_rdata_reg[5]_i_2_n_0 ;
  wire \axi_rdata_reg[5]_i_7_n_0 ;
  wire \axi_rdata_reg[5]_i_8_n_0 ;
  wire \axi_rdata_reg[6]_i_10_n_0 ;
  wire \axi_rdata_reg[6]_i_11_n_0 ;
  wire \axi_rdata_reg[6]_i_12_n_0 ;
  wire \axi_rdata_reg[6]_i_14_n_0 ;
  wire \axi_rdata_reg[6]_i_16_n_0 ;
  wire \axi_rdata_reg[6]_i_17_n_0 ;
  wire \axi_rdata_reg[6]_i_18_n_0 ;
  wire \axi_rdata_reg[6]_i_19_n_0 ;
  wire \axi_rdata_reg[6]_i_21_n_0 ;
  wire \axi_rdata_reg[6]_i_22_n_0 ;
  wire \axi_rdata_reg[6]_i_23_n_0 ;
  wire \axi_rdata_reg[6]_i_24_n_0 ;
  wire \axi_rdata_reg[6]_i_25_n_0 ;
  wire \axi_rdata_reg[6]_i_26_n_0 ;
  wire \axi_rdata_reg[6]_i_27_n_0 ;
  wire \axi_rdata_reg[6]_i_28_n_0 ;
  wire \axi_rdata_reg[6]_i_2_n_0 ;
  wire \axi_rdata_reg[6]_i_7_n_0 ;
  wire \axi_rdata_reg[6]_i_8_n_0 ;
  wire \axi_rdata_reg[7]_i_10_n_0 ;
  wire \axi_rdata_reg[7]_i_11_n_0 ;
  wire \axi_rdata_reg[7]_i_12_n_0 ;
  wire \axi_rdata_reg[7]_i_14_n_0 ;
  wire \axi_rdata_reg[7]_i_15_n_0 ;
  wire \axi_rdata_reg[7]_i_16_n_0 ;
  wire \axi_rdata_reg[7]_i_17_n_0 ;
  wire \axi_rdata_reg[7]_i_18_n_0 ;
  wire \axi_rdata_reg[7]_i_19_n_0 ;
  wire \axi_rdata_reg[7]_i_21_n_0 ;
  wire \axi_rdata_reg[7]_i_22_n_0 ;
  wire \axi_rdata_reg[7]_i_23_n_0 ;
  wire \axi_rdata_reg[7]_i_24_n_0 ;
  wire \axi_rdata_reg[7]_i_25_n_0 ;
  wire \axi_rdata_reg[7]_i_26_n_0 ;
  wire \axi_rdata_reg[7]_i_2_n_0 ;
  wire \axi_rdata_reg[7]_i_7_n_0 ;
  wire \axi_rdata_reg[7]_i_8_n_0 ;
  wire \axi_rdata_reg[8]_i_10_n_0 ;
  wire \axi_rdata_reg[8]_i_11_n_0 ;
  wire \axi_rdata_reg[8]_i_12_n_0 ;
  wire \axi_rdata_reg[8]_i_13_n_0 ;
  wire \axi_rdata_reg[8]_i_15_n_0 ;
  wire \axi_rdata_reg[8]_i_16_n_0 ;
  wire \axi_rdata_reg[8]_i_17_n_0 ;
  wire \axi_rdata_reg[8]_i_18_n_0 ;
  wire \axi_rdata_reg[8]_i_20_n_0 ;
  wire \axi_rdata_reg[8]_i_21_n_0 ;
  wire \axi_rdata_reg[8]_i_22_n_0 ;
  wire \axi_rdata_reg[8]_i_23_n_0 ;
  wire \axi_rdata_reg[8]_i_24_n_0 ;
  wire \axi_rdata_reg[8]_i_25_n_0 ;
  wire \axi_rdata_reg[8]_i_26_n_0 ;
  wire \axi_rdata_reg[8]_i_27_n_0 ;
  wire \axi_rdata_reg[8]_i_2_n_0 ;
  wire \axi_rdata_reg[8]_i_7_n_0 ;
  wire \axi_rdata_reg[8]_i_8_n_0 ;
  wire \axi_rdata_reg[9]_i_10_n_0 ;
  wire \axi_rdata_reg[9]_i_11_n_0 ;
  wire \axi_rdata_reg[9]_i_12_n_0 ;
  wire \axi_rdata_reg[9]_i_13_n_0 ;
  wire \axi_rdata_reg[9]_i_15_n_0 ;
  wire \axi_rdata_reg[9]_i_16_n_0 ;
  wire \axi_rdata_reg[9]_i_17_n_0 ;
  wire \axi_rdata_reg[9]_i_18_n_0 ;
  wire \axi_rdata_reg[9]_i_20_n_0 ;
  wire \axi_rdata_reg[9]_i_21_n_0 ;
  wire \axi_rdata_reg[9]_i_22_n_0 ;
  wire \axi_rdata_reg[9]_i_23_n_0 ;
  wire \axi_rdata_reg[9]_i_24_n_0 ;
  wire \axi_rdata_reg[9]_i_25_n_0 ;
  wire \axi_rdata_reg[9]_i_26_n_0 ;
  wire \axi_rdata_reg[9]_i_27_n_0 ;
  wire \axi_rdata_reg[9]_i_2_n_0 ;
  wire \axi_rdata_reg[9]_i_7_n_0 ;
  wire \axi_rdata_reg[9]_i_8_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_switches;
  wire \axi_switches[7]_i_2_n_0 ;
  wire \axi_switches[7]_i_3_n_0 ;
  wire \axi_switches[7]_i_4_n_0 ;
  wire \axi_switches[7]_i_5_n_0 ;
  wire \axi_switches[7]_i_6_n_0 ;
  wire \axi_switches_reg_n_0_[10] ;
  wire \axi_switches_reg_n_0_[11] ;
  wire \axi_switches_reg_n_0_[12] ;
  wire \axi_switches_reg_n_0_[13] ;
  wire \axi_switches_reg_n_0_[14] ;
  wire \axi_switches_reg_n_0_[15] ;
  wire \axi_switches_reg_n_0_[16] ;
  wire \axi_switches_reg_n_0_[17] ;
  wire \axi_switches_reg_n_0_[18] ;
  wire \axi_switches_reg_n_0_[19] ;
  wire \axi_switches_reg_n_0_[20] ;
  wire \axi_switches_reg_n_0_[21] ;
  wire \axi_switches_reg_n_0_[22] ;
  wire \axi_switches_reg_n_0_[23] ;
  wire \axi_switches_reg_n_0_[24] ;
  wire \axi_switches_reg_n_0_[25] ;
  wire \axi_switches_reg_n_0_[26] ;
  wire \axi_switches_reg_n_0_[27] ;
  wire \axi_switches_reg_n_0_[28] ;
  wire \axi_switches_reg_n_0_[29] ;
  wire \axi_switches_reg_n_0_[30] ;
  wire \axi_switches_reg_n_0_[31] ;
  wire \axi_switches_reg_n_0_[8] ;
  wire \axi_switches_reg_n_0_[9] ;
  wire axi_wready0;
  wire [13:0]data0;
  wire [19:0]dbg_axi_write_address;
  wire dbg_axi_write_address0;
  wire [31:0]dbg_axi_write_data;
  wire [24:0]\dbg_fir_coefs_reg[0]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[10]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[11]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[12]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[13]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[14]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[15]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[16]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[17]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[18]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[19]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[1]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[20]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[21]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[22]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[23]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[24]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[25]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[26]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[27]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[28]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[29]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[2]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[30]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[31]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[32]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[33]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[34]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[35]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[36]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[37]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[38]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[39]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[3]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[40]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[41]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[42]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[43]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[44]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[45]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[46]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[47]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[48]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[49]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[4]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[50]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[51]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[52]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[53]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[54]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[55]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[56]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[57]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[58]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[59]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[5]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[60]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[61]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[62]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[63]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[64]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[65]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[66]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[67]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[68]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[69]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[6]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[70]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[71]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[72]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[73]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[74]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[75]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[76]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[77]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[78]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[79]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[7]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[80]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[81]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[82]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[83]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[84]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[85]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[86]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[87]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[88]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[89]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[8]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[90]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[91]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[92]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[93]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[94]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[95]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[96]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[97]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[98]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[99]__0 ;
  wire [24:0]\dbg_fir_coefs_reg[9]__0 ;
  wire dws_bram_en;
  wire \dws_bram_en[0]_i_1_n_0 ;
  wire \dws_bram_en[10]_i_1_n_0 ;
  wire \dws_bram_en[10]_i_2_n_0 ;
  wire \dws_bram_en[11]_i_1_n_0 ;
  wire \dws_bram_en[11]_i_2_n_0 ;
  wire \dws_bram_en[12]_i_1_n_0 ;
  wire \dws_bram_en[12]_i_2_n_0 ;
  wire \dws_bram_en[13]_i_1_n_0 ;
  wire \dws_bram_en[13]_i_2_n_0 ;
  wire \dws_bram_en[14]_i_1_n_0 ;
  wire \dws_bram_en[14]_i_2_n_0 ;
  wire \dws_bram_en[15]_i_1_n_0 ;
  wire \dws_bram_en[15]_i_2_n_0 ;
  wire \dws_bram_en[15]_i_3_n_0 ;
  wire \dws_bram_en[16]_i_1_n_0 ;
  wire \dws_bram_en[16]_i_2_n_0 ;
  wire \dws_bram_en[16]_i_3_n_0 ;
  wire \dws_bram_en[17]_i_1_n_0 ;
  wire \dws_bram_en[17]_i_2_n_0 ;
  wire \dws_bram_en[18]_i_1_n_0 ;
  wire \dws_bram_en[18]_i_2_n_0 ;
  wire \dws_bram_en[19]_i_1_n_0 ;
  wire \dws_bram_en[19]_i_2_n_0 ;
  wire \dws_bram_en[1]_i_1_n_0 ;
  wire \dws_bram_en[1]_i_2_n_0 ;
  wire \dws_bram_en[2]_i_1_n_0 ;
  wire \dws_bram_en[2]_i_2_n_0 ;
  wire \dws_bram_en[3]_i_1_n_0 ;
  wire \dws_bram_en[3]_i_2_n_0 ;
  wire \dws_bram_en[4]_i_1_n_0 ;
  wire \dws_bram_en[4]_i_2_n_0 ;
  wire \dws_bram_en[5]_i_1_n_0 ;
  wire \dws_bram_en[5]_i_2_n_0 ;
  wire \dws_bram_en[6]_i_1_n_0 ;
  wire \dws_bram_en[6]_i_2_n_0 ;
  wire \dws_bram_en[7]_i_1_n_0 ;
  wire \dws_bram_en[7]_i_2_n_0 ;
  wire \dws_bram_en[8]_i_1_n_0 ;
  wire \dws_bram_en[8]_i_2_n_0 ;
  wire \dws_bram_en[9]_i_1_n_0 ;
  wire \dws_bram_en[9]_i_2_n_0 ;
  wire \dws_bram_en_reg_n_0_[0] ;
  wire \dws_bram_en_reg_n_0_[10] ;
  wire \dws_bram_en_reg_n_0_[11] ;
  wire \dws_bram_en_reg_n_0_[12] ;
  wire \dws_bram_en_reg_n_0_[13] ;
  wire \dws_bram_en_reg_n_0_[14] ;
  wire \dws_bram_en_reg_n_0_[15] ;
  wire \dws_bram_en_reg_n_0_[16] ;
  wire \dws_bram_en_reg_n_0_[17] ;
  wire \dws_bram_en_reg_n_0_[18] ;
  wire \dws_bram_en_reg_n_0_[19] ;
  wire \dws_bram_en_reg_n_0_[1] ;
  wire \dws_bram_en_reg_n_0_[2] ;
  wire \dws_bram_en_reg_n_0_[3] ;
  wire \dws_bram_en_reg_n_0_[4] ;
  wire \dws_bram_en_reg_n_0_[5] ;
  wire \dws_bram_en_reg_n_0_[6] ;
  wire \dws_bram_en_reg_n_0_[7] ;
  wire \dws_bram_en_reg_n_0_[8] ;
  wire \dws_bram_en_reg_n_0_[9] ;
  wire [24:0]\dws_coef_crr[0]_33 ;
  wire [24:0]\dws_coef_crr[10]_10 ;
  wire [24:0]\dws_coef_crr[11]_9 ;
  wire [24:0]\dws_coef_crr[12]_8 ;
  wire [24:0]\dws_coef_crr[13]_7 ;
  wire [24:0]\dws_coef_crr[14]_41 ;
  wire [24:0]\dws_coef_crr[15]_42 ;
  wire [24:0]\dws_coef_crr[16]_43 ;
  wire [24:0]\dws_coef_crr[17]_44 ;
  wire [24:0]\dws_coef_crr[18]_45 ;
  wire [24:0]\dws_coef_crr[19]_46 ;
  wire [24:0]\dws_coef_crr[1]_34 ;
  wire [24:0]\dws_coef_crr[2]_35 ;
  wire [24:0]\dws_coef_crr[3]_36 ;
  wire [24:0]\dws_coef_crr[4]_37 ;
  wire [24:0]\dws_coef_crr[5]_38 ;
  wire [24:0]\dws_coef_crr[6]_39 ;
  wire [24:0]\dws_coef_crr[7]_40 ;
  wire [24:0]\dws_coef_crr[8]_12 ;
  wire [24:0]\dws_coef_crr[9]_11 ;
  wire [6:0]dws_endacc_count;
  wire dws_endacc_count_shift_n_0;
  wire dws_endacc_count_shift_n_1;
  wire dws_endacc_count_shift_n_2;
  wire dws_endacc_count_shift_n_3;
  wire dws_endacc_count_shift_n_4;
  wire dws_endacc_count_shift_n_5;
  wire dws_endacc_count_shift_n_6;
  wire dws_endacc_inst_n_14;
  wire dws_endacc_inst_n_15;
  wire dws_endacc_inst_n_16;
  wire dws_endacc_inst_n_17;
  wire dws_endacc_inst_n_18;
  wire dws_endacc_inst_n_19;
  wire dws_endacc_inst_n_20;
  wire dws_endacc_inst_n_21;
  wire dws_endacc_inst_n_22;
  wire dws_endacc_inst_n_23;
  wire dws_endacc_inst_n_24;
  wire dws_endacc_inst_n_25;
  wire dws_endacc_inst_n_26;
  wire dws_endacc_inst_n_27;
  wire dws_endacc_inst_n_28;
  wire dws_endacc_inst_n_29;
  wire dws_endacc_inst_n_30;
  wire dws_endacc_inst_n_31;
  wire dws_endacc_inst_n_32;
  wire dws_endacc_inst_n_33;
  wire dws_endacc_inst_n_34;
  wire dws_endacc_inst_n_35;
  wire dws_endacc_inst_n_36;
  wire dws_endacc_inst_n_37;
  wire [37:0]dws_endacc_loop;
  wire [37:24]dws_endacc_out;
  wire [13:0]dws_in;
  wire dws_out;
  wire [37:0]\dws_sum_con[10]_22 ;
  wire [37:0]\dws_sum_con[11]_23 ;
  wire [37:0]\dws_sum_con[12]_24 ;
  wire [37:0]\dws_sum_con[13]_25 ;
  wire [37:0]\dws_sum_con[14]_26 ;
  wire [37:0]\dws_sum_con[15]_27 ;
  wire [37:0]\dws_sum_con[16]_28 ;
  wire [37:0]\dws_sum_con[17]_29 ;
  wire [37:0]\dws_sum_con[18]_30 ;
  wire [37:0]\dws_sum_con[19]_31 ;
  wire [37:0]\dws_sum_con[1]_13 ;
  wire [37:0]\dws_sum_con[20]_32 ;
  wire [37:0]\dws_sum_con[2]_14 ;
  wire [37:0]\dws_sum_con[3]_15 ;
  wire [37:0]\dws_sum_con[4]_16 ;
  wire [37:0]\dws_sum_con[5]_17 ;
  wire [37:0]\dws_sum_con[6]_18 ;
  wire [37:0]\dws_sum_con[7]_19 ;
  wire [37:0]\dws_sum_con[8]_20 ;
  wire [37:0]\dws_sum_con[9]_21 ;
  wire fir_bram_en;
  wire \fir_bram_en[0]_i_1_n_0 ;
  wire \fir_bram_en[10]_i_1_n_0 ;
  wire \fir_bram_en[10]_i_2_n_0 ;
  wire \fir_bram_en[11]_i_1_n_0 ;
  wire \fir_bram_en[11]_i_2_n_0 ;
  wire \fir_bram_en[12]_i_1_n_0 ;
  wire \fir_bram_en[12]_i_2_n_0 ;
  wire \fir_bram_en[13]_i_1_n_0 ;
  wire \fir_bram_en[13]_i_2_n_0 ;
  wire \fir_bram_en[14]_i_1_n_0 ;
  wire \fir_bram_en[14]_i_2_n_0 ;
  wire \fir_bram_en[15]_i_1_n_0 ;
  wire \fir_bram_en[15]_i_2_n_0 ;
  wire \fir_bram_en[16]_i_1_n_0 ;
  wire \fir_bram_en[16]_i_2_n_0 ;
  wire \fir_bram_en[17]_i_1_n_0 ;
  wire \fir_bram_en[17]_i_2_n_0 ;
  wire \fir_bram_en[17]_i_3_n_0 ;
  wire \fir_bram_en[17]_i_4_n_0 ;
  wire \fir_bram_en[18]_i_1_n_0 ;
  wire \fir_bram_en[18]_i_2_n_0 ;
  wire \fir_bram_en[19]_i_1_n_0 ;
  wire \fir_bram_en[19]_i_2_n_0 ;
  wire \fir_bram_en[1]_i_1_n_0 ;
  wire \fir_bram_en[1]_i_2_n_0 ;
  wire \fir_bram_en[20]_i_1_n_0 ;
  wire \fir_bram_en[20]_i_2_n_0 ;
  wire \fir_bram_en[21]_i_1_n_0 ;
  wire \fir_bram_en[21]_i_2_n_0 ;
  wire \fir_bram_en[22]_i_1_n_0 ;
  wire \fir_bram_en[22]_i_2_n_0 ;
  wire \fir_bram_en[22]_i_3_n_0 ;
  wire \fir_bram_en[23]_i_1_n_0 ;
  wire \fir_bram_en[23]_i_2_n_0 ;
  wire \fir_bram_en[23]_i_3_n_0 ;
  wire \fir_bram_en[23]_i_4_n_0 ;
  wire \fir_bram_en[23]_i_5_n_0 ;
  wire \fir_bram_en[24]_i_1_n_0 ;
  wire \fir_bram_en[24]_i_2_n_0 ;
  wire \fir_bram_en[25]_i_1_n_0 ;
  wire \fir_bram_en[25]_i_2_n_0 ;
  wire \fir_bram_en[25]_i_3_n_0 ;
  wire \fir_bram_en[26]_i_1_n_0 ;
  wire \fir_bram_en[26]_i_2_n_0 ;
  wire \fir_bram_en[27]_i_1_n_0 ;
  wire \fir_bram_en[27]_i_2_n_0 ;
  wire \fir_bram_en[27]_i_3_n_0 ;
  wire \fir_bram_en[28]_i_1_n_0 ;
  wire \fir_bram_en[28]_i_2_n_0 ;
  wire \fir_bram_en[29]_i_1_n_0 ;
  wire \fir_bram_en[29]_i_2_n_0 ;
  wire \fir_bram_en[29]_i_3_n_0 ;
  wire \fir_bram_en[2]_i_1_n_0 ;
  wire \fir_bram_en[2]_i_2_n_0 ;
  wire \fir_bram_en[30]_i_1_n_0 ;
  wire \fir_bram_en[30]_i_2_n_0 ;
  wire \fir_bram_en[31]_i_1_n_0 ;
  wire \fir_bram_en[31]_i_2_n_0 ;
  wire \fir_bram_en[31]_i_3_n_0 ;
  wire \fir_bram_en[32]_i_1_n_0 ;
  wire \fir_bram_en[32]_i_2_n_0 ;
  wire \fir_bram_en[33]_i_1_n_0 ;
  wire \fir_bram_en[33]_i_2_n_0 ;
  wire \fir_bram_en[34]_i_1_n_0 ;
  wire \fir_bram_en[34]_i_2_n_0 ;
  wire \fir_bram_en[35]_i_1_n_0 ;
  wire \fir_bram_en[35]_i_2_n_0 ;
  wire \fir_bram_en[36]_i_1_n_0 ;
  wire \fir_bram_en[36]_i_2_n_0 ;
  wire \fir_bram_en[37]_i_1_n_0 ;
  wire \fir_bram_en[37]_i_2_n_0 ;
  wire \fir_bram_en[38]_i_1_n_0 ;
  wire \fir_bram_en[38]_i_2_n_0 ;
  wire \fir_bram_en[3]_i_1_n_0 ;
  wire \fir_bram_en[3]_i_2_n_0 ;
  wire \fir_bram_en[4]_i_1_n_0 ;
  wire \fir_bram_en[4]_i_2_n_0 ;
  wire \fir_bram_en[5]_i_1_n_0 ;
  wire \fir_bram_en[5]_i_2_n_0 ;
  wire \fir_bram_en[6]_i_1_n_0 ;
  wire \fir_bram_en[6]_i_2_n_0 ;
  wire \fir_bram_en[7]_i_1_n_0 ;
  wire \fir_bram_en[7]_i_2_n_0 ;
  wire \fir_bram_en[8]_i_1_n_0 ;
  wire \fir_bram_en[8]_i_2_n_0 ;
  wire \fir_bram_en[9]_i_1_n_0 ;
  wire \fir_bram_en[9]_i_2_n_0 ;
  wire \fir_bram_en_reg_n_0_[0] ;
  wire \fir_bram_en_reg_n_0_[10] ;
  wire \fir_bram_en_reg_n_0_[11] ;
  wire \fir_bram_en_reg_n_0_[12] ;
  wire \fir_bram_en_reg_n_0_[13] ;
  wire \fir_bram_en_reg_n_0_[14] ;
  wire \fir_bram_en_reg_n_0_[15] ;
  wire \fir_bram_en_reg_n_0_[16] ;
  wire \fir_bram_en_reg_n_0_[17] ;
  wire \fir_bram_en_reg_n_0_[18] ;
  wire \fir_bram_en_reg_n_0_[19] ;
  wire \fir_bram_en_reg_n_0_[1] ;
  wire \fir_bram_en_reg_n_0_[20] ;
  wire \fir_bram_en_reg_n_0_[21] ;
  wire \fir_bram_en_reg_n_0_[22] ;
  wire \fir_bram_en_reg_n_0_[23] ;
  wire \fir_bram_en_reg_n_0_[24] ;
  wire \fir_bram_en_reg_n_0_[25] ;
  wire \fir_bram_en_reg_n_0_[26] ;
  wire \fir_bram_en_reg_n_0_[27] ;
  wire \fir_bram_en_reg_n_0_[28] ;
  wire \fir_bram_en_reg_n_0_[29] ;
  wire \fir_bram_en_reg_n_0_[2] ;
  wire \fir_bram_en_reg_n_0_[30] ;
  wire \fir_bram_en_reg_n_0_[31] ;
  wire \fir_bram_en_reg_n_0_[32] ;
  wire \fir_bram_en_reg_n_0_[33] ;
  wire \fir_bram_en_reg_n_0_[34] ;
  wire \fir_bram_en_reg_n_0_[35] ;
  wire \fir_bram_en_reg_n_0_[36] ;
  wire \fir_bram_en_reg_n_0_[37] ;
  wire \fir_bram_en_reg_n_0_[38] ;
  wire \fir_bram_en_reg_n_0_[3] ;
  wire \fir_bram_en_reg_n_0_[4] ;
  wire \fir_bram_en_reg_n_0_[5] ;
  wire \fir_bram_en_reg_n_0_[6] ;
  wire \fir_bram_en_reg_n_0_[7] ;
  wire \fir_bram_en_reg_n_0_[8] ;
  wire \fir_bram_en_reg_n_0_[9] ;
  wire fir_clk;
  wire [6:0]\fir_coef_count_con[22]_73 ;
  wire [6:0]\fir_coef_count_con[23]_164 ;
  wire [6:0]\fir_coef_count_con[24]_165 ;
  wire [6:0]\fir_coef_count_con[25]_166 ;
  wire [6:0]\fir_coef_count_con[26]_167 ;
  wire [6:0]\fir_coef_count_con[27]_168 ;
  wire [6:0]\fir_coef_count_con[28]_169 ;
  wire [6:0]\fir_coef_count_con[29]_170 ;
  wire [6:0]\fir_coef_count_con[30]_171 ;
  wire [6:0]\fir_coef_count_con[31]_172 ;
  wire [6:0]\fir_coef_count_con[32]_173 ;
  wire [6:0]\fir_coef_count_con[33]_174 ;
  wire [6:0]\fir_coef_count_con[34]_175 ;
  wire [6:0]\fir_coef_count_con[35]_176 ;
  wire [6:0]\fir_coef_count_con[36]_177 ;
  wire [6:0]\fir_coef_count_con[37]_178 ;
  wire [6:0]\fir_coef_count_con[38]_180 ;
  wire [24:0]\fir_coef_crr[0]_60 ;
  wire [24:0]\fir_coef_crr[10]_78 ;
  wire [24:0]\fir_coef_crr[11]_77 ;
  wire [24:0]\fir_coef_crr[12]_76 ;
  wire [24:0]\fir_coef_crr[13]_75 ;
  wire [24:0]\fir_coef_crr[14]_74 ;
  wire [24:0]\fir_coef_crr[15]_66 ;
  wire [24:0]\fir_coef_crr[16]_67 ;
  wire [24:0]\fir_coef_crr[17]_68 ;
  wire [24:0]\fir_coef_crr[18]_69 ;
  wire [24:0]\fir_coef_crr[19]_70 ;
  wire [24:0]\fir_coef_crr[1]_61 ;
  wire [24:0]\fir_coef_crr[20]_71 ;
  wire [24:0]\fir_coef_crr[21]_72 ;
  wire [24:0]\fir_coef_crr[22]_146 ;
  wire [24:0]\fir_coef_crr[23]_145 ;
  wire [24:0]\fir_coef_crr[24]_144 ;
  wire [24:0]\fir_coef_crr[25]_143 ;
  wire [24:0]\fir_coef_crr[26]_142 ;
  wire [24:0]\fir_coef_crr[27]_141 ;
  wire [24:0]\fir_coef_crr[28]_140 ;
  wire [24:0]\fir_coef_crr[29]_139 ;
  wire [24:0]\fir_coef_crr[2]_62 ;
  wire [24:0]\fir_coef_crr[30]_138 ;
  wire [24:0]\fir_coef_crr[31]_137 ;
  wire [24:0]\fir_coef_crr[32]_136 ;
  wire [24:0]\fir_coef_crr[33]_135 ;
  wire [24:0]\fir_coef_crr[34]_134 ;
  wire [24:0]\fir_coef_crr[35]_133 ;
  wire [24:0]\fir_coef_crr[36]_132 ;
  wire [24:0]\fir_coef_crr[37]_131 ;
  wire [24:0]\fir_coef_crr[38]_130 ;
  wire [24:0]\fir_coef_crr[3]_63 ;
  wire [24:0]\fir_coef_crr[4]_64 ;
  wire [24:0]\fir_coef_crr[5]_65 ;
  wire [24:0]\fir_coef_crr[6]_6 ;
  wire [24:0]\fir_coef_crr[7]_5 ;
  wire [24:0]\fir_coef_crr[8]_4 ;
  wire [24:0]\fir_coef_crr[9]_79 ;
  wire fir_coef_crrnr;
  wire \fir_coef_crrnr_reg_n_0_[0] ;
  wire \fir_coef_crrnr_reg_n_0_[10] ;
  wire \fir_coef_crrnr_reg_n_0_[11] ;
  wire \fir_coef_crrnr_reg_n_0_[12] ;
  wire \fir_coef_crrnr_reg_n_0_[13] ;
  wire \fir_coef_crrnr_reg_n_0_[14] ;
  wire \fir_coef_crrnr_reg_n_0_[15] ;
  wire \fir_coef_crrnr_reg_n_0_[16] ;
  wire \fir_coef_crrnr_reg_n_0_[17] ;
  wire \fir_coef_crrnr_reg_n_0_[18] ;
  wire \fir_coef_crrnr_reg_n_0_[19] ;
  wire \fir_coef_crrnr_reg_n_0_[1] ;
  wire \fir_coef_crrnr_reg_n_0_[20] ;
  wire \fir_coef_crrnr_reg_n_0_[21] ;
  wire \fir_coef_crrnr_reg_n_0_[22] ;
  wire \fir_coef_crrnr_reg_n_0_[23] ;
  wire \fir_coef_crrnr_reg_n_0_[24] ;
  wire \fir_coef_crrnr_reg_n_0_[25] ;
  wire \fir_coef_crrnr_reg_n_0_[26] ;
  wire \fir_coef_crrnr_reg_n_0_[27] ;
  wire \fir_coef_crrnr_reg_n_0_[28] ;
  wire \fir_coef_crrnr_reg_n_0_[29] ;
  wire \fir_coef_crrnr_reg_n_0_[2] ;
  wire \fir_coef_crrnr_reg_n_0_[30] ;
  wire \fir_coef_crrnr_reg_n_0_[31] ;
  wire \fir_coef_crrnr_reg_n_0_[3] ;
  wire \fir_coef_crrnr_reg_n_0_[4] ;
  wire \fir_coef_crrnr_reg_n_0_[5] ;
  wire \fir_coef_crrnr_reg_n_0_[6] ;
  wire \fir_coef_crrnr_reg_n_0_[7] ;
  wire \fir_coef_crrnr_reg_n_0_[8] ;
  wire \fir_coef_crrnr_reg_n_0_[9] ;
  wire \fir_coef_datain_reg[0]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[0]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[0]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[0]_rep_n_0 ;
  wire \fir_coef_datain_reg[10]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[10]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[10]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[10]_rep_n_0 ;
  wire \fir_coef_datain_reg[11]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[11]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[11]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[11]_rep_n_0 ;
  wire \fir_coef_datain_reg[12]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[12]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[12]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[12]_rep_n_0 ;
  wire \fir_coef_datain_reg[13]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[13]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[13]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[13]_rep_n_0 ;
  wire \fir_coef_datain_reg[14]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[14]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[14]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[14]_rep_n_0 ;
  wire \fir_coef_datain_reg[15]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[15]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[15]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[15]_rep_n_0 ;
  wire \fir_coef_datain_reg[16]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[16]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[16]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[16]_rep_n_0 ;
  wire \fir_coef_datain_reg[17]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[17]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[17]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[17]_rep_n_0 ;
  wire \fir_coef_datain_reg[18]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[18]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[18]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[18]_rep_n_0 ;
  wire \fir_coef_datain_reg[19]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[19]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[19]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[19]_rep_n_0 ;
  wire \fir_coef_datain_reg[1]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[1]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[1]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[1]_rep_n_0 ;
  wire \fir_coef_datain_reg[20]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[20]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[20]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[20]_rep_n_0 ;
  wire \fir_coef_datain_reg[21]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[21]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[21]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[21]_rep_n_0 ;
  wire \fir_coef_datain_reg[22]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[22]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[22]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[22]_rep_n_0 ;
  wire \fir_coef_datain_reg[23]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[23]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[23]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[23]_rep_n_0 ;
  wire \fir_coef_datain_reg[24]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[24]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[24]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[24]_rep_n_0 ;
  wire \fir_coef_datain_reg[2]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[2]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[2]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[2]_rep_n_0 ;
  wire \fir_coef_datain_reg[3]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[3]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[3]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[3]_rep_n_0 ;
  wire \fir_coef_datain_reg[4]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[4]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[4]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[4]_rep_n_0 ;
  wire \fir_coef_datain_reg[5]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[5]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[5]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[5]_rep_n_0 ;
  wire \fir_coef_datain_reg[6]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[6]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[6]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[6]_rep_n_0 ;
  wire \fir_coef_datain_reg[7]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[7]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[7]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[7]_rep_n_0 ;
  wire \fir_coef_datain_reg[8]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[8]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[8]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[8]_rep_n_0 ;
  wire \fir_coef_datain_reg[9]_rep__0_n_0 ;
  wire \fir_coef_datain_reg[9]_rep__1_n_0 ;
  wire \fir_coef_datain_reg[9]_rep__2_n_0 ;
  wire \fir_coef_datain_reg[9]_rep_n_0 ;
  wire \fir_coef_datain_reg_n_0_[0] ;
  wire \fir_coef_datain_reg_n_0_[10] ;
  wire \fir_coef_datain_reg_n_0_[11] ;
  wire \fir_coef_datain_reg_n_0_[12] ;
  wire \fir_coef_datain_reg_n_0_[13] ;
  wire \fir_coef_datain_reg_n_0_[14] ;
  wire \fir_coef_datain_reg_n_0_[15] ;
  wire \fir_coef_datain_reg_n_0_[16] ;
  wire \fir_coef_datain_reg_n_0_[17] ;
  wire \fir_coef_datain_reg_n_0_[18] ;
  wire \fir_coef_datain_reg_n_0_[19] ;
  wire \fir_coef_datain_reg_n_0_[1] ;
  wire \fir_coef_datain_reg_n_0_[20] ;
  wire \fir_coef_datain_reg_n_0_[21] ;
  wire \fir_coef_datain_reg_n_0_[22] ;
  wire \fir_coef_datain_reg_n_0_[23] ;
  wire \fir_coef_datain_reg_n_0_[24] ;
  wire \fir_coef_datain_reg_n_0_[2] ;
  wire \fir_coef_datain_reg_n_0_[3] ;
  wire \fir_coef_datain_reg_n_0_[4] ;
  wire \fir_coef_datain_reg_n_0_[5] ;
  wire \fir_coef_datain_reg_n_0_[6] ;
  wire \fir_coef_datain_reg_n_0_[7] ;
  wire \fir_coef_datain_reg_n_0_[8] ;
  wire \fir_coef_datain_reg_n_0_[9] ;
  wire [13:0]fir_in;
  wire [13:0]fir_out;
  wire fir_out_0;
  wire [13:0]\fir_sample_con[15]_3 ;
  wire [13:0]\fir_sample_con[22]_1 ;
  wire [13:0]\fir_sample_con[6]_0 ;
  wire [6:0]fir_sample_count;
  wire [13:0]fir_sample_loopend;
  wire [37:0]\fir_sum_con[0]_129 ;
  wire [37:0]\fir_sum_con[10]_85 ;
  wire [37:0]\fir_sum_con[11]_84 ;
  wire [37:0]\fir_sum_con[12]_83 ;
  wire [37:0]\fir_sum_con[13]_82 ;
  wire [37:0]\fir_sum_con[14]_81 ;
  wire [37:0]\fir_sum_con[15]_80 ;
  wire [37:0]\fir_sum_con[16]_53 ;
  wire [37:0]\fir_sum_con[17]_54 ;
  wire [37:0]\fir_sum_con[18]_55 ;
  wire [37:0]\fir_sum_con[19]_56 ;
  wire [37:0]\fir_sum_con[1]_47 ;
  wire [37:0]\fir_sum_con[20]_57 ;
  wire [37:0]\fir_sum_con[21]_58 ;
  wire [37:0]\fir_sum_con[22]_59 ;
  wire [37:0]\fir_sum_con[23]_163 ;
  wire [37:0]\fir_sum_con[24]_162 ;
  wire [37:0]\fir_sum_con[25]_161 ;
  wire [37:0]\fir_sum_con[26]_160 ;
  wire [37:0]\fir_sum_con[27]_159 ;
  wire [37:0]\fir_sum_con[28]_158 ;
  wire [37:0]\fir_sum_con[29]_157 ;
  wire [37:0]\fir_sum_con[2]_48 ;
  wire [37:0]\fir_sum_con[30]_156 ;
  wire [37:0]\fir_sum_con[31]_155 ;
  wire [37:0]\fir_sum_con[32]_154 ;
  wire [37:0]\fir_sum_con[33]_153 ;
  wire [37:0]\fir_sum_con[34]_152 ;
  wire [37:0]\fir_sum_con[35]_151 ;
  wire [37:0]\fir_sum_con[36]_150 ;
  wire [37:0]\fir_sum_con[37]_149 ;
  wire [37:0]\fir_sum_con[38]_148 ;
  wire [37:0]\fir_sum_con[39]_147 ;
  wire [37:0]\fir_sum_con[3]_49 ;
  wire [37:0]\fir_sum_con[4]_50 ;
  wire [37:0]\fir_sum_con[5]_51 ;
  wire [37:0]\fir_sum_con[6]_52 ;
  wire [37:0]\fir_sum_con[7]_88 ;
  wire [37:0]\fir_sum_con[8]_87 ;
  wire [37:0]\fir_sum_con[9]_86 ;
  wire [6:0]fir_sum_count;
  wire fir_sum_loop_sync_n_14;
  wire fir_sum_loop_sync_n_15;
  wire fir_sum_loop_sync_n_16;
  wire fir_sum_loop_sync_n_17;
  wire fir_sum_loop_sync_n_18;
  wire fir_sum_loop_sync_n_19;
  wire fir_sum_loop_sync_n_20;
  wire fir_sum_loop_sync_n_21;
  wire fir_sum_loop_sync_n_22;
  wire fir_sum_loop_sync_n_23;
  wire fir_sum_loop_sync_n_24;
  wire fir_sum_loop_sync_n_25;
  wire fir_sum_loop_sync_n_26;
  wire fir_sum_loop_sync_n_27;
  wire fir_sum_loop_sync_n_28;
  wire fir_sum_loop_sync_n_29;
  wire fir_sum_loop_sync_n_30;
  wire fir_sum_loop_sync_n_31;
  wire fir_sum_loop_sync_n_32;
  wire fir_sum_loop_sync_n_33;
  wire fir_sum_loop_sync_n_34;
  wire fir_sum_loop_sync_n_35;
  wire fir_sum_loop_sync_n_36;
  wire fir_sum_loop_sync_n_37;
  wire [37:24]fir_sum_loopend;
  wire [6:0]flt_count;
  wire \genblk1[10].dws_tap_inst_n_0 ;
  wire \genblk1[10].dws_tap_inst_n_1 ;
  wire \genblk1[10].dws_tap_inst_n_10 ;
  wire \genblk1[10].dws_tap_inst_n_11 ;
  wire \genblk1[10].dws_tap_inst_n_12 ;
  wire \genblk1[10].dws_tap_inst_n_13 ;
  wire \genblk1[10].dws_tap_inst_n_2 ;
  wire \genblk1[10].dws_tap_inst_n_3 ;
  wire \genblk1[10].dws_tap_inst_n_4 ;
  wire \genblk1[10].dws_tap_inst_n_5 ;
  wire \genblk1[10].dws_tap_inst_n_6 ;
  wire \genblk1[10].dws_tap_inst_n_7 ;
  wire \genblk1[10].dws_tap_inst_n_8 ;
  wire \genblk1[10].dws_tap_inst_n_9 ;
  wire \genblk1[11].dws_tap_inst_n_0 ;
  wire \genblk1[11].dws_tap_inst_n_1 ;
  wire \genblk1[11].dws_tap_inst_n_10 ;
  wire \genblk1[11].dws_tap_inst_n_11 ;
  wire \genblk1[11].dws_tap_inst_n_12 ;
  wire \genblk1[11].dws_tap_inst_n_13 ;
  wire \genblk1[11].dws_tap_inst_n_2 ;
  wire \genblk1[11].dws_tap_inst_n_3 ;
  wire \genblk1[11].dws_tap_inst_n_4 ;
  wire \genblk1[11].dws_tap_inst_n_5 ;
  wire \genblk1[11].dws_tap_inst_n_6 ;
  wire \genblk1[11].dws_tap_inst_n_7 ;
  wire \genblk1[11].dws_tap_inst_n_8 ;
  wire \genblk1[11].dws_tap_inst_n_9 ;
  wire \genblk1[12].dws_tap_inst_n_0 ;
  wire \genblk1[12].dws_tap_inst_n_1 ;
  wire \genblk1[12].dws_tap_inst_n_10 ;
  wire \genblk1[12].dws_tap_inst_n_11 ;
  wire \genblk1[12].dws_tap_inst_n_12 ;
  wire \genblk1[12].dws_tap_inst_n_13 ;
  wire \genblk1[12].dws_tap_inst_n_2 ;
  wire \genblk1[12].dws_tap_inst_n_3 ;
  wire \genblk1[12].dws_tap_inst_n_4 ;
  wire \genblk1[12].dws_tap_inst_n_5 ;
  wire \genblk1[12].dws_tap_inst_n_6 ;
  wire \genblk1[12].dws_tap_inst_n_7 ;
  wire \genblk1[12].dws_tap_inst_n_8 ;
  wire \genblk1[12].dws_tap_inst_n_9 ;
  wire \genblk1[13].dws_tap_inst_n_0 ;
  wire \genblk1[13].dws_tap_inst_n_1 ;
  wire \genblk1[13].dws_tap_inst_n_10 ;
  wire \genblk1[13].dws_tap_inst_n_11 ;
  wire \genblk1[13].dws_tap_inst_n_12 ;
  wire \genblk1[13].dws_tap_inst_n_13 ;
  wire \genblk1[13].dws_tap_inst_n_2 ;
  wire \genblk1[13].dws_tap_inst_n_3 ;
  wire \genblk1[13].dws_tap_inst_n_4 ;
  wire \genblk1[13].dws_tap_inst_n_5 ;
  wire \genblk1[13].dws_tap_inst_n_6 ;
  wire \genblk1[13].dws_tap_inst_n_7 ;
  wire \genblk1[13].dws_tap_inst_n_8 ;
  wire \genblk1[13].dws_tap_inst_n_9 ;
  wire \genblk1[14].dws_tap_inst_n_0 ;
  wire \genblk1[14].dws_tap_inst_n_1 ;
  wire \genblk1[14].dws_tap_inst_n_10 ;
  wire \genblk1[14].dws_tap_inst_n_11 ;
  wire \genblk1[14].dws_tap_inst_n_12 ;
  wire \genblk1[14].dws_tap_inst_n_13 ;
  wire \genblk1[14].dws_tap_inst_n_2 ;
  wire \genblk1[14].dws_tap_inst_n_3 ;
  wire \genblk1[14].dws_tap_inst_n_4 ;
  wire \genblk1[14].dws_tap_inst_n_5 ;
  wire \genblk1[14].dws_tap_inst_n_6 ;
  wire \genblk1[14].dws_tap_inst_n_7 ;
  wire \genblk1[14].dws_tap_inst_n_8 ;
  wire \genblk1[14].dws_tap_inst_n_9 ;
  wire \genblk1[15].dws_tap_inst_n_0 ;
  wire \genblk1[15].dws_tap_inst_n_1 ;
  wire \genblk1[15].dws_tap_inst_n_10 ;
  wire \genblk1[15].dws_tap_inst_n_11 ;
  wire \genblk1[15].dws_tap_inst_n_12 ;
  wire \genblk1[15].dws_tap_inst_n_13 ;
  wire \genblk1[15].dws_tap_inst_n_2 ;
  wire \genblk1[15].dws_tap_inst_n_3 ;
  wire \genblk1[15].dws_tap_inst_n_4 ;
  wire \genblk1[15].dws_tap_inst_n_5 ;
  wire \genblk1[15].dws_tap_inst_n_6 ;
  wire \genblk1[15].dws_tap_inst_n_7 ;
  wire \genblk1[15].dws_tap_inst_n_8 ;
  wire \genblk1[15].dws_tap_inst_n_9 ;
  wire \genblk1[16].dws_tap_inst_n_0 ;
  wire \genblk1[16].dws_tap_inst_n_1 ;
  wire \genblk1[16].dws_tap_inst_n_10 ;
  wire \genblk1[16].dws_tap_inst_n_11 ;
  wire \genblk1[16].dws_tap_inst_n_12 ;
  wire \genblk1[16].dws_tap_inst_n_13 ;
  wire \genblk1[16].dws_tap_inst_n_2 ;
  wire \genblk1[16].dws_tap_inst_n_3 ;
  wire \genblk1[16].dws_tap_inst_n_4 ;
  wire \genblk1[16].dws_tap_inst_n_5 ;
  wire \genblk1[16].dws_tap_inst_n_6 ;
  wire \genblk1[16].dws_tap_inst_n_7 ;
  wire \genblk1[16].dws_tap_inst_n_8 ;
  wire \genblk1[16].dws_tap_inst_n_9 ;
  wire \genblk1[17].dws_tap_inst_n_0 ;
  wire \genblk1[17].dws_tap_inst_n_1 ;
  wire \genblk1[17].dws_tap_inst_n_10 ;
  wire \genblk1[17].dws_tap_inst_n_11 ;
  wire \genblk1[17].dws_tap_inst_n_12 ;
  wire \genblk1[17].dws_tap_inst_n_13 ;
  wire \genblk1[17].dws_tap_inst_n_2 ;
  wire \genblk1[17].dws_tap_inst_n_3 ;
  wire \genblk1[17].dws_tap_inst_n_4 ;
  wire \genblk1[17].dws_tap_inst_n_5 ;
  wire \genblk1[17].dws_tap_inst_n_6 ;
  wire \genblk1[17].dws_tap_inst_n_7 ;
  wire \genblk1[17].dws_tap_inst_n_8 ;
  wire \genblk1[17].dws_tap_inst_n_9 ;
  wire \genblk1[18].dws_tap_inst_n_0 ;
  wire \genblk1[18].dws_tap_inst_n_1 ;
  wire \genblk1[18].dws_tap_inst_n_10 ;
  wire \genblk1[18].dws_tap_inst_n_11 ;
  wire \genblk1[18].dws_tap_inst_n_12 ;
  wire \genblk1[18].dws_tap_inst_n_13 ;
  wire \genblk1[18].dws_tap_inst_n_2 ;
  wire \genblk1[18].dws_tap_inst_n_3 ;
  wire \genblk1[18].dws_tap_inst_n_4 ;
  wire \genblk1[18].dws_tap_inst_n_5 ;
  wire \genblk1[18].dws_tap_inst_n_6 ;
  wire \genblk1[18].dws_tap_inst_n_7 ;
  wire \genblk1[18].dws_tap_inst_n_8 ;
  wire \genblk1[18].dws_tap_inst_n_9 ;
  wire \genblk1[1].dws_tap_inst_n_0 ;
  wire \genblk1[1].dws_tap_inst_n_1 ;
  wire \genblk1[1].dws_tap_inst_n_10 ;
  wire \genblk1[1].dws_tap_inst_n_11 ;
  wire \genblk1[1].dws_tap_inst_n_12 ;
  wire \genblk1[1].dws_tap_inst_n_13 ;
  wire \genblk1[1].dws_tap_inst_n_2 ;
  wire \genblk1[1].dws_tap_inst_n_3 ;
  wire \genblk1[1].dws_tap_inst_n_4 ;
  wire \genblk1[1].dws_tap_inst_n_5 ;
  wire \genblk1[1].dws_tap_inst_n_6 ;
  wire \genblk1[1].dws_tap_inst_n_7 ;
  wire \genblk1[1].dws_tap_inst_n_8 ;
  wire \genblk1[1].dws_tap_inst_n_9 ;
  wire \genblk1[2].dws_tap_inst_n_0 ;
  wire \genblk1[2].dws_tap_inst_n_1 ;
  wire \genblk1[2].dws_tap_inst_n_10 ;
  wire \genblk1[2].dws_tap_inst_n_11 ;
  wire \genblk1[2].dws_tap_inst_n_12 ;
  wire \genblk1[2].dws_tap_inst_n_13 ;
  wire \genblk1[2].dws_tap_inst_n_2 ;
  wire \genblk1[2].dws_tap_inst_n_3 ;
  wire \genblk1[2].dws_tap_inst_n_4 ;
  wire \genblk1[2].dws_tap_inst_n_5 ;
  wire \genblk1[2].dws_tap_inst_n_6 ;
  wire \genblk1[2].dws_tap_inst_n_7 ;
  wire \genblk1[2].dws_tap_inst_n_8 ;
  wire \genblk1[2].dws_tap_inst_n_9 ;
  wire \genblk1[3].dws_tap_inst_n_0 ;
  wire \genblk1[3].dws_tap_inst_n_1 ;
  wire \genblk1[3].dws_tap_inst_n_10 ;
  wire \genblk1[3].dws_tap_inst_n_11 ;
  wire \genblk1[3].dws_tap_inst_n_12 ;
  wire \genblk1[3].dws_tap_inst_n_13 ;
  wire \genblk1[3].dws_tap_inst_n_2 ;
  wire \genblk1[3].dws_tap_inst_n_3 ;
  wire \genblk1[3].dws_tap_inst_n_4 ;
  wire \genblk1[3].dws_tap_inst_n_5 ;
  wire \genblk1[3].dws_tap_inst_n_6 ;
  wire \genblk1[3].dws_tap_inst_n_7 ;
  wire \genblk1[3].dws_tap_inst_n_8 ;
  wire \genblk1[3].dws_tap_inst_n_9 ;
  wire \genblk1[4].dws_tap_inst_n_0 ;
  wire \genblk1[4].dws_tap_inst_n_1 ;
  wire \genblk1[4].dws_tap_inst_n_10 ;
  wire \genblk1[4].dws_tap_inst_n_11 ;
  wire \genblk1[4].dws_tap_inst_n_12 ;
  wire \genblk1[4].dws_tap_inst_n_13 ;
  wire \genblk1[4].dws_tap_inst_n_2 ;
  wire \genblk1[4].dws_tap_inst_n_3 ;
  wire \genblk1[4].dws_tap_inst_n_4 ;
  wire \genblk1[4].dws_tap_inst_n_5 ;
  wire \genblk1[4].dws_tap_inst_n_6 ;
  wire \genblk1[4].dws_tap_inst_n_7 ;
  wire \genblk1[4].dws_tap_inst_n_8 ;
  wire \genblk1[4].dws_tap_inst_n_9 ;
  wire \genblk1[5].dws_tap_inst_n_0 ;
  wire \genblk1[5].dws_tap_inst_n_1 ;
  wire \genblk1[5].dws_tap_inst_n_10 ;
  wire \genblk1[5].dws_tap_inst_n_11 ;
  wire \genblk1[5].dws_tap_inst_n_12 ;
  wire \genblk1[5].dws_tap_inst_n_13 ;
  wire \genblk1[5].dws_tap_inst_n_2 ;
  wire \genblk1[5].dws_tap_inst_n_3 ;
  wire \genblk1[5].dws_tap_inst_n_4 ;
  wire \genblk1[5].dws_tap_inst_n_5 ;
  wire \genblk1[5].dws_tap_inst_n_6 ;
  wire \genblk1[5].dws_tap_inst_n_7 ;
  wire \genblk1[5].dws_tap_inst_n_8 ;
  wire \genblk1[5].dws_tap_inst_n_9 ;
  wire \genblk1[6].dws_tap_inst_n_0 ;
  wire \genblk1[6].dws_tap_inst_n_1 ;
  wire \genblk1[6].dws_tap_inst_n_10 ;
  wire \genblk1[6].dws_tap_inst_n_11 ;
  wire \genblk1[6].dws_tap_inst_n_12 ;
  wire \genblk1[6].dws_tap_inst_n_13 ;
  wire \genblk1[6].dws_tap_inst_n_2 ;
  wire \genblk1[6].dws_tap_inst_n_3 ;
  wire \genblk1[6].dws_tap_inst_n_4 ;
  wire \genblk1[6].dws_tap_inst_n_5 ;
  wire \genblk1[6].dws_tap_inst_n_6 ;
  wire \genblk1[6].dws_tap_inst_n_7 ;
  wire \genblk1[6].dws_tap_inst_n_8 ;
  wire \genblk1[6].dws_tap_inst_n_9 ;
  wire \genblk1[7].dws_tap_inst_n_0 ;
  wire \genblk1[7].dws_tap_inst_n_1 ;
  wire \genblk1[7].dws_tap_inst_n_10 ;
  wire \genblk1[7].dws_tap_inst_n_11 ;
  wire \genblk1[7].dws_tap_inst_n_12 ;
  wire \genblk1[7].dws_tap_inst_n_13 ;
  wire \genblk1[7].dws_tap_inst_n_2 ;
  wire \genblk1[7].dws_tap_inst_n_3 ;
  wire \genblk1[7].dws_tap_inst_n_4 ;
  wire \genblk1[7].dws_tap_inst_n_5 ;
  wire \genblk1[7].dws_tap_inst_n_6 ;
  wire \genblk1[7].dws_tap_inst_n_7 ;
  wire \genblk1[7].dws_tap_inst_n_8 ;
  wire \genblk1[7].dws_tap_inst_n_9 ;
  wire \genblk1[8].dws_tap_inst_n_0 ;
  wire \genblk1[8].dws_tap_inst_n_1 ;
  wire \genblk1[8].dws_tap_inst_n_10 ;
  wire \genblk1[8].dws_tap_inst_n_11 ;
  wire \genblk1[8].dws_tap_inst_n_12 ;
  wire \genblk1[8].dws_tap_inst_n_13 ;
  wire \genblk1[8].dws_tap_inst_n_2 ;
  wire \genblk1[8].dws_tap_inst_n_3 ;
  wire \genblk1[8].dws_tap_inst_n_4 ;
  wire \genblk1[8].dws_tap_inst_n_5 ;
  wire \genblk1[8].dws_tap_inst_n_6 ;
  wire \genblk1[8].dws_tap_inst_n_7 ;
  wire \genblk1[8].dws_tap_inst_n_8 ;
  wire \genblk1[8].dws_tap_inst_n_9 ;
  wire \genblk1[9].dws_tap_inst_n_0 ;
  wire \genblk1[9].dws_tap_inst_n_1 ;
  wire \genblk1[9].dws_tap_inst_n_10 ;
  wire \genblk1[9].dws_tap_inst_n_11 ;
  wire \genblk1[9].dws_tap_inst_n_12 ;
  wire \genblk1[9].dws_tap_inst_n_13 ;
  wire \genblk1[9].dws_tap_inst_n_2 ;
  wire \genblk1[9].dws_tap_inst_n_3 ;
  wire \genblk1[9].dws_tap_inst_n_4 ;
  wire \genblk1[9].dws_tap_inst_n_5 ;
  wire \genblk1[9].dws_tap_inst_n_6 ;
  wire \genblk1[9].dws_tap_inst_n_7 ;
  wire \genblk1[9].dws_tap_inst_n_8 ;
  wire \genblk1[9].dws_tap_inst_n_9 ;
  wire \genblk3[0].fir_tap_inst_n_0 ;
  wire \genblk3[0].fir_tap_inst_n_1 ;
  wire \genblk3[0].fir_tap_inst_n_10 ;
  wire \genblk3[0].fir_tap_inst_n_11 ;
  wire \genblk3[0].fir_tap_inst_n_12 ;
  wire \genblk3[0].fir_tap_inst_n_13 ;
  wire \genblk3[0].fir_tap_inst_n_2 ;
  wire \genblk3[0].fir_tap_inst_n_3 ;
  wire \genblk3[0].fir_tap_inst_n_4 ;
  wire \genblk3[0].fir_tap_inst_n_5 ;
  wire \genblk3[0].fir_tap_inst_n_6 ;
  wire \genblk3[0].fir_tap_inst_n_7 ;
  wire \genblk3[0].fir_tap_inst_n_8 ;
  wire \genblk3[0].fir_tap_inst_n_9 ;
  wire \genblk3[10].fir_tap_inst_n_0 ;
  wire \genblk3[10].fir_tap_inst_n_1 ;
  wire \genblk3[10].fir_tap_inst_n_10 ;
  wire \genblk3[10].fir_tap_inst_n_11 ;
  wire \genblk3[10].fir_tap_inst_n_12 ;
  wire \genblk3[10].fir_tap_inst_n_13 ;
  wire \genblk3[10].fir_tap_inst_n_2 ;
  wire \genblk3[10].fir_tap_inst_n_3 ;
  wire \genblk3[10].fir_tap_inst_n_4 ;
  wire \genblk3[10].fir_tap_inst_n_5 ;
  wire \genblk3[10].fir_tap_inst_n_6 ;
  wire \genblk3[10].fir_tap_inst_n_7 ;
  wire \genblk3[10].fir_tap_inst_n_8 ;
  wire \genblk3[10].fir_tap_inst_n_9 ;
  wire \genblk3[11].fir_tap_inst_n_0 ;
  wire \genblk3[11].fir_tap_inst_n_1 ;
  wire \genblk3[11].fir_tap_inst_n_10 ;
  wire \genblk3[11].fir_tap_inst_n_11 ;
  wire \genblk3[11].fir_tap_inst_n_12 ;
  wire \genblk3[11].fir_tap_inst_n_13 ;
  wire \genblk3[11].fir_tap_inst_n_2 ;
  wire \genblk3[11].fir_tap_inst_n_3 ;
  wire \genblk3[11].fir_tap_inst_n_4 ;
  wire \genblk3[11].fir_tap_inst_n_5 ;
  wire \genblk3[11].fir_tap_inst_n_6 ;
  wire \genblk3[11].fir_tap_inst_n_7 ;
  wire \genblk3[11].fir_tap_inst_n_8 ;
  wire \genblk3[11].fir_tap_inst_n_9 ;
  wire \genblk3[12].fir_tap_inst_n_0 ;
  wire \genblk3[12].fir_tap_inst_n_1 ;
  wire \genblk3[12].fir_tap_inst_n_10 ;
  wire \genblk3[12].fir_tap_inst_n_11 ;
  wire \genblk3[12].fir_tap_inst_n_12 ;
  wire \genblk3[12].fir_tap_inst_n_13 ;
  wire \genblk3[12].fir_tap_inst_n_2 ;
  wire \genblk3[12].fir_tap_inst_n_3 ;
  wire \genblk3[12].fir_tap_inst_n_4 ;
  wire \genblk3[12].fir_tap_inst_n_5 ;
  wire \genblk3[12].fir_tap_inst_n_6 ;
  wire \genblk3[12].fir_tap_inst_n_7 ;
  wire \genblk3[12].fir_tap_inst_n_8 ;
  wire \genblk3[12].fir_tap_inst_n_9 ;
  wire \genblk3[15].fir_tap_inst_n_0 ;
  wire \genblk3[15].fir_tap_inst_n_1 ;
  wire \genblk3[15].fir_tap_inst_n_10 ;
  wire \genblk3[15].fir_tap_inst_n_11 ;
  wire \genblk3[15].fir_tap_inst_n_12 ;
  wire \genblk3[15].fir_tap_inst_n_13 ;
  wire \genblk3[15].fir_tap_inst_n_2 ;
  wire \genblk3[15].fir_tap_inst_n_3 ;
  wire \genblk3[15].fir_tap_inst_n_4 ;
  wire \genblk3[15].fir_tap_inst_n_5 ;
  wire \genblk3[15].fir_tap_inst_n_6 ;
  wire \genblk3[15].fir_tap_inst_n_7 ;
  wire \genblk3[15].fir_tap_inst_n_8 ;
  wire \genblk3[15].fir_tap_inst_n_9 ;
  wire \genblk3[16].fir_tap_inst_n_0 ;
  wire \genblk3[16].fir_tap_inst_n_1 ;
  wire \genblk3[16].fir_tap_inst_n_10 ;
  wire \genblk3[16].fir_tap_inst_n_11 ;
  wire \genblk3[16].fir_tap_inst_n_12 ;
  wire \genblk3[16].fir_tap_inst_n_13 ;
  wire \genblk3[16].fir_tap_inst_n_2 ;
  wire \genblk3[16].fir_tap_inst_n_3 ;
  wire \genblk3[16].fir_tap_inst_n_4 ;
  wire \genblk3[16].fir_tap_inst_n_5 ;
  wire \genblk3[16].fir_tap_inst_n_6 ;
  wire \genblk3[16].fir_tap_inst_n_7 ;
  wire \genblk3[16].fir_tap_inst_n_8 ;
  wire \genblk3[16].fir_tap_inst_n_9 ;
  wire \genblk3[17].fir_tap_inst_n_0 ;
  wire \genblk3[17].fir_tap_inst_n_1 ;
  wire \genblk3[17].fir_tap_inst_n_10 ;
  wire \genblk3[17].fir_tap_inst_n_11 ;
  wire \genblk3[17].fir_tap_inst_n_12 ;
  wire \genblk3[17].fir_tap_inst_n_13 ;
  wire \genblk3[17].fir_tap_inst_n_2 ;
  wire \genblk3[17].fir_tap_inst_n_3 ;
  wire \genblk3[17].fir_tap_inst_n_4 ;
  wire \genblk3[17].fir_tap_inst_n_5 ;
  wire \genblk3[17].fir_tap_inst_n_6 ;
  wire \genblk3[17].fir_tap_inst_n_7 ;
  wire \genblk3[17].fir_tap_inst_n_8 ;
  wire \genblk3[17].fir_tap_inst_n_9 ;
  wire \genblk3[18].fir_tap_inst_n_0 ;
  wire \genblk3[18].fir_tap_inst_n_1 ;
  wire \genblk3[18].fir_tap_inst_n_10 ;
  wire \genblk3[18].fir_tap_inst_n_11 ;
  wire \genblk3[18].fir_tap_inst_n_12 ;
  wire \genblk3[18].fir_tap_inst_n_13 ;
  wire \genblk3[18].fir_tap_inst_n_2 ;
  wire \genblk3[18].fir_tap_inst_n_3 ;
  wire \genblk3[18].fir_tap_inst_n_4 ;
  wire \genblk3[18].fir_tap_inst_n_5 ;
  wire \genblk3[18].fir_tap_inst_n_6 ;
  wire \genblk3[18].fir_tap_inst_n_7 ;
  wire \genblk3[18].fir_tap_inst_n_8 ;
  wire \genblk3[18].fir_tap_inst_n_9 ;
  wire \genblk3[19].fir_tap_inst_n_0 ;
  wire \genblk3[19].fir_tap_inst_n_1 ;
  wire \genblk3[19].fir_tap_inst_n_10 ;
  wire \genblk3[19].fir_tap_inst_n_11 ;
  wire \genblk3[19].fir_tap_inst_n_12 ;
  wire \genblk3[19].fir_tap_inst_n_13 ;
  wire \genblk3[19].fir_tap_inst_n_2 ;
  wire \genblk3[19].fir_tap_inst_n_3 ;
  wire \genblk3[19].fir_tap_inst_n_4 ;
  wire \genblk3[19].fir_tap_inst_n_5 ;
  wire \genblk3[19].fir_tap_inst_n_6 ;
  wire \genblk3[19].fir_tap_inst_n_7 ;
  wire \genblk3[19].fir_tap_inst_n_8 ;
  wire \genblk3[19].fir_tap_inst_n_9 ;
  wire \genblk3[1].fir_tap_inst_n_0 ;
  wire \genblk3[1].fir_tap_inst_n_1 ;
  wire \genblk3[1].fir_tap_inst_n_10 ;
  wire \genblk3[1].fir_tap_inst_n_11 ;
  wire \genblk3[1].fir_tap_inst_n_12 ;
  wire \genblk3[1].fir_tap_inst_n_13 ;
  wire \genblk3[1].fir_tap_inst_n_2 ;
  wire \genblk3[1].fir_tap_inst_n_3 ;
  wire \genblk3[1].fir_tap_inst_n_4 ;
  wire \genblk3[1].fir_tap_inst_n_5 ;
  wire \genblk3[1].fir_tap_inst_n_6 ;
  wire \genblk3[1].fir_tap_inst_n_7 ;
  wire \genblk3[1].fir_tap_inst_n_8 ;
  wire \genblk3[1].fir_tap_inst_n_9 ;
  wire \genblk3[20].fir_tap_inst_n_0 ;
  wire \genblk3[20].fir_tap_inst_n_1 ;
  wire \genblk3[20].fir_tap_inst_n_10 ;
  wire \genblk3[20].fir_tap_inst_n_11 ;
  wire \genblk3[20].fir_tap_inst_n_12 ;
  wire \genblk3[20].fir_tap_inst_n_13 ;
  wire \genblk3[20].fir_tap_inst_n_2 ;
  wire \genblk3[20].fir_tap_inst_n_3 ;
  wire \genblk3[20].fir_tap_inst_n_4 ;
  wire \genblk3[20].fir_tap_inst_n_5 ;
  wire \genblk3[20].fir_tap_inst_n_6 ;
  wire \genblk3[20].fir_tap_inst_n_7 ;
  wire \genblk3[20].fir_tap_inst_n_8 ;
  wire \genblk3[20].fir_tap_inst_n_9 ;
  wire \genblk3[22].fir_tap_inst_n_0 ;
  wire \genblk3[22].fir_tap_inst_n_1 ;
  wire \genblk3[22].fir_tap_inst_n_10 ;
  wire \genblk3[22].fir_tap_inst_n_11 ;
  wire \genblk3[22].fir_tap_inst_n_12 ;
  wire \genblk3[22].fir_tap_inst_n_13 ;
  wire \genblk3[22].fir_tap_inst_n_2 ;
  wire \genblk3[22].fir_tap_inst_n_3 ;
  wire \genblk3[22].fir_tap_inst_n_4 ;
  wire \genblk3[22].fir_tap_inst_n_5 ;
  wire \genblk3[22].fir_tap_inst_n_6 ;
  wire \genblk3[22].fir_tap_inst_n_7 ;
  wire \genblk3[22].fir_tap_inst_n_8 ;
  wire \genblk3[22].fir_tap_inst_n_9 ;
  wire \genblk3[23].fir_tap_inst_n_0 ;
  wire \genblk3[23].fir_tap_inst_n_1 ;
  wire \genblk3[23].fir_tap_inst_n_10 ;
  wire \genblk3[23].fir_tap_inst_n_11 ;
  wire \genblk3[23].fir_tap_inst_n_12 ;
  wire \genblk3[23].fir_tap_inst_n_13 ;
  wire \genblk3[23].fir_tap_inst_n_2 ;
  wire \genblk3[23].fir_tap_inst_n_3 ;
  wire \genblk3[23].fir_tap_inst_n_4 ;
  wire \genblk3[23].fir_tap_inst_n_5 ;
  wire \genblk3[23].fir_tap_inst_n_6 ;
  wire \genblk3[23].fir_tap_inst_n_7 ;
  wire \genblk3[23].fir_tap_inst_n_8 ;
  wire \genblk3[23].fir_tap_inst_n_9 ;
  wire \genblk3[24].fir_tap_inst_n_0 ;
  wire \genblk3[24].fir_tap_inst_n_1 ;
  wire \genblk3[24].fir_tap_inst_n_10 ;
  wire \genblk3[24].fir_tap_inst_n_11 ;
  wire \genblk3[24].fir_tap_inst_n_12 ;
  wire \genblk3[24].fir_tap_inst_n_13 ;
  wire \genblk3[24].fir_tap_inst_n_2 ;
  wire \genblk3[24].fir_tap_inst_n_3 ;
  wire \genblk3[24].fir_tap_inst_n_4 ;
  wire \genblk3[24].fir_tap_inst_n_5 ;
  wire \genblk3[24].fir_tap_inst_n_6 ;
  wire \genblk3[24].fir_tap_inst_n_7 ;
  wire \genblk3[24].fir_tap_inst_n_8 ;
  wire \genblk3[24].fir_tap_inst_n_9 ;
  wire \genblk3[25].fir_tap_inst_n_0 ;
  wire \genblk3[25].fir_tap_inst_n_1 ;
  wire \genblk3[25].fir_tap_inst_n_10 ;
  wire \genblk3[25].fir_tap_inst_n_11 ;
  wire \genblk3[25].fir_tap_inst_n_12 ;
  wire \genblk3[25].fir_tap_inst_n_13 ;
  wire \genblk3[25].fir_tap_inst_n_2 ;
  wire \genblk3[25].fir_tap_inst_n_3 ;
  wire \genblk3[25].fir_tap_inst_n_4 ;
  wire \genblk3[25].fir_tap_inst_n_5 ;
  wire \genblk3[25].fir_tap_inst_n_6 ;
  wire \genblk3[25].fir_tap_inst_n_7 ;
  wire \genblk3[25].fir_tap_inst_n_8 ;
  wire \genblk3[25].fir_tap_inst_n_9 ;
  wire \genblk3[26].fir_tap_inst_n_0 ;
  wire \genblk3[26].fir_tap_inst_n_1 ;
  wire \genblk3[26].fir_tap_inst_n_10 ;
  wire \genblk3[26].fir_tap_inst_n_11 ;
  wire \genblk3[26].fir_tap_inst_n_12 ;
  wire \genblk3[26].fir_tap_inst_n_13 ;
  wire \genblk3[26].fir_tap_inst_n_2 ;
  wire \genblk3[26].fir_tap_inst_n_3 ;
  wire \genblk3[26].fir_tap_inst_n_4 ;
  wire \genblk3[26].fir_tap_inst_n_5 ;
  wire \genblk3[26].fir_tap_inst_n_6 ;
  wire \genblk3[26].fir_tap_inst_n_7 ;
  wire \genblk3[26].fir_tap_inst_n_8 ;
  wire \genblk3[26].fir_tap_inst_n_9 ;
  wire \genblk3[27].fir_tap_inst_n_0 ;
  wire \genblk3[27].fir_tap_inst_n_1 ;
  wire \genblk3[27].fir_tap_inst_n_10 ;
  wire \genblk3[27].fir_tap_inst_n_11 ;
  wire \genblk3[27].fir_tap_inst_n_12 ;
  wire \genblk3[27].fir_tap_inst_n_13 ;
  wire \genblk3[27].fir_tap_inst_n_2 ;
  wire \genblk3[27].fir_tap_inst_n_3 ;
  wire \genblk3[27].fir_tap_inst_n_4 ;
  wire \genblk3[27].fir_tap_inst_n_5 ;
  wire \genblk3[27].fir_tap_inst_n_6 ;
  wire \genblk3[27].fir_tap_inst_n_7 ;
  wire \genblk3[27].fir_tap_inst_n_8 ;
  wire \genblk3[27].fir_tap_inst_n_9 ;
  wire \genblk3[28].fir_tap_inst_n_0 ;
  wire \genblk3[28].fir_tap_inst_n_1 ;
  wire \genblk3[28].fir_tap_inst_n_10 ;
  wire \genblk3[28].fir_tap_inst_n_11 ;
  wire \genblk3[28].fir_tap_inst_n_12 ;
  wire \genblk3[28].fir_tap_inst_n_13 ;
  wire \genblk3[28].fir_tap_inst_n_2 ;
  wire \genblk3[28].fir_tap_inst_n_3 ;
  wire \genblk3[28].fir_tap_inst_n_4 ;
  wire \genblk3[28].fir_tap_inst_n_5 ;
  wire \genblk3[28].fir_tap_inst_n_6 ;
  wire \genblk3[28].fir_tap_inst_n_7 ;
  wire \genblk3[28].fir_tap_inst_n_8 ;
  wire \genblk3[28].fir_tap_inst_n_9 ;
  wire \genblk3[29].fir_tap_inst_n_0 ;
  wire \genblk3[29].fir_tap_inst_n_1 ;
  wire \genblk3[29].fir_tap_inst_n_10 ;
  wire \genblk3[29].fir_tap_inst_n_11 ;
  wire \genblk3[29].fir_tap_inst_n_12 ;
  wire \genblk3[29].fir_tap_inst_n_13 ;
  wire \genblk3[29].fir_tap_inst_n_2 ;
  wire \genblk3[29].fir_tap_inst_n_3 ;
  wire \genblk3[29].fir_tap_inst_n_4 ;
  wire \genblk3[29].fir_tap_inst_n_5 ;
  wire \genblk3[29].fir_tap_inst_n_6 ;
  wire \genblk3[29].fir_tap_inst_n_7 ;
  wire \genblk3[29].fir_tap_inst_n_8 ;
  wire \genblk3[29].fir_tap_inst_n_9 ;
  wire \genblk3[2].fir_tap_inst_n_0 ;
  wire \genblk3[2].fir_tap_inst_n_1 ;
  wire \genblk3[2].fir_tap_inst_n_10 ;
  wire \genblk3[2].fir_tap_inst_n_11 ;
  wire \genblk3[2].fir_tap_inst_n_12 ;
  wire \genblk3[2].fir_tap_inst_n_13 ;
  wire \genblk3[2].fir_tap_inst_n_2 ;
  wire \genblk3[2].fir_tap_inst_n_3 ;
  wire \genblk3[2].fir_tap_inst_n_4 ;
  wire \genblk3[2].fir_tap_inst_n_5 ;
  wire \genblk3[2].fir_tap_inst_n_6 ;
  wire \genblk3[2].fir_tap_inst_n_7 ;
  wire \genblk3[2].fir_tap_inst_n_8 ;
  wire \genblk3[2].fir_tap_inst_n_9 ;
  wire \genblk3[30].fir_tap_inst_n_0 ;
  wire \genblk3[30].fir_tap_inst_n_1 ;
  wire \genblk3[30].fir_tap_inst_n_10 ;
  wire \genblk3[30].fir_tap_inst_n_11 ;
  wire \genblk3[30].fir_tap_inst_n_12 ;
  wire \genblk3[30].fir_tap_inst_n_13 ;
  wire \genblk3[30].fir_tap_inst_n_2 ;
  wire \genblk3[30].fir_tap_inst_n_3 ;
  wire \genblk3[30].fir_tap_inst_n_4 ;
  wire \genblk3[30].fir_tap_inst_n_5 ;
  wire \genblk3[30].fir_tap_inst_n_6 ;
  wire \genblk3[30].fir_tap_inst_n_7 ;
  wire \genblk3[30].fir_tap_inst_n_8 ;
  wire \genblk3[30].fir_tap_inst_n_9 ;
  wire \genblk3[31].fir_tap_inst_n_0 ;
  wire \genblk3[31].fir_tap_inst_n_1 ;
  wire \genblk3[31].fir_tap_inst_n_10 ;
  wire \genblk3[31].fir_tap_inst_n_11 ;
  wire \genblk3[31].fir_tap_inst_n_12 ;
  wire \genblk3[31].fir_tap_inst_n_13 ;
  wire \genblk3[31].fir_tap_inst_n_2 ;
  wire \genblk3[31].fir_tap_inst_n_3 ;
  wire \genblk3[31].fir_tap_inst_n_4 ;
  wire \genblk3[31].fir_tap_inst_n_5 ;
  wire \genblk3[31].fir_tap_inst_n_6 ;
  wire \genblk3[31].fir_tap_inst_n_7 ;
  wire \genblk3[31].fir_tap_inst_n_8 ;
  wire \genblk3[31].fir_tap_inst_n_9 ;
  wire \genblk3[32].fir_tap_inst_n_0 ;
  wire \genblk3[32].fir_tap_inst_n_1 ;
  wire \genblk3[32].fir_tap_inst_n_10 ;
  wire \genblk3[32].fir_tap_inst_n_11 ;
  wire \genblk3[32].fir_tap_inst_n_12 ;
  wire \genblk3[32].fir_tap_inst_n_13 ;
  wire \genblk3[32].fir_tap_inst_n_2 ;
  wire \genblk3[32].fir_tap_inst_n_3 ;
  wire \genblk3[32].fir_tap_inst_n_4 ;
  wire \genblk3[32].fir_tap_inst_n_5 ;
  wire \genblk3[32].fir_tap_inst_n_6 ;
  wire \genblk3[32].fir_tap_inst_n_7 ;
  wire \genblk3[32].fir_tap_inst_n_8 ;
  wire \genblk3[32].fir_tap_inst_n_9 ;
  wire \genblk3[33].fir_tap_inst_n_0 ;
  wire \genblk3[33].fir_tap_inst_n_1 ;
  wire \genblk3[33].fir_tap_inst_n_10 ;
  wire \genblk3[33].fir_tap_inst_n_11 ;
  wire \genblk3[33].fir_tap_inst_n_12 ;
  wire \genblk3[33].fir_tap_inst_n_13 ;
  wire \genblk3[33].fir_tap_inst_n_2 ;
  wire \genblk3[33].fir_tap_inst_n_3 ;
  wire \genblk3[33].fir_tap_inst_n_4 ;
  wire \genblk3[33].fir_tap_inst_n_5 ;
  wire \genblk3[33].fir_tap_inst_n_6 ;
  wire \genblk3[33].fir_tap_inst_n_7 ;
  wire \genblk3[33].fir_tap_inst_n_8 ;
  wire \genblk3[33].fir_tap_inst_n_9 ;
  wire \genblk3[34].fir_tap_inst_n_0 ;
  wire \genblk3[34].fir_tap_inst_n_1 ;
  wire \genblk3[34].fir_tap_inst_n_10 ;
  wire \genblk3[34].fir_tap_inst_n_11 ;
  wire \genblk3[34].fir_tap_inst_n_12 ;
  wire \genblk3[34].fir_tap_inst_n_13 ;
  wire \genblk3[34].fir_tap_inst_n_2 ;
  wire \genblk3[34].fir_tap_inst_n_3 ;
  wire \genblk3[34].fir_tap_inst_n_4 ;
  wire \genblk3[34].fir_tap_inst_n_5 ;
  wire \genblk3[34].fir_tap_inst_n_6 ;
  wire \genblk3[34].fir_tap_inst_n_7 ;
  wire \genblk3[34].fir_tap_inst_n_8 ;
  wire \genblk3[34].fir_tap_inst_n_9 ;
  wire \genblk3[35].fir_tap_inst_n_0 ;
  wire \genblk3[35].fir_tap_inst_n_1 ;
  wire \genblk3[35].fir_tap_inst_n_10 ;
  wire \genblk3[35].fir_tap_inst_n_11 ;
  wire \genblk3[35].fir_tap_inst_n_12 ;
  wire \genblk3[35].fir_tap_inst_n_13 ;
  wire \genblk3[35].fir_tap_inst_n_2 ;
  wire \genblk3[35].fir_tap_inst_n_3 ;
  wire \genblk3[35].fir_tap_inst_n_4 ;
  wire \genblk3[35].fir_tap_inst_n_5 ;
  wire \genblk3[35].fir_tap_inst_n_6 ;
  wire \genblk3[35].fir_tap_inst_n_7 ;
  wire \genblk3[35].fir_tap_inst_n_8 ;
  wire \genblk3[35].fir_tap_inst_n_9 ;
  wire \genblk3[36].fir_tap_inst_n_0 ;
  wire \genblk3[36].fir_tap_inst_n_1 ;
  wire \genblk3[36].fir_tap_inst_n_10 ;
  wire \genblk3[36].fir_tap_inst_n_11 ;
  wire \genblk3[36].fir_tap_inst_n_12 ;
  wire \genblk3[36].fir_tap_inst_n_13 ;
  wire \genblk3[36].fir_tap_inst_n_2 ;
  wire \genblk3[36].fir_tap_inst_n_3 ;
  wire \genblk3[36].fir_tap_inst_n_4 ;
  wire \genblk3[36].fir_tap_inst_n_5 ;
  wire \genblk3[36].fir_tap_inst_n_6 ;
  wire \genblk3[36].fir_tap_inst_n_7 ;
  wire \genblk3[36].fir_tap_inst_n_8 ;
  wire \genblk3[36].fir_tap_inst_n_9 ;
  wire \genblk3[38].fir_tap_inst_n_0 ;
  wire \genblk3[38].fir_tap_inst_n_1 ;
  wire \genblk3[38].fir_tap_inst_n_10 ;
  wire \genblk3[38].fir_tap_inst_n_11 ;
  wire \genblk3[38].fir_tap_inst_n_12 ;
  wire \genblk3[38].fir_tap_inst_n_13 ;
  wire \genblk3[38].fir_tap_inst_n_2 ;
  wire \genblk3[38].fir_tap_inst_n_3 ;
  wire \genblk3[38].fir_tap_inst_n_4 ;
  wire \genblk3[38].fir_tap_inst_n_5 ;
  wire \genblk3[38].fir_tap_inst_n_6 ;
  wire \genblk3[38].fir_tap_inst_n_7 ;
  wire \genblk3[38].fir_tap_inst_n_8 ;
  wire \genblk3[38].fir_tap_inst_n_9 ;
  wire \genblk3[3].fir_tap_inst_n_0 ;
  wire \genblk3[3].fir_tap_inst_n_1 ;
  wire \genblk3[3].fir_tap_inst_n_10 ;
  wire \genblk3[3].fir_tap_inst_n_11 ;
  wire \genblk3[3].fir_tap_inst_n_12 ;
  wire \genblk3[3].fir_tap_inst_n_13 ;
  wire \genblk3[3].fir_tap_inst_n_2 ;
  wire \genblk3[3].fir_tap_inst_n_3 ;
  wire \genblk3[3].fir_tap_inst_n_4 ;
  wire \genblk3[3].fir_tap_inst_n_5 ;
  wire \genblk3[3].fir_tap_inst_n_6 ;
  wire \genblk3[3].fir_tap_inst_n_7 ;
  wire \genblk3[3].fir_tap_inst_n_8 ;
  wire \genblk3[3].fir_tap_inst_n_9 ;
  wire \genblk3[4].fir_tap_inst_n_0 ;
  wire \genblk3[4].fir_tap_inst_n_1 ;
  wire \genblk3[4].fir_tap_inst_n_10 ;
  wire \genblk3[4].fir_tap_inst_n_11 ;
  wire \genblk3[4].fir_tap_inst_n_12 ;
  wire \genblk3[4].fir_tap_inst_n_13 ;
  wire \genblk3[4].fir_tap_inst_n_2 ;
  wire \genblk3[4].fir_tap_inst_n_3 ;
  wire \genblk3[4].fir_tap_inst_n_4 ;
  wire \genblk3[4].fir_tap_inst_n_5 ;
  wire \genblk3[4].fir_tap_inst_n_6 ;
  wire \genblk3[4].fir_tap_inst_n_7 ;
  wire \genblk3[4].fir_tap_inst_n_8 ;
  wire \genblk3[4].fir_tap_inst_n_9 ;
  wire \genblk3[6].fir_tap_inst_n_0 ;
  wire \genblk3[6].fir_tap_inst_n_1 ;
  wire \genblk3[6].fir_tap_inst_n_10 ;
  wire \genblk3[6].fir_tap_inst_n_11 ;
  wire \genblk3[6].fir_tap_inst_n_12 ;
  wire \genblk3[6].fir_tap_inst_n_13 ;
  wire \genblk3[6].fir_tap_inst_n_2 ;
  wire \genblk3[6].fir_tap_inst_n_3 ;
  wire \genblk3[6].fir_tap_inst_n_4 ;
  wire \genblk3[6].fir_tap_inst_n_5 ;
  wire \genblk3[6].fir_tap_inst_n_6 ;
  wire \genblk3[6].fir_tap_inst_n_7 ;
  wire \genblk3[6].fir_tap_inst_n_8 ;
  wire \genblk3[6].fir_tap_inst_n_9 ;
  wire \genblk3[7].fir_tap_inst_n_0 ;
  wire \genblk3[7].fir_tap_inst_n_1 ;
  wire \genblk3[7].fir_tap_inst_n_10 ;
  wire \genblk3[7].fir_tap_inst_n_11 ;
  wire \genblk3[7].fir_tap_inst_n_12 ;
  wire \genblk3[7].fir_tap_inst_n_13 ;
  wire \genblk3[7].fir_tap_inst_n_2 ;
  wire \genblk3[7].fir_tap_inst_n_3 ;
  wire \genblk3[7].fir_tap_inst_n_4 ;
  wire \genblk3[7].fir_tap_inst_n_5 ;
  wire \genblk3[7].fir_tap_inst_n_6 ;
  wire \genblk3[7].fir_tap_inst_n_7 ;
  wire \genblk3[7].fir_tap_inst_n_8 ;
  wire \genblk3[7].fir_tap_inst_n_9 ;
  wire \genblk3[8].fir_tap_inst_n_0 ;
  wire \genblk3[8].fir_tap_inst_n_1 ;
  wire \genblk3[8].fir_tap_inst_n_10 ;
  wire \genblk3[8].fir_tap_inst_n_11 ;
  wire \genblk3[8].fir_tap_inst_n_12 ;
  wire \genblk3[8].fir_tap_inst_n_13 ;
  wire \genblk3[8].fir_tap_inst_n_2 ;
  wire \genblk3[8].fir_tap_inst_n_3 ;
  wire \genblk3[8].fir_tap_inst_n_4 ;
  wire \genblk3[8].fir_tap_inst_n_5 ;
  wire \genblk3[8].fir_tap_inst_n_6 ;
  wire \genblk3[8].fir_tap_inst_n_7 ;
  wire \genblk3[8].fir_tap_inst_n_8 ;
  wire \genblk3[8].fir_tap_inst_n_9 ;
  wire \genblk3[9].fir_tap_inst_n_0 ;
  wire \genblk3[9].fir_tap_inst_n_1 ;
  wire \genblk3[9].fir_tap_inst_n_10 ;
  wire \genblk3[9].fir_tap_inst_n_11 ;
  wire \genblk3[9].fir_tap_inst_n_12 ;
  wire \genblk3[9].fir_tap_inst_n_13 ;
  wire \genblk3[9].fir_tap_inst_n_2 ;
  wire \genblk3[9].fir_tap_inst_n_3 ;
  wire \genblk3[9].fir_tap_inst_n_4 ;
  wire \genblk3[9].fir_tap_inst_n_5 ;
  wire \genblk3[9].fir_tap_inst_n_6 ;
  wire \genblk3[9].fir_tap_inst_n_7 ;
  wire \genblk3[9].fir_tap_inst_n_8 ;
  wire \genblk3[9].fir_tap_inst_n_9 ;
  wire \genblk5[10].ups_tap_inst_n_0 ;
  wire \genblk5[10].ups_tap_inst_n_1 ;
  wire \genblk5[10].ups_tap_inst_n_10 ;
  wire \genblk5[10].ups_tap_inst_n_11 ;
  wire \genblk5[10].ups_tap_inst_n_12 ;
  wire \genblk5[10].ups_tap_inst_n_13 ;
  wire \genblk5[10].ups_tap_inst_n_2 ;
  wire \genblk5[10].ups_tap_inst_n_3 ;
  wire \genblk5[10].ups_tap_inst_n_4 ;
  wire \genblk5[10].ups_tap_inst_n_5 ;
  wire \genblk5[10].ups_tap_inst_n_6 ;
  wire \genblk5[10].ups_tap_inst_n_7 ;
  wire \genblk5[10].ups_tap_inst_n_8 ;
  wire \genblk5[10].ups_tap_inst_n_9 ;
  wire \genblk5[11].ups_tap_inst_n_0 ;
  wire \genblk5[11].ups_tap_inst_n_1 ;
  wire \genblk5[11].ups_tap_inst_n_10 ;
  wire \genblk5[11].ups_tap_inst_n_11 ;
  wire \genblk5[11].ups_tap_inst_n_12 ;
  wire \genblk5[11].ups_tap_inst_n_13 ;
  wire \genblk5[11].ups_tap_inst_n_2 ;
  wire \genblk5[11].ups_tap_inst_n_3 ;
  wire \genblk5[11].ups_tap_inst_n_4 ;
  wire \genblk5[11].ups_tap_inst_n_5 ;
  wire \genblk5[11].ups_tap_inst_n_6 ;
  wire \genblk5[11].ups_tap_inst_n_7 ;
  wire \genblk5[11].ups_tap_inst_n_8 ;
  wire \genblk5[11].ups_tap_inst_n_9 ;
  wire \genblk5[12].ups_tap_inst_n_0 ;
  wire \genblk5[12].ups_tap_inst_n_1 ;
  wire \genblk5[12].ups_tap_inst_n_10 ;
  wire \genblk5[12].ups_tap_inst_n_11 ;
  wire \genblk5[12].ups_tap_inst_n_12 ;
  wire \genblk5[12].ups_tap_inst_n_13 ;
  wire \genblk5[12].ups_tap_inst_n_2 ;
  wire \genblk5[12].ups_tap_inst_n_3 ;
  wire \genblk5[12].ups_tap_inst_n_4 ;
  wire \genblk5[12].ups_tap_inst_n_5 ;
  wire \genblk5[12].ups_tap_inst_n_6 ;
  wire \genblk5[12].ups_tap_inst_n_7 ;
  wire \genblk5[12].ups_tap_inst_n_8 ;
  wire \genblk5[12].ups_tap_inst_n_9 ;
  wire \genblk5[13].ups_tap_inst_n_0 ;
  wire \genblk5[13].ups_tap_inst_n_1 ;
  wire \genblk5[13].ups_tap_inst_n_10 ;
  wire \genblk5[13].ups_tap_inst_n_11 ;
  wire \genblk5[13].ups_tap_inst_n_12 ;
  wire \genblk5[13].ups_tap_inst_n_13 ;
  wire \genblk5[13].ups_tap_inst_n_2 ;
  wire \genblk5[13].ups_tap_inst_n_3 ;
  wire \genblk5[13].ups_tap_inst_n_4 ;
  wire \genblk5[13].ups_tap_inst_n_5 ;
  wire \genblk5[13].ups_tap_inst_n_6 ;
  wire \genblk5[13].ups_tap_inst_n_7 ;
  wire \genblk5[13].ups_tap_inst_n_8 ;
  wire \genblk5[13].ups_tap_inst_n_9 ;
  wire \genblk5[14].ups_tap_inst_n_0 ;
  wire \genblk5[14].ups_tap_inst_n_1 ;
  wire \genblk5[14].ups_tap_inst_n_10 ;
  wire \genblk5[14].ups_tap_inst_n_11 ;
  wire \genblk5[14].ups_tap_inst_n_12 ;
  wire \genblk5[14].ups_tap_inst_n_13 ;
  wire \genblk5[14].ups_tap_inst_n_2 ;
  wire \genblk5[14].ups_tap_inst_n_3 ;
  wire \genblk5[14].ups_tap_inst_n_4 ;
  wire \genblk5[14].ups_tap_inst_n_5 ;
  wire \genblk5[14].ups_tap_inst_n_6 ;
  wire \genblk5[14].ups_tap_inst_n_7 ;
  wire \genblk5[14].ups_tap_inst_n_8 ;
  wire \genblk5[14].ups_tap_inst_n_9 ;
  wire \genblk5[15].ups_tap_inst_n_0 ;
  wire \genblk5[15].ups_tap_inst_n_1 ;
  wire \genblk5[15].ups_tap_inst_n_10 ;
  wire \genblk5[15].ups_tap_inst_n_11 ;
  wire \genblk5[15].ups_tap_inst_n_12 ;
  wire \genblk5[15].ups_tap_inst_n_13 ;
  wire \genblk5[15].ups_tap_inst_n_2 ;
  wire \genblk5[15].ups_tap_inst_n_3 ;
  wire \genblk5[15].ups_tap_inst_n_4 ;
  wire \genblk5[15].ups_tap_inst_n_5 ;
  wire \genblk5[15].ups_tap_inst_n_6 ;
  wire \genblk5[15].ups_tap_inst_n_7 ;
  wire \genblk5[15].ups_tap_inst_n_8 ;
  wire \genblk5[15].ups_tap_inst_n_9 ;
  wire \genblk5[16].ups_tap_inst_n_0 ;
  wire \genblk5[16].ups_tap_inst_n_1 ;
  wire \genblk5[16].ups_tap_inst_n_10 ;
  wire \genblk5[16].ups_tap_inst_n_11 ;
  wire \genblk5[16].ups_tap_inst_n_12 ;
  wire \genblk5[16].ups_tap_inst_n_13 ;
  wire \genblk5[16].ups_tap_inst_n_2 ;
  wire \genblk5[16].ups_tap_inst_n_3 ;
  wire \genblk5[16].ups_tap_inst_n_4 ;
  wire \genblk5[16].ups_tap_inst_n_5 ;
  wire \genblk5[16].ups_tap_inst_n_6 ;
  wire \genblk5[16].ups_tap_inst_n_7 ;
  wire \genblk5[16].ups_tap_inst_n_8 ;
  wire \genblk5[16].ups_tap_inst_n_9 ;
  wire \genblk5[17].ups_tap_inst_n_0 ;
  wire \genblk5[17].ups_tap_inst_n_1 ;
  wire \genblk5[17].ups_tap_inst_n_10 ;
  wire \genblk5[17].ups_tap_inst_n_11 ;
  wire \genblk5[17].ups_tap_inst_n_12 ;
  wire \genblk5[17].ups_tap_inst_n_13 ;
  wire \genblk5[17].ups_tap_inst_n_2 ;
  wire \genblk5[17].ups_tap_inst_n_3 ;
  wire \genblk5[17].ups_tap_inst_n_4 ;
  wire \genblk5[17].ups_tap_inst_n_5 ;
  wire \genblk5[17].ups_tap_inst_n_6 ;
  wire \genblk5[17].ups_tap_inst_n_7 ;
  wire \genblk5[17].ups_tap_inst_n_8 ;
  wire \genblk5[17].ups_tap_inst_n_9 ;
  wire \genblk5[18].ups_tap_inst_n_0 ;
  wire \genblk5[18].ups_tap_inst_n_1 ;
  wire \genblk5[18].ups_tap_inst_n_10 ;
  wire \genblk5[18].ups_tap_inst_n_11 ;
  wire \genblk5[18].ups_tap_inst_n_12 ;
  wire \genblk5[18].ups_tap_inst_n_13 ;
  wire \genblk5[18].ups_tap_inst_n_2 ;
  wire \genblk5[18].ups_tap_inst_n_3 ;
  wire \genblk5[18].ups_tap_inst_n_4 ;
  wire \genblk5[18].ups_tap_inst_n_5 ;
  wire \genblk5[18].ups_tap_inst_n_6 ;
  wire \genblk5[18].ups_tap_inst_n_7 ;
  wire \genblk5[18].ups_tap_inst_n_8 ;
  wire \genblk5[18].ups_tap_inst_n_9 ;
  wire \genblk5[1].ups_tap_inst_n_0 ;
  wire \genblk5[1].ups_tap_inst_n_1 ;
  wire \genblk5[1].ups_tap_inst_n_10 ;
  wire \genblk5[1].ups_tap_inst_n_11 ;
  wire \genblk5[1].ups_tap_inst_n_12 ;
  wire \genblk5[1].ups_tap_inst_n_13 ;
  wire \genblk5[1].ups_tap_inst_n_2 ;
  wire \genblk5[1].ups_tap_inst_n_3 ;
  wire \genblk5[1].ups_tap_inst_n_4 ;
  wire \genblk5[1].ups_tap_inst_n_5 ;
  wire \genblk5[1].ups_tap_inst_n_6 ;
  wire \genblk5[1].ups_tap_inst_n_7 ;
  wire \genblk5[1].ups_tap_inst_n_8 ;
  wire \genblk5[1].ups_tap_inst_n_9 ;
  wire \genblk5[2].ups_tap_inst_n_0 ;
  wire \genblk5[2].ups_tap_inst_n_1 ;
  wire \genblk5[2].ups_tap_inst_n_10 ;
  wire \genblk5[2].ups_tap_inst_n_11 ;
  wire \genblk5[2].ups_tap_inst_n_12 ;
  wire \genblk5[2].ups_tap_inst_n_13 ;
  wire \genblk5[2].ups_tap_inst_n_2 ;
  wire \genblk5[2].ups_tap_inst_n_3 ;
  wire \genblk5[2].ups_tap_inst_n_4 ;
  wire \genblk5[2].ups_tap_inst_n_5 ;
  wire \genblk5[2].ups_tap_inst_n_6 ;
  wire \genblk5[2].ups_tap_inst_n_7 ;
  wire \genblk5[2].ups_tap_inst_n_8 ;
  wire \genblk5[2].ups_tap_inst_n_9 ;
  wire \genblk5[3].ups_tap_inst_n_0 ;
  wire \genblk5[3].ups_tap_inst_n_1 ;
  wire \genblk5[3].ups_tap_inst_n_10 ;
  wire \genblk5[3].ups_tap_inst_n_11 ;
  wire \genblk5[3].ups_tap_inst_n_12 ;
  wire \genblk5[3].ups_tap_inst_n_13 ;
  wire \genblk5[3].ups_tap_inst_n_2 ;
  wire \genblk5[3].ups_tap_inst_n_3 ;
  wire \genblk5[3].ups_tap_inst_n_4 ;
  wire \genblk5[3].ups_tap_inst_n_5 ;
  wire \genblk5[3].ups_tap_inst_n_6 ;
  wire \genblk5[3].ups_tap_inst_n_7 ;
  wire \genblk5[3].ups_tap_inst_n_8 ;
  wire \genblk5[3].ups_tap_inst_n_9 ;
  wire \genblk5[4].ups_tap_inst_n_0 ;
  wire \genblk5[4].ups_tap_inst_n_1 ;
  wire \genblk5[4].ups_tap_inst_n_10 ;
  wire \genblk5[4].ups_tap_inst_n_11 ;
  wire \genblk5[4].ups_tap_inst_n_12 ;
  wire \genblk5[4].ups_tap_inst_n_13 ;
  wire \genblk5[4].ups_tap_inst_n_2 ;
  wire \genblk5[4].ups_tap_inst_n_3 ;
  wire \genblk5[4].ups_tap_inst_n_4 ;
  wire \genblk5[4].ups_tap_inst_n_5 ;
  wire \genblk5[4].ups_tap_inst_n_6 ;
  wire \genblk5[4].ups_tap_inst_n_7 ;
  wire \genblk5[4].ups_tap_inst_n_8 ;
  wire \genblk5[4].ups_tap_inst_n_9 ;
  wire \genblk5[5].ups_tap_inst_n_0 ;
  wire \genblk5[5].ups_tap_inst_n_1 ;
  wire \genblk5[5].ups_tap_inst_n_10 ;
  wire \genblk5[5].ups_tap_inst_n_11 ;
  wire \genblk5[5].ups_tap_inst_n_12 ;
  wire \genblk5[5].ups_tap_inst_n_13 ;
  wire \genblk5[5].ups_tap_inst_n_2 ;
  wire \genblk5[5].ups_tap_inst_n_3 ;
  wire \genblk5[5].ups_tap_inst_n_4 ;
  wire \genblk5[5].ups_tap_inst_n_5 ;
  wire \genblk5[5].ups_tap_inst_n_6 ;
  wire \genblk5[5].ups_tap_inst_n_7 ;
  wire \genblk5[5].ups_tap_inst_n_8 ;
  wire \genblk5[5].ups_tap_inst_n_9 ;
  wire \genblk5[6].ups_tap_inst_n_0 ;
  wire \genblk5[6].ups_tap_inst_n_1 ;
  wire \genblk5[6].ups_tap_inst_n_10 ;
  wire \genblk5[6].ups_tap_inst_n_11 ;
  wire \genblk5[6].ups_tap_inst_n_12 ;
  wire \genblk5[6].ups_tap_inst_n_13 ;
  wire \genblk5[6].ups_tap_inst_n_2 ;
  wire \genblk5[6].ups_tap_inst_n_3 ;
  wire \genblk5[6].ups_tap_inst_n_4 ;
  wire \genblk5[6].ups_tap_inst_n_5 ;
  wire \genblk5[6].ups_tap_inst_n_6 ;
  wire \genblk5[6].ups_tap_inst_n_7 ;
  wire \genblk5[6].ups_tap_inst_n_8 ;
  wire \genblk5[6].ups_tap_inst_n_9 ;
  wire \genblk5[7].ups_tap_inst_n_0 ;
  wire \genblk5[7].ups_tap_inst_n_1 ;
  wire \genblk5[7].ups_tap_inst_n_10 ;
  wire \genblk5[7].ups_tap_inst_n_11 ;
  wire \genblk5[7].ups_tap_inst_n_12 ;
  wire \genblk5[7].ups_tap_inst_n_13 ;
  wire \genblk5[7].ups_tap_inst_n_2 ;
  wire \genblk5[7].ups_tap_inst_n_3 ;
  wire \genblk5[7].ups_tap_inst_n_4 ;
  wire \genblk5[7].ups_tap_inst_n_5 ;
  wire \genblk5[7].ups_tap_inst_n_6 ;
  wire \genblk5[7].ups_tap_inst_n_7 ;
  wire \genblk5[7].ups_tap_inst_n_8 ;
  wire \genblk5[7].ups_tap_inst_n_9 ;
  wire \genblk5[8].ups_tap_inst_n_0 ;
  wire \genblk5[8].ups_tap_inst_n_1 ;
  wire \genblk5[8].ups_tap_inst_n_10 ;
  wire \genblk5[8].ups_tap_inst_n_11 ;
  wire \genblk5[8].ups_tap_inst_n_12 ;
  wire \genblk5[8].ups_tap_inst_n_13 ;
  wire \genblk5[8].ups_tap_inst_n_2 ;
  wire \genblk5[8].ups_tap_inst_n_3 ;
  wire \genblk5[8].ups_tap_inst_n_4 ;
  wire \genblk5[8].ups_tap_inst_n_5 ;
  wire \genblk5[8].ups_tap_inst_n_6 ;
  wire \genblk5[8].ups_tap_inst_n_7 ;
  wire \genblk5[8].ups_tap_inst_n_8 ;
  wire \genblk5[8].ups_tap_inst_n_9 ;
  wire \genblk5[9].ups_tap_inst_n_0 ;
  wire \genblk5[9].ups_tap_inst_n_1 ;
  wire \genblk5[9].ups_tap_inst_n_10 ;
  wire \genblk5[9].ups_tap_inst_n_11 ;
  wire \genblk5[9].ups_tap_inst_n_12 ;
  wire \genblk5[9].ups_tap_inst_n_13 ;
  wire \genblk5[9].ups_tap_inst_n_2 ;
  wire \genblk5[9].ups_tap_inst_n_3 ;
  wire \genblk5[9].ups_tap_inst_n_4 ;
  wire \genblk5[9].ups_tap_inst_n_5 ;
  wire \genblk5[9].ups_tap_inst_n_6 ;
  wire \genblk5[9].ups_tap_inst_n_7 ;
  wire \genblk5[9].ups_tap_inst_n_8 ;
  wire \genblk5[9].ups_tap_inst_n_9 ;
  wire [13:0]in;
  wire [13:0]in__0;
  wire [6:0]in__1;
  wire [13:0]out__0;
  wire [13:0]p_0_in;
  wire p_237_out;
  wire p_239_out;
  wire p_241_out;
  wire p_243_out;
  wire p_245_out;
  wire p_247_out;
  wire p_249_out;
  wire p_251_out;
  wire p_253_out;
  wire p_255_out;
  wire p_257_out;
  wire p_259_out;
  wire p_261_out;
  wire p_263_out;
  wire p_265_out;
  wire p_267_out;
  wire p_269_out;
  wire p_271_out;
  wire p_273_out;
  wire p_275_out;
  wire p_277_out;
  wire p_279_out;
  wire p_281_out;
  wire p_283_out;
  wire p_285_out;
  wire p_287_out;
  wire p_289_out;
  wire p_291_out;
  wire p_293_out;
  wire p_295_out;
  wire p_297_out;
  wire p_299_out;
  wire p_301_out;
  wire p_303_out;
  wire p_305_out;
  wire p_307_out;
  wire p_309_out;
  wire p_311_out;
  wire p_313_out;
  wire p_315_out;
  wire p_317_out;
  wire p_319_out;
  wire p_321_out;
  wire p_323_out;
  wire p_325_out;
  wire p_327_out;
  wire p_329_out;
  wire p_331_out;
  wire p_333_out;
  wire p_335_out;
  wire p_337_out;
  wire p_339_out;
  wire p_341_out;
  wire p_343_out;
  wire p_345_out;
  wire p_347_out;
  wire p_349_out;
  wire p_351_out;
  wire p_353_out;
  wire p_355_out;
  wire p_357_out;
  wire p_359_out;
  wire p_361_out;
  wire p_363_out;
  wire p_365_out;
  wire p_367_out;
  wire p_369_out;
  wire p_371_out;
  wire p_373_out;
  wire p_375_out;
  wire p_377_out;
  wire p_379_out;
  wire p_381_out;
  wire p_383_out;
  wire p_385_out;
  wire p_387_out;
  wire p_389_out;
  wire p_391_out;
  wire p_393_out;
  wire p_395_out;
  wire p_397_out;
  wire p_399_out;
  wire p_401_out;
  wire p_403_out;
  wire p_405_out;
  wire p_407_out;
  wire p_409_out;
  wire p_411_out;
  wire p_413_out;
  wire p_415_out;
  wire p_417_out;
  wire p_419_out;
  wire p_421_out;
  wire p_423_out;
  wire p_425_out;
  wire p_427_out;
  wire p_429_out;
  wire p_431_out;
  wire p_433_out;
  wire p_434_out;
  wire reg_rden;
  wire s00_axi_aclk;
  wire [19:0]s00_axi_araddr;
  wire s00_axi_aresetn;
  wire s00_axi_arvalid;
  wire [19:0]s00_axi_awaddr;
  wire s00_axi_awvalid;
  wire s00_axi_bready;
  wire s00_axi_bvalid;
  wire [31:0]s00_axi_rdata;
  wire s00_axi_rready;
  wire s00_axi_rvalid;
  wire [31:0]s00_axi_wdata;
  wire s00_axi_wvalid;
  wire [13:0]\shift_reg[101]_2 ;
  wire [13:0]\shift_reg[101]__0 ;
  wire \ups_bram_en[0]_i_1_n_0 ;
  wire \ups_bram_en[10]_i_1_n_0 ;
  wire \ups_bram_en[11]_i_1_n_0 ;
  wire \ups_bram_en[12]_i_1_n_0 ;
  wire \ups_bram_en[13]_i_1_n_0 ;
  wire \ups_bram_en[14]_i_1_n_0 ;
  wire \ups_bram_en[14]_i_2_n_0 ;
  wire \ups_bram_en[15]_i_1_n_0 ;
  wire \ups_bram_en[15]_i_2_n_0 ;
  wire \ups_bram_en[16]_i_1_n_0 ;
  wire \ups_bram_en[17]_i_1_n_0 ;
  wire \ups_bram_en[17]_i_2_n_0 ;
  wire \ups_bram_en[18]_i_1_n_0 ;
  wire \ups_bram_en[19]_i_1_n_0 ;
  wire \ups_bram_en[19]_i_2_n_0 ;
  wire \ups_bram_en[19]_i_3_n_0 ;
  wire \ups_bram_en[1]_i_1_n_0 ;
  wire \ups_bram_en[2]_i_1_n_0 ;
  wire \ups_bram_en[3]_i_1_n_0 ;
  wire \ups_bram_en[4]_i_1_n_0 ;
  wire \ups_bram_en[5]_i_1_n_0 ;
  wire \ups_bram_en[6]_i_1_n_0 ;
  wire \ups_bram_en[7]_i_1_n_0 ;
  wire \ups_bram_en[8]_i_1_n_0 ;
  wire \ups_bram_en[9]_i_1_n_0 ;
  wire \ups_bram_en_reg_n_0_[0] ;
  wire \ups_bram_en_reg_n_0_[10] ;
  wire \ups_bram_en_reg_n_0_[11] ;
  wire \ups_bram_en_reg_n_0_[12] ;
  wire \ups_bram_en_reg_n_0_[13] ;
  wire \ups_bram_en_reg_n_0_[14] ;
  wire \ups_bram_en_reg_n_0_[15] ;
  wire \ups_bram_en_reg_n_0_[16] ;
  wire \ups_bram_en_reg_n_0_[17] ;
  wire \ups_bram_en_reg_n_0_[18] ;
  wire \ups_bram_en_reg_n_0_[19] ;
  wire \ups_bram_en_reg_n_0_[1] ;
  wire \ups_bram_en_reg_n_0_[2] ;
  wire \ups_bram_en_reg_n_0_[3] ;
  wire \ups_bram_en_reg_n_0_[4] ;
  wire \ups_bram_en_reg_n_0_[5] ;
  wire \ups_bram_en_reg_n_0_[6] ;
  wire \ups_bram_en_reg_n_0_[7] ;
  wire \ups_bram_en_reg_n_0_[8] ;
  wire \ups_bram_en_reg_n_0_[9] ;
  wire [6:0]\ups_coef_count_con[10]_189 ;
  wire [6:0]\ups_coef_count_con[11]_190 ;
  wire [6:0]\ups_coef_count_con[12]_191 ;
  wire [6:0]\ups_coef_count_con[13]_192 ;
  wire [6:0]\ups_coef_count_con[14]_193 ;
  wire [6:0]\ups_coef_count_con[15]_194 ;
  wire [6:0]\ups_coef_count_con[16]_195 ;
  wire [6:0]\ups_coef_count_con[17]_196 ;
  wire [6:0]\ups_coef_count_con[18]_197 ;
  wire [6:0]\ups_coef_count_con[19]_198 ;
  wire [6:0]\ups_coef_count_con[2]_181 ;
  wire [6:0]\ups_coef_count_con[3]_182 ;
  wire [6:0]\ups_coef_count_con[4]_183 ;
  wire [6:0]\ups_coef_count_con[5]_184 ;
  wire [6:0]\ups_coef_count_con[6]_185 ;
  wire [6:0]\ups_coef_count_con[7]_186 ;
  wire [6:0]\ups_coef_count_con[8]_187 ;
  wire [6:0]\ups_coef_count_con[9]_188 ;
  wire [24:0]\ups_coef_crr[0]_113 ;
  wire [24:0]\ups_coef_crr[10]_123 ;
  wire [24:0]\ups_coef_crr[11]_124 ;
  wire [24:0]\ups_coef_crr[12]_125 ;
  wire [24:0]\ups_coef_crr[13]_126 ;
  wire [24:0]\ups_coef_crr[14]_127 ;
  wire [24:0]\ups_coef_crr[15]_128 ;
  wire [24:0]\ups_coef_crr[16]_103 ;
  wire [24:0]\ups_coef_crr[17]_102 ;
  wire [24:0]\ups_coef_crr[18]_101 ;
  wire [24:0]\ups_coef_crr[19]_100 ;
  wire [24:0]\ups_coef_crr[1]_114 ;
  wire [24:0]\ups_coef_crr[2]_115 ;
  wire [24:0]\ups_coef_crr[3]_116 ;
  wire [24:0]\ups_coef_crr[4]_117 ;
  wire [24:0]\ups_coef_crr[5]_118 ;
  wire [24:0]\ups_coef_crr[6]_119 ;
  wire [24:0]\ups_coef_crr[7]_120 ;
  wire [24:0]\ups_coef_crr[8]_121 ;
  wire [24:0]\ups_coef_crr[9]_122 ;
  wire \ups_in[13]_i_2_n_0 ;
  wire ups_in__0;
  wire \ups_in_reg_n_0_[0] ;
  wire \ups_in_reg_n_0_[10] ;
  wire \ups_in_reg_n_0_[11] ;
  wire \ups_in_reg_n_0_[12] ;
  wire \ups_in_reg_n_0_[13] ;
  wire \ups_in_reg_n_0_[1] ;
  wire \ups_in_reg_n_0_[2] ;
  wire \ups_in_reg_n_0_[3] ;
  wire \ups_in_reg_n_0_[4] ;
  wire \ups_in_reg_n_0_[5] ;
  wire \ups_in_reg_n_0_[6] ;
  wire \ups_in_reg_n_0_[7] ;
  wire \ups_in_reg_n_0_[8] ;
  wire \ups_in_reg_n_0_[9] ;
  wire ups_sample_count_shift_n_0;
  wire ups_sample_count_shift_n_1;
  wire ups_sample_count_shift_n_2;
  wire ups_sample_count_shift_n_3;
  wire ups_sample_count_shift_n_4;
  wire ups_sample_count_shift_n_5;
  wire ups_sample_count_shift_n_6;
  wire [37:0]\ups_sum_con[10]_98 ;
  wire [37:0]\ups_sum_con[11]_99 ;
  wire [37:0]\ups_sum_con[12]_104 ;
  wire [37:0]\ups_sum_con[13]_105 ;
  wire [37:0]\ups_sum_con[14]_106 ;
  wire [37:0]\ups_sum_con[15]_107 ;
  wire [37:0]\ups_sum_con[16]_108 ;
  wire [37:0]\ups_sum_con[17]_109 ;
  wire [37:0]\ups_sum_con[18]_110 ;
  wire [37:0]\ups_sum_con[19]_111 ;
  wire [37:0]\ups_sum_con[1]_89 ;
  wire [37:0]\ups_sum_con[2]_90 ;
  wire [37:0]\ups_sum_con[3]_91 ;
  wire [37:0]\ups_sum_con[4]_92 ;
  wire [37:0]\ups_sum_con[5]_93 ;
  wire [37:0]\ups_sum_con[6]_94 ;
  wire [37:0]\ups_sum_con[7]_95 ;
  wire [37:0]\ups_sum_con[8]_96 ;
  wire [37:0]\ups_sum_con[9]_97 ;

  LUT6 #(
    .INIT(64'hF0FFFFFF88888888)) 
    aw_en_i_1
       (.I0(s00_axi_bready),
        .I1(s00_axi_bvalid),
        .I2(S_AXI_AWREADY),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_wvalid),
        .I5(aw_en_reg_n_0),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(axi_awready_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_araddr[19]_i_1 
       (.I0(s00_axi_arvalid),
        .I1(S_AXI_ARREADY),
        .O(\axi_araddr[19]_i_1_n_0 ));
  (* ORIG_CELL_NAME = "axi_araddr_reg[0]" *) 
  FDRE \axi_araddr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[0]),
        .Q(axi_araddr[0]),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[0]" *) 
  FDRE \axi_araddr_reg[0]_rep 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[0]),
        .Q(\axi_araddr_reg[0]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[0]" *) 
  FDRE \axi_araddr_reg[0]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[0]),
        .Q(\axi_araddr_reg[0]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[10]),
        .Q(axi_araddr__0[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[11]),
        .Q(axi_araddr__0[11]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[12]),
        .Q(axi_araddr__0[12]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[13]),
        .Q(axi_araddr__0[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[14]),
        .Q(axi_araddr__0[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[15]),
        .Q(axi_araddr__0[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[16] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[16]),
        .Q(axi_araddr__0[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[17] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[17]),
        .Q(axi_araddr__0[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[18] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[18]),
        .Q(axi_araddr__0[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[19] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[19]),
        .Q(axi_araddr__0[19]),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[1]" *) 
  FDRE \axi_araddr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[1]),
        .Q(axi_araddr[1]),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[1]" *) 
  FDRE \axi_araddr_reg[1]_rep 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[1]),
        .Q(\axi_araddr_reg[1]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[1]" *) 
  FDRE \axi_araddr_reg[1]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[1]),
        .Q(\axi_araddr_reg[1]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[2]),
        .Q(axi_araddr[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[3]),
        .Q(axi_araddr[3]),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[4]),
        .Q(axi_araddr[4]),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[4]),
        .Q(\axi_araddr_reg[4]_rep_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep__0 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[4]),
        .Q(\axi_araddr_reg[4]_rep__0_n_0 ),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep__1 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[4]),
        .Q(\axi_araddr_reg[4]_rep__1_n_0 ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[5]),
        .Q(axi_araddr[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[6]),
        .Q(axi_araddr[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[7]),
        .Q(axi_araddr[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[8]),
        .Q(axi_araddr__0[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_araddr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(\axi_araddr[19]_i_1_n_0 ),
        .D(s00_axi_araddr[9]),
        .Q(axi_araddr__0[9]),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h20)) 
    axi_arready_i_1
       (.I0(s00_axi_aresetn),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_arvalid),
        .O(axi_arready_i_1_n_0));
  FDRE axi_arready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_arready_i_1_n_0),
        .Q(S_AXI_ARREADY),
        .R(1'b0));
  FDRE \axi_awaddr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[0]),
        .Q(\axi_awaddr_reg_n_0_[0] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[10]),
        .Q(axi_dsp_addr[1]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[11]),
        .Q(axi_dsp_addr[2]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[12]),
        .Q(axi_dsp_addr[3]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[13]),
        .Q(axi_dsp_addr[4]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[14]),
        .Q(axi_dsp_addr[5]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[15]),
        .Q(axi_dsp_addr[6]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[16] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[16]),
        .Q(axi_dsp_addr[7]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[17] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[17]),
        .Q(axi_dsp_addr[8]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[18] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[18]),
        .Q(axi_dsp_addr[9]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[19] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[19]),
        .Q(axi_dsp_addr[10]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[1]),
        .Q(\axi_awaddr_reg_n_0_[1] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[2]),
        .Q(\axi_awaddr_reg_n_0_[2] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[3]),
        .Q(\axi_awaddr_reg_n_0_[3] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[4]),
        .Q(\axi_awaddr_reg_n_0_[4] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[5]),
        .Q(\axi_awaddr_reg_n_0_[5] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[6]),
        .Q(\axi_awaddr_reg_n_0_[6] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[7]),
        .Q(\axi_awaddr_reg_n_0_[7] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[8]),
        .Q(\axi_awaddr_reg_n_0_[8] ),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_awaddr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(axi_awready0),
        .D(s00_axi_awaddr[9]),
        .Q(axi_dsp_addr[0]),
        .R(axi_awready_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(s00_axi_aresetn),
        .O(axi_awready_i_1_n_0));
  LUT4 #(
    .INIT(16'h4000)) 
    axi_awready_i_2
       (.I0(S_AXI_AWREADY),
        .I1(s00_axi_awvalid),
        .I2(s00_axi_wvalid),
        .I3(aw_en_reg_n_0),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(S_AXI_AWREADY),
        .R(axi_awready_i_1_n_0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[0]" *) 
  FDRE \axi_bram_addr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[0] ),
        .Q(axi_bram_addr[0]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[0]" *) 
  FDRE \axi_bram_addr_reg[0]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[0] ),
        .Q(\axi_bram_addr_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[0]" *) 
  FDRE \axi_bram_addr_reg[0]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[0] ),
        .Q(\axi_bram_addr_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[0]" *) 
  FDRE \axi_bram_addr_reg[0]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[0] ),
        .Q(\axi_bram_addr_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[1]" *) 
  FDRE \axi_bram_addr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[1] ),
        .Q(axi_bram_addr[1]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[1]" *) 
  FDRE \axi_bram_addr_reg[1]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[1] ),
        .Q(\axi_bram_addr_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[1]" *) 
  FDRE \axi_bram_addr_reg[1]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[1] ),
        .Q(\axi_bram_addr_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[1]" *) 
  FDRE \axi_bram_addr_reg[1]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[1] ),
        .Q(\axi_bram_addr_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[2]" *) 
  FDRE \axi_bram_addr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[2] ),
        .Q(axi_bram_addr[2]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[2]" *) 
  FDRE \axi_bram_addr_reg[2]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[2] ),
        .Q(\axi_bram_addr_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[2]" *) 
  FDRE \axi_bram_addr_reg[2]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[2] ),
        .Q(\axi_bram_addr_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[2]" *) 
  FDRE \axi_bram_addr_reg[2]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[2] ),
        .Q(\axi_bram_addr_reg[2]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[3]" *) 
  FDRE \axi_bram_addr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[3] ),
        .Q(axi_bram_addr[3]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[3]" *) 
  FDRE \axi_bram_addr_reg[3]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[3] ),
        .Q(\axi_bram_addr_reg[3]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[3]" *) 
  FDRE \axi_bram_addr_reg[3]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[3] ),
        .Q(\axi_bram_addr_reg[3]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[3]" *) 
  FDRE \axi_bram_addr_reg[3]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[3] ),
        .Q(\axi_bram_addr_reg[3]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[4]" *) 
  FDRE \axi_bram_addr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[4] ),
        .Q(axi_bram_addr[4]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[4]" *) 
  FDRE \axi_bram_addr_reg[4]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[4] ),
        .Q(\axi_bram_addr_reg[4]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[4]" *) 
  FDRE \axi_bram_addr_reg[4]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[4] ),
        .Q(\axi_bram_addr_reg[4]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[4]" *) 
  FDRE \axi_bram_addr_reg[4]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[4] ),
        .Q(\axi_bram_addr_reg[4]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[5]" *) 
  FDRE \axi_bram_addr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[5] ),
        .Q(axi_bram_addr[5]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[5]" *) 
  FDRE \axi_bram_addr_reg[5]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[5] ),
        .Q(\axi_bram_addr_reg[5]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[5]" *) 
  FDRE \axi_bram_addr_reg[5]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[5] ),
        .Q(\axi_bram_addr_reg[5]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[5]" *) 
  FDRE \axi_bram_addr_reg[5]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[5] ),
        .Q(\axi_bram_addr_reg[5]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[6]" *) 
  FDRE \axi_bram_addr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[6] ),
        .Q(axi_bram_addr[6]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[6]" *) 
  FDRE \axi_bram_addr_reg[6]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[6] ),
        .Q(\axi_bram_addr_reg[6]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[6]" *) 
  FDRE \axi_bram_addr_reg[6]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[6] ),
        .Q(\axi_bram_addr_reg[6]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[6]" *) 
  FDRE \axi_bram_addr_reg[6]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[6] ),
        .Q(\axi_bram_addr_reg[6]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[7]" *) 
  FDRE \axi_bram_addr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[7] ),
        .Q(axi_bram_addr[7]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[7]" *) 
  FDRE \axi_bram_addr_reg[7]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[7] ),
        .Q(\axi_bram_addr_reg[7]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[7]" *) 
  FDRE \axi_bram_addr_reg[7]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[7] ),
        .Q(\axi_bram_addr_reg[7]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[7]" *) 
  FDRE \axi_bram_addr_reg[7]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[7] ),
        .Q(\axi_bram_addr_reg[7]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[8]" *) 
  FDRE \axi_bram_addr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[8] ),
        .Q(axi_bram_addr[8]),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[8]" *) 
  FDRE \axi_bram_addr_reg[8]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[8] ),
        .Q(\axi_bram_addr_reg[8]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[8]" *) 
  FDRE \axi_bram_addr_reg[8]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[8] ),
        .Q(\axi_bram_addr_reg[8]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "axi_bram_addr_reg[8]" *) 
  FDRE \axi_bram_addr_reg[8]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\axi_awaddr_reg_n_0_[8] ),
        .Q(\axi_bram_addr_reg[8]_rep__1_n_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7444444444444444)) 
    axi_bvalid_i_1
       (.I0(s00_axi_bready),
        .I1(s00_axi_bvalid),
        .I2(s00_axi_wvalid),
        .I3(s00_axi_awvalid),
        .I4(S_AXI_WREADY),
        .I5(S_AXI_AWREADY),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(s00_axi_bvalid),
        .R(axi_awready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata_reg[0]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8000000B80000)) 
    \axi_rdata[0]_i_14 
       (.I0(\fir_coef_crrnr_reg_n_0_[0] ),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(axi_leds[0]),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[0]_i_28_n_0 ),
        .O(\axi_rdata[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[0]_i_19 
       (.I0(\dbg_fir_coefs_reg[96]__0 [0]),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\dbg_fir_coefs_reg[97]__0 [0]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[0]_i_28 
       (.I0(dbg_axi_write_data[0]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I4(dbg_axi_write_address[0]),
        .O(\axi_rdata[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_29 
       (.I0(\dbg_fir_coefs_reg[81]__0 [0]),
        .I1(\dbg_fir_coefs_reg[80]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[64]__0 [0]),
        .O(\axi_rdata[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_3 
       (.I0(\axi_rdata[0]_i_5_n_0 ),
        .I1(\axi_rdata[0]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[0]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[0]_i_8_n_0 ),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_30 
       (.I0(\dbg_fir_coefs_reg[83]__0 [0]),
        .I1(\dbg_fir_coefs_reg[82]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[66]__0 [0]),
        .O(\axi_rdata[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_31 
       (.I0(\dbg_fir_coefs_reg[85]__0 [0]),
        .I1(\dbg_fir_coefs_reg[84]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[68]__0 [0]),
        .O(\axi_rdata[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_32 
       (.I0(\dbg_fir_coefs_reg[87]__0 [0]),
        .I1(\dbg_fir_coefs_reg[86]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[70]__0 [0]),
        .O(\axi_rdata[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_33 
       (.I0(\dbg_fir_coefs_reg[49]__0 [0]),
        .I1(\dbg_fir_coefs_reg[48]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[32]__0 [0]),
        .O(\axi_rdata[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_34 
       (.I0(\dbg_fir_coefs_reg[51]__0 [0]),
        .I1(\dbg_fir_coefs_reg[50]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[34]__0 [0]),
        .O(\axi_rdata[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_35 
       (.I0(\dbg_fir_coefs_reg[53]__0 [0]),
        .I1(\dbg_fir_coefs_reg[52]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[36]__0 [0]),
        .O(\axi_rdata[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_36 
       (.I0(\dbg_fir_coefs_reg[55]__0 [0]),
        .I1(\dbg_fir_coefs_reg[54]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[38]__0 [0]),
        .O(\axi_rdata[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_37 
       (.I0(\dbg_fir_coefs_reg[89]__0 [0]),
        .I1(\dbg_fir_coefs_reg[88]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[72]__0 [0]),
        .O(\axi_rdata[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_38 
       (.I0(\dbg_fir_coefs_reg[91]__0 [0]),
        .I1(\dbg_fir_coefs_reg[90]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[74]__0 [0]),
        .O(\axi_rdata[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_39 
       (.I0(\dbg_fir_coefs_reg[93]__0 [0]),
        .I1(\dbg_fir_coefs_reg[92]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[76]__0 [0]),
        .O(\axi_rdata[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[0]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[0]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_40 
       (.I0(\dbg_fir_coefs_reg[95]__0 [0]),
        .I1(\dbg_fir_coefs_reg[94]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[78]__0 [0]),
        .O(\axi_rdata[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_41 
       (.I0(\dbg_fir_coefs_reg[57]__0 [0]),
        .I1(\dbg_fir_coefs_reg[56]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[40]__0 [0]),
        .O(\axi_rdata[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_42 
       (.I0(\dbg_fir_coefs_reg[59]__0 [0]),
        .I1(\dbg_fir_coefs_reg[58]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[42]__0 [0]),
        .O(\axi_rdata[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_43 
       (.I0(\dbg_fir_coefs_reg[61]__0 [0]),
        .I1(\dbg_fir_coefs_reg[60]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[44]__0 [0]),
        .O(\axi_rdata[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_44 
       (.I0(\dbg_fir_coefs_reg[63]__0 [0]),
        .I1(\dbg_fir_coefs_reg[62]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[46]__0 [0]),
        .O(\axi_rdata[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_45 
       (.I0(\dbg_fir_coefs_reg[25]__0 [0]),
        .I1(\dbg_fir_coefs_reg[24]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[8]__0 [0]),
        .O(\axi_rdata[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_46 
       (.I0(\dbg_fir_coefs_reg[27]__0 [0]),
        .I1(\dbg_fir_coefs_reg[26]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[10]__0 [0]),
        .O(\axi_rdata[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_47 
       (.I0(\dbg_fir_coefs_reg[29]__0 [0]),
        .I1(\dbg_fir_coefs_reg[28]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[12]__0 [0]),
        .O(\axi_rdata[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_48 
       (.I0(\dbg_fir_coefs_reg[31]__0 [0]),
        .I1(\dbg_fir_coefs_reg[30]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[14]__0 [0]),
        .O(\axi_rdata[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_49 
       (.I0(\dbg_fir_coefs_reg[17]__0 [0]),
        .I1(\dbg_fir_coefs_reg[16]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[0]__0 [0]),
        .O(\axi_rdata[0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_5 
       (.I0(\axi_rdata_reg[0]_i_10_n_0 ),
        .I1(\axi_rdata_reg[0]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[0]_i_12_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[1]_i_13_n_0 ),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_50 
       (.I0(\dbg_fir_coefs_reg[19]__0 [0]),
        .I1(\dbg_fir_coefs_reg[18]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[2]__0 [0]),
        .O(\axi_rdata[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_51 
       (.I0(\dbg_fir_coefs_reg[21]__0 [0]),
        .I1(\dbg_fir_coefs_reg[20]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[4]__0 [0]),
        .O(\axi_rdata[0]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_52 
       (.I0(\dbg_fir_coefs_reg[23]__0 [0]),
        .I1(\dbg_fir_coefs_reg[22]__0 [0]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [0]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[6]__0 [0]),
        .O(\axi_rdata[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0CFA0CFA0C0)) 
    \axi_rdata[0]_i_6 
       (.I0(\axi_rdata_reg[0]_i_13_n_0 ),
        .I1(\axi_rdata[0]_i_14_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[0]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [0]),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\dbg_fir_coefs_reg[99]__0 [0]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[0]_i_19_n_0 ),
        .O(\axi_rdata[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata_reg[10]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800FF00B800FF)) 
    \axi_rdata[10]_i_14 
       (.I0(\fir_coef_crrnr_reg_n_0_[10] ),
        .I1(axi_araddr[0]),
        .I2(\axi_switches_reg_n_0_[10] ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[10]_i_28_n_0 ),
        .O(\axi_rdata[10]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[10]_i_19 
       (.I0(\dbg_fir_coefs_reg[96]__0 [10]),
        .I1(axi_araddr[0]),
        .I2(\dbg_fir_coefs_reg[97]__0 [10]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[10]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[10]_i_28 
       (.I0(dbg_axi_write_data[10]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(axi_araddr[0]),
        .I4(dbg_axi_write_address[10]),
        .O(\axi_rdata[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_29 
       (.I0(\dbg_fir_coefs_reg[81]__0 [10]),
        .I1(\dbg_fir_coefs_reg[80]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[64]__0 [10]),
        .O(\axi_rdata[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_3 
       (.I0(\axi_rdata[10]_i_5_n_0 ),
        .I1(\axi_rdata[10]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[10]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[10]_i_8_n_0 ),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_30 
       (.I0(\dbg_fir_coefs_reg[83]__0 [10]),
        .I1(\dbg_fir_coefs_reg[82]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[66]__0 [10]),
        .O(\axi_rdata[10]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_31 
       (.I0(\dbg_fir_coefs_reg[85]__0 [10]),
        .I1(\dbg_fir_coefs_reg[84]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[68]__0 [10]),
        .O(\axi_rdata[10]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_32 
       (.I0(\dbg_fir_coefs_reg[87]__0 [10]),
        .I1(\dbg_fir_coefs_reg[86]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[70]__0 [10]),
        .O(\axi_rdata[10]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_33 
       (.I0(\dbg_fir_coefs_reg[49]__0 [10]),
        .I1(\dbg_fir_coefs_reg[48]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[32]__0 [10]),
        .O(\axi_rdata[10]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_34 
       (.I0(\dbg_fir_coefs_reg[51]__0 [10]),
        .I1(\dbg_fir_coefs_reg[50]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[34]__0 [10]),
        .O(\axi_rdata[10]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_35 
       (.I0(\dbg_fir_coefs_reg[53]__0 [10]),
        .I1(\dbg_fir_coefs_reg[52]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[36]__0 [10]),
        .O(\axi_rdata[10]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_36 
       (.I0(\dbg_fir_coefs_reg[55]__0 [10]),
        .I1(\dbg_fir_coefs_reg[54]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[38]__0 [10]),
        .O(\axi_rdata[10]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_37 
       (.I0(\dbg_fir_coefs_reg[89]__0 [10]),
        .I1(\dbg_fir_coefs_reg[88]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[72]__0 [10]),
        .O(\axi_rdata[10]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_38 
       (.I0(\dbg_fir_coefs_reg[91]__0 [10]),
        .I1(\dbg_fir_coefs_reg[90]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[74]__0 [10]),
        .O(\axi_rdata[10]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_39 
       (.I0(\dbg_fir_coefs_reg[93]__0 [10]),
        .I1(\dbg_fir_coefs_reg[92]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[76]__0 [10]),
        .O(\axi_rdata[10]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[10]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[10]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_40 
       (.I0(\dbg_fir_coefs_reg[95]__0 [10]),
        .I1(\dbg_fir_coefs_reg[94]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[78]__0 [10]),
        .O(\axi_rdata[10]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_41 
       (.I0(\dbg_fir_coefs_reg[57]__0 [10]),
        .I1(\dbg_fir_coefs_reg[56]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[40]__0 [10]),
        .O(\axi_rdata[10]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_42 
       (.I0(\dbg_fir_coefs_reg[59]__0 [10]),
        .I1(\dbg_fir_coefs_reg[58]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[42]__0 [10]),
        .O(\axi_rdata[10]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_43 
       (.I0(\dbg_fir_coefs_reg[61]__0 [10]),
        .I1(\dbg_fir_coefs_reg[60]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[44]__0 [10]),
        .O(\axi_rdata[10]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_44 
       (.I0(\dbg_fir_coefs_reg[63]__0 [10]),
        .I1(\dbg_fir_coefs_reg[62]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[46]__0 [10]),
        .O(\axi_rdata[10]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_45 
       (.I0(\dbg_fir_coefs_reg[25]__0 [10]),
        .I1(\dbg_fir_coefs_reg[24]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[8]__0 [10]),
        .O(\axi_rdata[10]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_46 
       (.I0(\dbg_fir_coefs_reg[27]__0 [10]),
        .I1(\dbg_fir_coefs_reg[26]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[10]__0 [10]),
        .O(\axi_rdata[10]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_47 
       (.I0(\dbg_fir_coefs_reg[29]__0 [10]),
        .I1(\dbg_fir_coefs_reg[28]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[12]__0 [10]),
        .O(\axi_rdata[10]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_48 
       (.I0(\dbg_fir_coefs_reg[31]__0 [10]),
        .I1(\dbg_fir_coefs_reg[30]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[14]__0 [10]),
        .O(\axi_rdata[10]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_49 
       (.I0(\dbg_fir_coefs_reg[17]__0 [10]),
        .I1(\dbg_fir_coefs_reg[16]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[0]__0 [10]),
        .O(\axi_rdata[10]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[10]_i_5 
       (.I0(\axi_rdata_reg[10]_i_10_n_0 ),
        .I1(\axi_rdata_reg[10]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(axi_araddr[5]),
        .I4(\axi_rdata_reg[10]_i_12_n_0 ),
        .O(\axi_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_50 
       (.I0(\dbg_fir_coefs_reg[19]__0 [10]),
        .I1(\dbg_fir_coefs_reg[18]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[2]__0 [10]),
        .O(\axi_rdata[10]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_51 
       (.I0(\dbg_fir_coefs_reg[21]__0 [10]),
        .I1(\dbg_fir_coefs_reg[20]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[4]__0 [10]),
        .O(\axi_rdata[10]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_52 
       (.I0(\dbg_fir_coefs_reg[23]__0 [10]),
        .I1(\dbg_fir_coefs_reg[22]__0 [10]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [10]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[6]__0 [10]),
        .O(\axi_rdata[10]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0A0CFAFC0)) 
    \axi_rdata[10]_i_6 
       (.I0(\axi_rdata_reg[10]_i_13_n_0 ),
        .I1(\axi_rdata[10]_i_14_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(axi_araddr[0]),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[10]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [10]),
        .I1(axi_araddr[0]),
        .I2(\dbg_fir_coefs_reg[99]__0 [10]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[10]_i_19_n_0 ),
        .O(\axi_rdata[10]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata_reg[11]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4005500E40055)) 
    \axi_rdata[11]_i_14 
       (.I0(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I1(\axi_switches_reg_n_0_[11] ),
        .I2(\fir_coef_crrnr_reg_n_0_[11] ),
        .I3(\axi_araddr_reg[1]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[11]_i_28_n_0 ),
        .O(\axi_rdata[11]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[11]_i_19 
       (.I0(\dbg_fir_coefs_reg[96]__0 [11]),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\dbg_fir_coefs_reg[97]__0 [11]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[11]_i_28 
       (.I0(dbg_axi_write_data[11]),
        .I1(\axi_araddr_reg[1]_rep_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I4(dbg_axi_write_address[11]),
        .O(\axi_rdata[11]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_29 
       (.I0(\dbg_fir_coefs_reg[81]__0 [11]),
        .I1(\dbg_fir_coefs_reg[80]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[64]__0 [11]),
        .O(\axi_rdata[11]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_3 
       (.I0(\axi_rdata[11]_i_5_n_0 ),
        .I1(\axi_rdata[11]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[11]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[11]_i_8_n_0 ),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_30 
       (.I0(\dbg_fir_coefs_reg[83]__0 [11]),
        .I1(\dbg_fir_coefs_reg[82]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[66]__0 [11]),
        .O(\axi_rdata[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_31 
       (.I0(\dbg_fir_coefs_reg[85]__0 [11]),
        .I1(\dbg_fir_coefs_reg[84]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[68]__0 [11]),
        .O(\axi_rdata[11]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_32 
       (.I0(\dbg_fir_coefs_reg[87]__0 [11]),
        .I1(\dbg_fir_coefs_reg[86]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[70]__0 [11]),
        .O(\axi_rdata[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_33 
       (.I0(\dbg_fir_coefs_reg[49]__0 [11]),
        .I1(\dbg_fir_coefs_reg[48]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[32]__0 [11]),
        .O(\axi_rdata[11]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_34 
       (.I0(\dbg_fir_coefs_reg[51]__0 [11]),
        .I1(\dbg_fir_coefs_reg[50]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[34]__0 [11]),
        .O(\axi_rdata[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_35 
       (.I0(\dbg_fir_coefs_reg[53]__0 [11]),
        .I1(\dbg_fir_coefs_reg[52]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[36]__0 [11]),
        .O(\axi_rdata[11]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_36 
       (.I0(\dbg_fir_coefs_reg[55]__0 [11]),
        .I1(\dbg_fir_coefs_reg[54]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[38]__0 [11]),
        .O(\axi_rdata[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_37 
       (.I0(\dbg_fir_coefs_reg[89]__0 [11]),
        .I1(\dbg_fir_coefs_reg[88]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[72]__0 [11]),
        .O(\axi_rdata[11]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_38 
       (.I0(\dbg_fir_coefs_reg[91]__0 [11]),
        .I1(\dbg_fir_coefs_reg[90]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[74]__0 [11]),
        .O(\axi_rdata[11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_39 
       (.I0(\dbg_fir_coefs_reg[93]__0 [11]),
        .I1(\dbg_fir_coefs_reg[92]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[76]__0 [11]),
        .O(\axi_rdata[11]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[11]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[11]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_40 
       (.I0(\dbg_fir_coefs_reg[95]__0 [11]),
        .I1(\dbg_fir_coefs_reg[94]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[78]__0 [11]),
        .O(\axi_rdata[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_41 
       (.I0(\dbg_fir_coefs_reg[57]__0 [11]),
        .I1(\dbg_fir_coefs_reg[56]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[40]__0 [11]),
        .O(\axi_rdata[11]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_42 
       (.I0(\dbg_fir_coefs_reg[59]__0 [11]),
        .I1(\dbg_fir_coefs_reg[58]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[42]__0 [11]),
        .O(\axi_rdata[11]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_43 
       (.I0(\dbg_fir_coefs_reg[61]__0 [11]),
        .I1(\dbg_fir_coefs_reg[60]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[44]__0 [11]),
        .O(\axi_rdata[11]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_44 
       (.I0(\dbg_fir_coefs_reg[63]__0 [11]),
        .I1(\dbg_fir_coefs_reg[62]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[46]__0 [11]),
        .O(\axi_rdata[11]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_45 
       (.I0(\dbg_fir_coefs_reg[25]__0 [11]),
        .I1(\dbg_fir_coefs_reg[24]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[8]__0 [11]),
        .O(\axi_rdata[11]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_46 
       (.I0(\dbg_fir_coefs_reg[27]__0 [11]),
        .I1(\dbg_fir_coefs_reg[26]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[10]__0 [11]),
        .O(\axi_rdata[11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_47 
       (.I0(\dbg_fir_coefs_reg[29]__0 [11]),
        .I1(\dbg_fir_coefs_reg[28]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[12]__0 [11]),
        .O(\axi_rdata[11]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_48 
       (.I0(\dbg_fir_coefs_reg[31]__0 [11]),
        .I1(\dbg_fir_coefs_reg[30]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[14]__0 [11]),
        .O(\axi_rdata[11]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_49 
       (.I0(\dbg_fir_coefs_reg[17]__0 [11]),
        .I1(\dbg_fir_coefs_reg[16]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[0]__0 [11]),
        .O(\axi_rdata[11]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[11]_i_5 
       (.I0(\axi_rdata_reg[11]_i_10_n_0 ),
        .I1(\axi_rdata_reg[11]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(axi_araddr[5]),
        .I4(\axi_rdata_reg[11]_i_12_n_0 ),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_50 
       (.I0(\dbg_fir_coefs_reg[19]__0 [11]),
        .I1(\dbg_fir_coefs_reg[18]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[2]__0 [11]),
        .O(\axi_rdata[11]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_51 
       (.I0(\dbg_fir_coefs_reg[21]__0 [11]),
        .I1(\dbg_fir_coefs_reg[20]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[4]__0 [11]),
        .O(\axi_rdata[11]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_52 
       (.I0(\dbg_fir_coefs_reg[23]__0 [11]),
        .I1(\dbg_fir_coefs_reg[22]__0 [11]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [11]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[6]__0 [11]),
        .O(\axi_rdata[11]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0AAC0AAC0AACF)) 
    \axi_rdata[11]_i_6 
       (.I0(\axi_rdata_reg[11]_i_13_n_0 ),
        .I1(\axi_rdata[11]_i_14_n_0 ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[5]),
        .I4(\axi_araddr_reg[1]_rep_n_0 ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[11]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [11]),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\dbg_fir_coefs_reg[99]__0 [11]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_araddr_reg[1]_rep_n_0 ),
        .I5(\axi_rdata[11]_i_19_n_0 ),
        .O(\axi_rdata[11]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata_reg[12]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[12]_i_10 
       (.I0(\dbg_fir_coefs_reg[98]__0 [12]),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\dbg_fir_coefs_reg[99]__0 [12]),
        .I3(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I4(\axi_araddr_reg[1]_rep_n_0 ),
        .I5(\axi_rdata[12]_i_21_n_0 ),
        .O(\axi_rdata[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8000000B80000)) 
    \axi_rdata[12]_i_14 
       (.I0(\fir_coef_crrnr_reg_n_0_[12] ),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\axi_switches_reg_n_0_[12] ),
        .I3(\axi_araddr_reg[1]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I5(\axi_rdata[12]_i_28_n_0 ),
        .O(\axi_rdata[12]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[12]_i_21 
       (.I0(\dbg_fir_coefs_reg[96]__0 [12]),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\dbg_fir_coefs_reg[97]__0 [12]),
        .I3(\axi_araddr_reg[4]_rep__1_n_0 ),
        .O(\axi_rdata[12]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[12]_i_28 
       (.I0(dbg_axi_write_data[12]),
        .I1(\axi_araddr_reg[1]_rep_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I4(dbg_axi_write_address[12]),
        .O(\axi_rdata[12]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_29 
       (.I0(\dbg_fir_coefs_reg[17]__0 [12]),
        .I1(\dbg_fir_coefs_reg[16]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[0]__0 [12]),
        .O(\axi_rdata[12]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_3 
       (.I0(\axi_rdata[12]_i_5_n_0 ),
        .I1(\axi_rdata[12]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[12]_i_8_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[12]_i_9_n_0 ),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_30 
       (.I0(\dbg_fir_coefs_reg[19]__0 [12]),
        .I1(\dbg_fir_coefs_reg[18]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[2]__0 [12]),
        .O(\axi_rdata[12]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_31 
       (.I0(\dbg_fir_coefs_reg[21]__0 [12]),
        .I1(\dbg_fir_coefs_reg[20]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[4]__0 [12]),
        .O(\axi_rdata[12]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_32 
       (.I0(\dbg_fir_coefs_reg[23]__0 [12]),
        .I1(\dbg_fir_coefs_reg[22]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[6]__0 [12]),
        .O(\axi_rdata[12]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_33 
       (.I0(\dbg_fir_coefs_reg[81]__0 [12]),
        .I1(\dbg_fir_coefs_reg[80]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[64]__0 [12]),
        .O(\axi_rdata[12]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_34 
       (.I0(\dbg_fir_coefs_reg[83]__0 [12]),
        .I1(\dbg_fir_coefs_reg[82]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[66]__0 [12]),
        .O(\axi_rdata[12]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_35 
       (.I0(\dbg_fir_coefs_reg[85]__0 [12]),
        .I1(\dbg_fir_coefs_reg[84]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[68]__0 [12]),
        .O(\axi_rdata[12]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_36 
       (.I0(\dbg_fir_coefs_reg[87]__0 [12]),
        .I1(\dbg_fir_coefs_reg[86]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[70]__0 [12]),
        .O(\axi_rdata[12]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_37 
       (.I0(\dbg_fir_coefs_reg[49]__0 [12]),
        .I1(\dbg_fir_coefs_reg[48]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[32]__0 [12]),
        .O(\axi_rdata[12]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_38 
       (.I0(\dbg_fir_coefs_reg[51]__0 [12]),
        .I1(\dbg_fir_coefs_reg[50]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[34]__0 [12]),
        .O(\axi_rdata[12]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_39 
       (.I0(\dbg_fir_coefs_reg[53]__0 [12]),
        .I1(\dbg_fir_coefs_reg[52]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[36]__0 [12]),
        .O(\axi_rdata[12]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[12]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[12]_i_10_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_40 
       (.I0(\dbg_fir_coefs_reg[55]__0 [12]),
        .I1(\dbg_fir_coefs_reg[54]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[38]__0 [12]),
        .O(\axi_rdata[12]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_41 
       (.I0(\dbg_fir_coefs_reg[89]__0 [12]),
        .I1(\dbg_fir_coefs_reg[88]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[72]__0 [12]),
        .O(\axi_rdata[12]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_42 
       (.I0(\dbg_fir_coefs_reg[91]__0 [12]),
        .I1(\dbg_fir_coefs_reg[90]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[74]__0 [12]),
        .O(\axi_rdata[12]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_43 
       (.I0(\dbg_fir_coefs_reg[93]__0 [12]),
        .I1(\dbg_fir_coefs_reg[92]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[76]__0 [12]),
        .O(\axi_rdata[12]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_44 
       (.I0(\dbg_fir_coefs_reg[95]__0 [12]),
        .I1(\dbg_fir_coefs_reg[94]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[78]__0 [12]),
        .O(\axi_rdata[12]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_45 
       (.I0(\dbg_fir_coefs_reg[57]__0 [12]),
        .I1(\dbg_fir_coefs_reg[56]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[40]__0 [12]),
        .O(\axi_rdata[12]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_46 
       (.I0(\dbg_fir_coefs_reg[59]__0 [12]),
        .I1(\dbg_fir_coefs_reg[58]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[42]__0 [12]),
        .O(\axi_rdata[12]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_47 
       (.I0(\dbg_fir_coefs_reg[61]__0 [12]),
        .I1(\dbg_fir_coefs_reg[60]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[44]__0 [12]),
        .O(\axi_rdata[12]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_48 
       (.I0(\dbg_fir_coefs_reg[63]__0 [12]),
        .I1(\dbg_fir_coefs_reg[62]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[46]__0 [12]),
        .O(\axi_rdata[12]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_49 
       (.I0(\dbg_fir_coefs_reg[25]__0 [12]),
        .I1(\dbg_fir_coefs_reg[24]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[8]__0 [12]),
        .O(\axi_rdata[12]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[12]_i_5 
       (.I0(\axi_rdata_reg[12]_i_11_n_0 ),
        .I1(\axi_rdata_reg[12]_i_12_n_0 ),
        .I2(axi_araddr[6]),
        .I3(axi_araddr[5]),
        .I4(\axi_rdata_reg[12]_i_13_n_0 ),
        .O(\axi_rdata[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_50 
       (.I0(\dbg_fir_coefs_reg[27]__0 [12]),
        .I1(\dbg_fir_coefs_reg[26]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[10]__0 [12]),
        .O(\axi_rdata[12]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_51 
       (.I0(\dbg_fir_coefs_reg[29]__0 [12]),
        .I1(\dbg_fir_coefs_reg[28]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[12]__0 [12]),
        .O(\axi_rdata[12]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_52 
       (.I0(\dbg_fir_coefs_reg[31]__0 [12]),
        .I1(\dbg_fir_coefs_reg[30]__0 [12]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [12]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[14]__0 [12]),
        .O(\axi_rdata[12]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hF8C83808)) 
    \axi_rdata[12]_i_6 
       (.I0(\axi_rdata[12]_i_14_n_0 ),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[5]),
        .I3(\axi_rdata_reg[12]_i_15_n_0 ),
        .I4(\axi_rdata_reg[12]_i_16_n_0 ),
        .O(\axi_rdata[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \axi_rdata[12]_i_7 
       (.I0(axi_araddr[3]),
        .I1(axi_araddr[6]),
        .O(\axi_rdata[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata[13]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[13]_i_2 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[13]_i_3_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBB8B8B888)) 
    \axi_rdata[13]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[13]_i_4_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[13]_i_5_n_0 ),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \axi_rdata[13]_i_4 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_11_n_0 ),
        .I2(\axi_rdata[13]_i_6_n_0 ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[13]_i_7_n_0 ),
        .O(\axi_rdata[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00000D00)) 
    \axi_rdata[13]_i_5 
       (.I0(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[5]),
        .I3(axi_araddr[0]),
        .I4(axi_araddr[4]),
        .O(\axi_rdata[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hC5C00000)) 
    \axi_rdata[13]_i_6 
       (.I0(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I1(\fir_coef_crrnr_reg_n_0_[13] ),
        .I2(axi_araddr[0]),
        .I3(\axi_switches_reg_n_0_[13] ),
        .I4(axi_araddr[4]),
        .O(\axi_rdata[13]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[13]_i_7 
       (.I0(dbg_axi_write_data[13]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(axi_araddr[4]),
        .I3(axi_araddr[0]),
        .I4(dbg_axi_write_address[13]),
        .O(\axi_rdata[13]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata[14]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[14]_i_2 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[14]_i_3_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \axi_rdata[14]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[14]_i_4_n_0 ),
        .I3(\axi_rdata[31]_i_9_n_0 ),
        .I4(axi_araddr[4]),
        .I5(axi_araddr[0]),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \axi_rdata[14]_i_4 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_11_n_0 ),
        .I2(\axi_rdata[14]_i_5_n_0 ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[14]_i_6_n_0 ),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    \axi_rdata[14]_i_5 
       (.I0(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I1(\fir_coef_crrnr_reg_n_0_[14] ),
        .I2(axi_araddr[0]),
        .I3(\axi_switches_reg_n_0_[14] ),
        .I4(axi_araddr[4]),
        .O(\axi_rdata[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[14]_i_6 
       (.I0(dbg_axi_write_data[14]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(axi_araddr[4]),
        .I3(axi_araddr[0]),
        .I4(dbg_axi_write_address[14]),
        .O(\axi_rdata[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata[15]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[15]_i_2 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[15]_i_3_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[15]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[15]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata_reg[31]_i_12_n_0 ),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8000000B80000)) 
    \axi_rdata[15]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[15] ),
        .I1(axi_araddr[0]),
        .I2(\axi_switches_reg_n_0_[15] ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[15]_i_5_n_0 ),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[15]_i_5 
       (.I0(dbg_axi_write_data[15]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(axi_araddr[4]),
        .I3(axi_araddr[0]),
        .I4(dbg_axi_write_address[15]),
        .O(\axi_rdata[15]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata[16]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[16]_i_2 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[16]_i_3_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[16]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[16]_i_4_n_0 ),
        .I3(\axi_rdata[31]_i_9_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[18]_i_5_n_0 ),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \axi_rdata[16]_i_4 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_11_n_0 ),
        .I2(\axi_rdata[16]_i_5_n_0 ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[16]_i_6_n_0 ),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    \axi_rdata[16]_i_5 
       (.I0(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I1(\fir_coef_crrnr_reg_n_0_[16] ),
        .I2(axi_araddr[0]),
        .I3(\axi_switches_reg_n_0_[16] ),
        .I4(axi_araddr[4]),
        .O(\axi_rdata[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[16]_i_6 
       (.I0(dbg_axi_write_data[16]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(axi_araddr[4]),
        .I3(axi_araddr[0]),
        .I4(dbg_axi_write_address[16]),
        .O(\axi_rdata[16]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata[17]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[17]_i_2 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[17]_i_3_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \axi_rdata[17]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[17]_i_4_n_0 ),
        .I3(\axi_rdata[31]_i_9_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \axi_rdata[17]_i_4 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_11_n_0 ),
        .I2(\axi_rdata[17]_i_5_n_0 ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[17]_i_6_n_0 ),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    \axi_rdata[17]_i_5 
       (.I0(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I1(\fir_coef_crrnr_reg_n_0_[17] ),
        .I2(axi_araddr[0]),
        .I3(\axi_switches_reg_n_0_[17] ),
        .I4(axi_araddr[4]),
        .O(\axi_rdata[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[17]_i_6 
       (.I0(dbg_axi_write_data[17]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(axi_araddr[4]),
        .I3(axi_araddr[0]),
        .I4(dbg_axi_write_address[17]),
        .O(\axi_rdata[17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata[18]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[18]_i_2 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[18]_i_3_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB888B888B888)) 
    \axi_rdata[18]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[18]_i_4_n_0 ),
        .I3(\axi_rdata[31]_i_9_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata[18]_i_5_n_0 ),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8B8B888B8B8B8)) 
    \axi_rdata[18]_i_4 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[31]_i_11_n_0 ),
        .I2(\axi_rdata[18]_i_6_n_0 ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[18]_i_7_n_0 ),
        .O(\axi_rdata[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \axi_rdata[18]_i_5 
       (.I0(axi_araddr[4]),
        .I1(axi_araddr[0]),
        .O(\axi_rdata[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    \axi_rdata[18]_i_6 
       (.I0(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I1(\fir_coef_crrnr_reg_n_0_[18] ),
        .I2(axi_araddr[0]),
        .I3(\axi_switches_reg_n_0_[18] ),
        .I4(axi_araddr[4]),
        .O(\axi_rdata[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[18]_i_7 
       (.I0(dbg_axi_write_data[18]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(axi_araddr[4]),
        .I3(axi_araddr[0]),
        .I4(dbg_axi_write_address[18]),
        .O(\axi_rdata[18]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata[19]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[19]_i_2 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[19]_i_3_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[19]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[19]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata_reg[31]_i_12_n_0 ),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8000000B80000)) 
    \axi_rdata[19]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[19] ),
        .I1(axi_araddr[0]),
        .I2(\axi_switches_reg_n_0_[19] ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(axi_araddr[4]),
        .I5(\axi_rdata[19]_i_5_n_0 ),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[19]_i_5 
       (.I0(dbg_axi_write_data[19]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(axi_araddr[4]),
        .I3(axi_araddr[0]),
        .I4(dbg_axi_write_address[19]),
        .O(\axi_rdata[19]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata_reg[1]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \axi_rdata[1]_i_13 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(axi_araddr[1]),
        .I3(axi_araddr[2]),
        .O(\axi_rdata[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFB8000000B80000)) 
    \axi_rdata[1]_i_15 
       (.I0(\fir_coef_crrnr_reg_n_0_[1] ),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(axi_leds[1]),
        .I3(axi_araddr[1]),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[1]_i_29_n_0 ),
        .O(\axi_rdata[1]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[1]_i_20 
       (.I0(\dbg_fir_coefs_reg[96]__0 [1]),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\dbg_fir_coefs_reg[97]__0 [1]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[1]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[1]_i_29 
       (.I0(dbg_axi_write_data[1]),
        .I1(axi_araddr[1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I4(dbg_axi_write_address[1]),
        .O(\axi_rdata[1]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_3 
       (.I0(\axi_rdata[1]_i_5_n_0 ),
        .I1(\axi_rdata[1]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[1]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[1]_i_8_n_0 ),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_30 
       (.I0(\dbg_fir_coefs_reg[81]__0 [1]),
        .I1(\dbg_fir_coefs_reg[80]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[64]__0 [1]),
        .O(\axi_rdata[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_31 
       (.I0(\dbg_fir_coefs_reg[83]__0 [1]),
        .I1(\dbg_fir_coefs_reg[82]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[66]__0 [1]),
        .O(\axi_rdata[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_32 
       (.I0(\dbg_fir_coefs_reg[85]__0 [1]),
        .I1(\dbg_fir_coefs_reg[84]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[68]__0 [1]),
        .O(\axi_rdata[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_33 
       (.I0(\dbg_fir_coefs_reg[87]__0 [1]),
        .I1(\dbg_fir_coefs_reg[86]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[70]__0 [1]),
        .O(\axi_rdata[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_34 
       (.I0(\dbg_fir_coefs_reg[49]__0 [1]),
        .I1(\dbg_fir_coefs_reg[48]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[32]__0 [1]),
        .O(\axi_rdata[1]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_35 
       (.I0(\dbg_fir_coefs_reg[51]__0 [1]),
        .I1(\dbg_fir_coefs_reg[50]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[34]__0 [1]),
        .O(\axi_rdata[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_36 
       (.I0(\dbg_fir_coefs_reg[53]__0 [1]),
        .I1(\dbg_fir_coefs_reg[52]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[36]__0 [1]),
        .O(\axi_rdata[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_37 
       (.I0(\dbg_fir_coefs_reg[55]__0 [1]),
        .I1(\dbg_fir_coefs_reg[54]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[38]__0 [1]),
        .O(\axi_rdata[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_38 
       (.I0(\dbg_fir_coefs_reg[89]__0 [1]),
        .I1(\dbg_fir_coefs_reg[88]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[72]__0 [1]),
        .O(\axi_rdata[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_39 
       (.I0(\dbg_fir_coefs_reg[91]__0 [1]),
        .I1(\dbg_fir_coefs_reg[90]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[74]__0 [1]),
        .O(\axi_rdata[1]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[1]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[1]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_40 
       (.I0(\dbg_fir_coefs_reg[93]__0 [1]),
        .I1(\dbg_fir_coefs_reg[92]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[76]__0 [1]),
        .O(\axi_rdata[1]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_41 
       (.I0(\dbg_fir_coefs_reg[95]__0 [1]),
        .I1(\dbg_fir_coefs_reg[94]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[78]__0 [1]),
        .O(\axi_rdata[1]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_42 
       (.I0(\dbg_fir_coefs_reg[57]__0 [1]),
        .I1(\dbg_fir_coefs_reg[56]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[40]__0 [1]),
        .O(\axi_rdata[1]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_43 
       (.I0(\dbg_fir_coefs_reg[59]__0 [1]),
        .I1(\dbg_fir_coefs_reg[58]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[42]__0 [1]),
        .O(\axi_rdata[1]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_44 
       (.I0(\dbg_fir_coefs_reg[61]__0 [1]),
        .I1(\dbg_fir_coefs_reg[60]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[44]__0 [1]),
        .O(\axi_rdata[1]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_45 
       (.I0(\dbg_fir_coefs_reg[63]__0 [1]),
        .I1(\dbg_fir_coefs_reg[62]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[46]__0 [1]),
        .O(\axi_rdata[1]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_46 
       (.I0(\dbg_fir_coefs_reg[25]__0 [1]),
        .I1(\dbg_fir_coefs_reg[24]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[8]__0 [1]),
        .O(\axi_rdata[1]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_47 
       (.I0(\dbg_fir_coefs_reg[27]__0 [1]),
        .I1(\dbg_fir_coefs_reg[26]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[10]__0 [1]),
        .O(\axi_rdata[1]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_48 
       (.I0(\dbg_fir_coefs_reg[29]__0 [1]),
        .I1(\dbg_fir_coefs_reg[28]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[12]__0 [1]),
        .O(\axi_rdata[1]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_49 
       (.I0(\dbg_fir_coefs_reg[31]__0 [1]),
        .I1(\dbg_fir_coefs_reg[30]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[14]__0 [1]),
        .O(\axi_rdata[1]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_5 
       (.I0(\axi_rdata_reg[1]_i_10_n_0 ),
        .I1(\axi_rdata_reg[1]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[1]_i_12_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[1]_i_13_n_0 ),
        .O(\axi_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_50 
       (.I0(\dbg_fir_coefs_reg[17]__0 [1]),
        .I1(\dbg_fir_coefs_reg[16]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[0]__0 [1]),
        .O(\axi_rdata[1]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_51 
       (.I0(\dbg_fir_coefs_reg[19]__0 [1]),
        .I1(\dbg_fir_coefs_reg[18]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[2]__0 [1]),
        .O(\axi_rdata[1]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_52 
       (.I0(\dbg_fir_coefs_reg[21]__0 [1]),
        .I1(\dbg_fir_coefs_reg[20]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[4]__0 [1]),
        .O(\axi_rdata[1]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_53 
       (.I0(\dbg_fir_coefs_reg[23]__0 [1]),
        .I1(\dbg_fir_coefs_reg[22]__0 [1]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [1]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[6]__0 [1]),
        .O(\axi_rdata[1]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0AAC0AAC0AACF)) 
    \axi_rdata[1]_i_6 
       (.I0(\axi_rdata_reg[1]_i_14_n_0 ),
        .I1(\axi_rdata[1]_i_15_n_0 ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[5]),
        .I4(axi_araddr[1]),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[1]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [1]),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\dbg_fir_coefs_reg[99]__0 [1]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[1]_i_20_n_0 ),
        .O(\axi_rdata[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[20]_i_2_n_0 ),
        .I3(\axi_rdata[31]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \axi_rdata[20]_i_2 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[20]_i_3_n_0 ),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[6]),
        .I4(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0AAC0AAC0AACF)) 
    \axi_rdata[20]_i_3 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[20]_i_4_n_0 ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[5]),
        .I4(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[20]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[20] ),
        .I1(\axi_switches_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[20]),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[21]_i_2_n_0 ),
        .I3(\axi_rdata[31]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \axi_rdata[21]_i_2 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[6]),
        .I4(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0A0CFA0C0)) 
    \axi_rdata[21]_i_3 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[21]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(axi_araddr[0]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[21]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[21] ),
        .I1(\axi_switches_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[21]),
        .O(\axi_rdata[21]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata[22]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[22]_i_2 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[22]_i_3_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB888B888B888B8BB)) 
    \axi_rdata[22]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[22]_i_4_n_0 ),
        .I3(\axi_rdata[31]_i_9_n_0 ),
        .I4(axi_araddr[4]),
        .I5(axi_araddr[0]),
        .O(\axi_rdata[22]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hBABB8A88)) 
    \axi_rdata[22]_i_4 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(axi_araddr[5]),
        .I2(axi_araddr[2]),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(\axi_rdata[22]_i_5_n_0 ),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[22]_i_5 
       (.I0(\fir_coef_crrnr_reg_n_0_[22] ),
        .I1(\axi_switches_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[22]),
        .O(\axi_rdata[22]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata[23]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[23]_i_2 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[23]_i_3_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[23]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[23]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata_reg[31]_i_12_n_0 ),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[23]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[23] ),
        .I1(\axi_switches_reg_n_0_[23] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[23]),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[24]_i_2_n_0 ),
        .I3(\axi_rdata[31]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \axi_rdata[24]_i_2 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[24]_i_3_n_0 ),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[6]),
        .I4(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0A0CFA0C0)) 
    \axi_rdata[24]_i_3 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[24]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(axi_araddr[0]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[24]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[24] ),
        .I1(\axi_switches_reg_n_0_[24] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[24]),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[25]_i_2_n_0 ),
        .I3(\axi_rdata[31]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[25]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \axi_rdata[25]_i_2 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[25]_i_3_n_0 ),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[6]),
        .I4(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0A0C0AFC0)) 
    \axi_rdata[25]_i_3 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[25]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(axi_araddr[0]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[25]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[25] ),
        .I1(\axi_switches_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[25]),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[26]_i_2_n_0 ),
        .I3(\axi_rdata[31]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[26]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \axi_rdata[26]_i_2 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[26]_i_3_n_0 ),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[6]),
        .I4(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0A0C0AFC0)) 
    \axi_rdata[26]_i_3 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[26]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(axi_araddr[0]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[26]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[26] ),
        .I1(\axi_switches_reg_n_0_[26] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[26]),
        .O(\axi_rdata[26]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata[27]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[27]_i_2 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[27]_i_3_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[27]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[27]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata_reg[31]_i_12_n_0 ),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[27]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[27] ),
        .I1(\axi_switches_reg_n_0_[27] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[27]),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[28]_i_2_n_0 ),
        .I3(\axi_rdata[31]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[28]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \axi_rdata[28]_i_2 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[6]),
        .I4(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0A0CFAFC0)) 
    \axi_rdata[28]_i_3 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[28]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(axi_araddr[0]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[28]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[28] ),
        .I1(\axi_switches_reg_n_0_[28] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[28]),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[29]_i_2_n_0 ),
        .I3(\axi_rdata[31]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[29]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \axi_rdata[29]_i_2 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[29]_i_3_n_0 ),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[6]),
        .I4(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAC0AAC0AAC0AACF)) 
    \axi_rdata[29]_i_3 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[29]_i_4_n_0 ),
        .I2(axi_araddr[2]),
        .I3(axi_araddr[5]),
        .I4(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[29]_i_4 
       (.I0(\fir_coef_crrnr_reg_n_0_[29] ),
        .I1(\axi_switches_reg_n_0_[29] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[29]),
        .O(\axi_rdata[29]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata_reg[2]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0015)) 
    \axi_rdata[2]_i_13 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(axi_araddr[1]),
        .I2(\axi_araddr_reg[0]_rep_n_0 ),
        .I3(axi_araddr[2]),
        .O(\axi_rdata[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4005500E40055)) 
    \axi_rdata[2]_i_15 
       (.I0(\axi_araddr_reg[0]_rep_n_0 ),
        .I1(axi_leds[2]),
        .I2(\fir_coef_crrnr_reg_n_0_[2] ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[2]_i_29_n_0 ),
        .O(\axi_rdata[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[2]_i_20 
       (.I0(\dbg_fir_coefs_reg[96]__0 [2]),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(\dbg_fir_coefs_reg[97]__0 [2]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[2]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[2]_i_29 
       (.I0(dbg_axi_write_data[2]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[0]_rep_n_0 ),
        .I4(dbg_axi_write_address[2]),
        .O(\axi_rdata[2]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_3 
       (.I0(\axi_rdata[2]_i_5_n_0 ),
        .I1(\axi_rdata[2]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[2]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[2]_i_8_n_0 ),
        .O(\axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_30 
       (.I0(\dbg_fir_coefs_reg[81]__0 [2]),
        .I1(\dbg_fir_coefs_reg[80]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[64]__0 [2]),
        .O(\axi_rdata[2]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_31 
       (.I0(\dbg_fir_coefs_reg[83]__0 [2]),
        .I1(\dbg_fir_coefs_reg[82]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[66]__0 [2]),
        .O(\axi_rdata[2]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_32 
       (.I0(\dbg_fir_coefs_reg[85]__0 [2]),
        .I1(\dbg_fir_coefs_reg[84]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[68]__0 [2]),
        .O(\axi_rdata[2]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_33 
       (.I0(\dbg_fir_coefs_reg[87]__0 [2]),
        .I1(\dbg_fir_coefs_reg[86]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[70]__0 [2]),
        .O(\axi_rdata[2]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_34 
       (.I0(\dbg_fir_coefs_reg[49]__0 [2]),
        .I1(\dbg_fir_coefs_reg[48]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[32]__0 [2]),
        .O(\axi_rdata[2]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_35 
       (.I0(\dbg_fir_coefs_reg[51]__0 [2]),
        .I1(\dbg_fir_coefs_reg[50]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[34]__0 [2]),
        .O(\axi_rdata[2]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_36 
       (.I0(\dbg_fir_coefs_reg[53]__0 [2]),
        .I1(\dbg_fir_coefs_reg[52]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[36]__0 [2]),
        .O(\axi_rdata[2]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_37 
       (.I0(\dbg_fir_coefs_reg[55]__0 [2]),
        .I1(\dbg_fir_coefs_reg[54]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[38]__0 [2]),
        .O(\axi_rdata[2]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_38 
       (.I0(\dbg_fir_coefs_reg[89]__0 [2]),
        .I1(\dbg_fir_coefs_reg[88]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[72]__0 [2]),
        .O(\axi_rdata[2]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_39 
       (.I0(\dbg_fir_coefs_reg[91]__0 [2]),
        .I1(\dbg_fir_coefs_reg[90]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[74]__0 [2]),
        .O(\axi_rdata[2]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[2]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[2]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_40 
       (.I0(\dbg_fir_coefs_reg[93]__0 [2]),
        .I1(\dbg_fir_coefs_reg[92]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[76]__0 [2]),
        .O(\axi_rdata[2]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_41 
       (.I0(\dbg_fir_coefs_reg[95]__0 [2]),
        .I1(\dbg_fir_coefs_reg[94]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[78]__0 [2]),
        .O(\axi_rdata[2]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_42 
       (.I0(\dbg_fir_coefs_reg[57]__0 [2]),
        .I1(\dbg_fir_coefs_reg[56]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[40]__0 [2]),
        .O(\axi_rdata[2]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_43 
       (.I0(\dbg_fir_coefs_reg[59]__0 [2]),
        .I1(\dbg_fir_coefs_reg[58]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[42]__0 [2]),
        .O(\axi_rdata[2]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_44 
       (.I0(\dbg_fir_coefs_reg[61]__0 [2]),
        .I1(\dbg_fir_coefs_reg[60]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[44]__0 [2]),
        .O(\axi_rdata[2]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_45 
       (.I0(\dbg_fir_coefs_reg[63]__0 [2]),
        .I1(\dbg_fir_coefs_reg[62]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[46]__0 [2]),
        .O(\axi_rdata[2]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_46 
       (.I0(\dbg_fir_coefs_reg[25]__0 [2]),
        .I1(\dbg_fir_coefs_reg[24]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[8]__0 [2]),
        .O(\axi_rdata[2]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_47 
       (.I0(\dbg_fir_coefs_reg[27]__0 [2]),
        .I1(\dbg_fir_coefs_reg[26]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[10]__0 [2]),
        .O(\axi_rdata[2]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_48 
       (.I0(\dbg_fir_coefs_reg[29]__0 [2]),
        .I1(\dbg_fir_coefs_reg[28]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[12]__0 [2]),
        .O(\axi_rdata[2]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_49 
       (.I0(\dbg_fir_coefs_reg[31]__0 [2]),
        .I1(\dbg_fir_coefs_reg[30]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[14]__0 [2]),
        .O(\axi_rdata[2]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_5 
       (.I0(\axi_rdata_reg[2]_i_10_n_0 ),
        .I1(\axi_rdata_reg[2]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[2]_i_12_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[2]_i_13_n_0 ),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_50 
       (.I0(\dbg_fir_coefs_reg[17]__0 [2]),
        .I1(\dbg_fir_coefs_reg[16]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[0]__0 [2]),
        .O(\axi_rdata[2]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_51 
       (.I0(\dbg_fir_coefs_reg[19]__0 [2]),
        .I1(\dbg_fir_coefs_reg[18]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[2]__0 [2]),
        .O(\axi_rdata[2]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_52 
       (.I0(\dbg_fir_coefs_reg[21]__0 [2]),
        .I1(\dbg_fir_coefs_reg[20]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[4]__0 [2]),
        .O(\axi_rdata[2]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_53 
       (.I0(\dbg_fir_coefs_reg[23]__0 [2]),
        .I1(\dbg_fir_coefs_reg[22]__0 [2]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [2]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[6]__0 [2]),
        .O(\axi_rdata[2]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A0A0C0C0C0CF)) 
    \axi_rdata[2]_i_6 
       (.I0(\axi_rdata_reg[2]_i_14_n_0 ),
        .I1(\axi_rdata[2]_i_15_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_araddr_reg[0]_rep_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[31]_i_11_n_0 ),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[2]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [2]),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(\dbg_fir_coefs_reg[99]__0 [2]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[2]_i_20_n_0 ),
        .O(\axi_rdata[2]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8000000)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[30]_i_3_n_0 ),
        .I3(\axi_rdata[31]_i_4_n_0 ),
        .I4(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[30]_i_11 
       (.I0(\fir_coef_crrnr_reg_n_0_[30] ),
        .I1(\axi_switches_reg_n_0_[30] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[30]),
        .O(\axi_rdata[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_18 
       (.I0(\dbg_fir_coefs_reg[89]__0 [24]),
        .I1(\dbg_fir_coefs_reg[88]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[73]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[72]__0 [24]),
        .O(\axi_rdata[30]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_19 
       (.I0(\dbg_fir_coefs_reg[91]__0 [24]),
        .I1(\dbg_fir_coefs_reg[90]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[75]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[74]__0 [24]),
        .O(\axi_rdata[30]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[30]_i_2 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[30]_i_4_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_20 
       (.I0(\dbg_fir_coefs_reg[93]__0 [24]),
        .I1(\dbg_fir_coefs_reg[92]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[77]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[76]__0 [24]),
        .O(\axi_rdata[30]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_21 
       (.I0(\dbg_fir_coefs_reg[95]__0 [24]),
        .I1(\dbg_fir_coefs_reg[94]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[79]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[78]__0 [24]),
        .O(\axi_rdata[30]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_22 
       (.I0(\dbg_fir_coefs_reg[57]__0 [24]),
        .I1(\dbg_fir_coefs_reg[56]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[41]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[40]__0 [24]),
        .O(\axi_rdata[30]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_23 
       (.I0(\dbg_fir_coefs_reg[59]__0 [24]),
        .I1(\dbg_fir_coefs_reg[58]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[43]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[42]__0 [24]),
        .O(\axi_rdata[30]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_24 
       (.I0(\dbg_fir_coefs_reg[61]__0 [24]),
        .I1(\dbg_fir_coefs_reg[60]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[45]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[44]__0 [24]),
        .O(\axi_rdata[30]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_25 
       (.I0(\dbg_fir_coefs_reg[63]__0 [24]),
        .I1(\dbg_fir_coefs_reg[62]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[47]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[46]__0 [24]),
        .O(\axi_rdata[30]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_26 
       (.I0(\dbg_fir_coefs_reg[25]__0 [24]),
        .I1(\dbg_fir_coefs_reg[24]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[9]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[8]__0 [24]),
        .O(\axi_rdata[30]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_27 
       (.I0(\dbg_fir_coefs_reg[27]__0 [24]),
        .I1(\dbg_fir_coefs_reg[26]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[11]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[10]__0 [24]),
        .O(\axi_rdata[30]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_28 
       (.I0(\dbg_fir_coefs_reg[29]__0 [24]),
        .I1(\dbg_fir_coefs_reg[28]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[13]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[12]__0 [24]),
        .O(\axi_rdata[30]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_29 
       (.I0(\dbg_fir_coefs_reg[31]__0 [24]),
        .I1(\dbg_fir_coefs_reg[30]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[15]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[14]__0 [24]),
        .O(\axi_rdata[30]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hAFACA0AC)) 
    \axi_rdata[30]_i_3 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[30]_i_6_n_0 ),
        .I2(axi_araddr[3]),
        .I3(axi_araddr[6]),
        .I4(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[30]_i_4 
       (.I0(\dbg_fir_coefs_reg[98]__0 [24]),
        .I1(axi_araddr[0]),
        .I2(\dbg_fir_coefs_reg[99]__0 [24]),
        .I3(axi_araddr[4]),
        .I4(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I5(\axi_rdata[30]_i_7_n_0 ),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[30]_i_5 
       (.I0(\axi_rdata_reg[30]_i_8_n_0 ),
        .I1(\axi_rdata_reg[30]_i_9_n_0 ),
        .I2(axi_araddr[6]),
        .I3(axi_araddr[5]),
        .I4(\axi_rdata_reg[30]_i_10_n_0 ),
        .O(\axi_rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0A0C0AFC0)) 
    \axi_rdata[30]_i_6 
       (.I0(\axi_rdata_reg[31]_i_12_n_0 ),
        .I1(\axi_rdata[30]_i_11_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(axi_araddr[0]),
        .I5(axi_araddr[4]),
        .O(\axi_rdata[30]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[30]_i_7 
       (.I0(\dbg_fir_coefs_reg[96]__0 [24]),
        .I1(axi_araddr[0]),
        .I2(\dbg_fir_coefs_reg[97]__0 [24]),
        .I3(axi_araddr[4]),
        .O(\axi_rdata[30]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \axi_rdata[31]_i_1 
       (.I0(s00_axi_rvalid),
        .I1(S_AXI_ARREADY),
        .I2(s00_axi_arvalid),
        .O(reg_rden));
  LUT6 #(
    .INIT(64'hFA000C000A000C00)) 
    \axi_rdata[31]_i_10 
       (.I0(\fir_coef_crrnr_reg_n_0_[31] ),
        .I1(\axi_switches_reg_n_0_[31] ),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I3(axi_araddr[4]),
        .I4(axi_araddr[0]),
        .I5(dbg_axi_write_data[31]),
        .O(\axi_rdata[31]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \axi_rdata[31]_i_11 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[2]),
        .I2(\axi_araddr_reg[1]_rep__0_n_0 ),
        .O(\axi_rdata[31]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_19 
       (.I0(\dbg_fir_coefs_reg[85]__0 [24]),
        .I1(\dbg_fir_coefs_reg[84]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[69]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[68]__0 [24]),
        .O(\axi_rdata[31]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata[31]_i_3_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_20 
       (.I0(\dbg_fir_coefs_reg[87]__0 [24]),
        .I1(\dbg_fir_coefs_reg[86]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[71]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[70]__0 [24]),
        .O(\axi_rdata[31]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_21 
       (.I0(\dbg_fir_coefs_reg[81]__0 [24]),
        .I1(\dbg_fir_coefs_reg[80]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[65]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[64]__0 [24]),
        .O(\axi_rdata[31]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_22 
       (.I0(\dbg_fir_coefs_reg[83]__0 [24]),
        .I1(\dbg_fir_coefs_reg[82]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[67]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[66]__0 [24]),
        .O(\axi_rdata[31]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_23 
       (.I0(\dbg_fir_coefs_reg[53]__0 [24]),
        .I1(\dbg_fir_coefs_reg[52]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[37]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[36]__0 [24]),
        .O(\axi_rdata[31]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_24 
       (.I0(\dbg_fir_coefs_reg[55]__0 [24]),
        .I1(\dbg_fir_coefs_reg[54]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[39]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[38]__0 [24]),
        .O(\axi_rdata[31]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_25 
       (.I0(\dbg_fir_coefs_reg[49]__0 [24]),
        .I1(\dbg_fir_coefs_reg[48]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[33]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[32]__0 [24]),
        .O(\axi_rdata[31]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_26 
       (.I0(\dbg_fir_coefs_reg[51]__0 [24]),
        .I1(\dbg_fir_coefs_reg[50]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[35]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[34]__0 [24]),
        .O(\axi_rdata[31]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_27 
       (.I0(\dbg_fir_coefs_reg[17]__0 [24]),
        .I1(\dbg_fir_coefs_reg[16]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[1]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[0]__0 [24]),
        .O(\axi_rdata[31]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_28 
       (.I0(\dbg_fir_coefs_reg[19]__0 [24]),
        .I1(\dbg_fir_coefs_reg[18]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[3]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[2]__0 [24]),
        .O(\axi_rdata[31]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_29 
       (.I0(\dbg_fir_coefs_reg[21]__0 [24]),
        .I1(\dbg_fir_coefs_reg[20]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[5]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[4]__0 [24]),
        .O(\axi_rdata[31]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \axi_rdata[31]_i_3 
       (.I0(\axi_rdata[30]_i_2_n_0 ),
        .I1(axi_araddr[7]),
        .I2(\axi_rdata[31]_i_6_n_0 ),
        .I3(axi_araddr[3]),
        .I4(axi_araddr[6]),
        .I5(\axi_rdata[31]_i_7_n_0 ),
        .O(\axi_rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_30 
       (.I0(\dbg_fir_coefs_reg[23]__0 [24]),
        .I1(\dbg_fir_coefs_reg[22]__0 [24]),
        .I2(axi_araddr[4]),
        .I3(\dbg_fir_coefs_reg[7]__0 [24]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[6]__0 [24]),
        .O(\axi_rdata[31]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_rdata[31]_i_4 
       (.I0(axi_araddr__0[9]),
        .I1(axi_araddr__0[10]),
        .I2(axi_araddr__0[8]),
        .I3(axi_araddr__0[13]),
        .I4(axi_araddr__0[12]),
        .I5(axi_araddr__0[11]),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_rdata[31]_i_5 
       (.I0(axi_araddr__0[14]),
        .I1(axi_araddr__0[16]),
        .I2(axi_araddr__0[15]),
        .I3(axi_araddr__0[19]),
        .I4(axi_araddr__0[18]),
        .I5(axi_araddr__0[17]),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[31]_i_6 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_10_n_0 ),
        .I4(\axi_rdata[31]_i_11_n_0 ),
        .I5(\axi_rdata_reg[31]_i_12_n_0 ),
        .O(\axi_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_7 
       (.I0(\axi_rdata_reg[31]_i_13_n_0 ),
        .I1(\axi_rdata_reg[31]_i_14_n_0 ),
        .I2(\axi_rdata[31]_i_8_n_0 ),
        .I3(\axi_rdata_reg[31]_i_15_n_0 ),
        .I4(axi_araddr[2]),
        .I5(\axi_rdata_reg[31]_i_16_n_0 ),
        .O(\axi_rdata[31]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \axi_rdata[31]_i_8 
       (.I0(axi_araddr[3]),
        .I1(axi_araddr[6]),
        .I2(axi_araddr[5]),
        .O(\axi_rdata[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \axi_rdata[31]_i_9 
       (.I0(axi_araddr[2]),
        .I1(axi_araddr[5]),
        .O(\axi_rdata[31]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata_reg[3]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \axi_rdata[3]_i_13 
       (.I0(axi_araddr[1]),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(axi_araddr[2]),
        .O(\axi_rdata[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4005500E40055)) 
    \axi_rdata[3]_i_15 
       (.I0(\axi_araddr_reg[0]_rep_n_0 ),
        .I1(axi_leds[3]),
        .I2(\fir_coef_crrnr_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[3]_i_29_n_0 ),
        .O(\axi_rdata[3]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[3]_i_20 
       (.I0(\dbg_fir_coefs_reg[96]__0 [3]),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(\dbg_fir_coefs_reg[97]__0 [3]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[3]_i_29 
       (.I0(dbg_axi_write_data[3]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[0]_rep_n_0 ),
        .I4(dbg_axi_write_address[3]),
        .O(\axi_rdata[3]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_3 
       (.I0(\axi_rdata[3]_i_5_n_0 ),
        .I1(\axi_rdata[3]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[3]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[3]_i_8_n_0 ),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_30 
       (.I0(\dbg_fir_coefs_reg[81]__0 [3]),
        .I1(\dbg_fir_coefs_reg[80]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[64]__0 [3]),
        .O(\axi_rdata[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_31 
       (.I0(\dbg_fir_coefs_reg[83]__0 [3]),
        .I1(\dbg_fir_coefs_reg[82]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[66]__0 [3]),
        .O(\axi_rdata[3]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_32 
       (.I0(\dbg_fir_coefs_reg[85]__0 [3]),
        .I1(\dbg_fir_coefs_reg[84]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[68]__0 [3]),
        .O(\axi_rdata[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_33 
       (.I0(\dbg_fir_coefs_reg[87]__0 [3]),
        .I1(\dbg_fir_coefs_reg[86]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[70]__0 [3]),
        .O(\axi_rdata[3]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_34 
       (.I0(\dbg_fir_coefs_reg[49]__0 [3]),
        .I1(\dbg_fir_coefs_reg[48]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[32]__0 [3]),
        .O(\axi_rdata[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_35 
       (.I0(\dbg_fir_coefs_reg[51]__0 [3]),
        .I1(\dbg_fir_coefs_reg[50]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[34]__0 [3]),
        .O(\axi_rdata[3]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_36 
       (.I0(\dbg_fir_coefs_reg[53]__0 [3]),
        .I1(\dbg_fir_coefs_reg[52]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[36]__0 [3]),
        .O(\axi_rdata[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_37 
       (.I0(\dbg_fir_coefs_reg[55]__0 [3]),
        .I1(\dbg_fir_coefs_reg[54]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[38]__0 [3]),
        .O(\axi_rdata[3]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_38 
       (.I0(\dbg_fir_coefs_reg[89]__0 [3]),
        .I1(\dbg_fir_coefs_reg[88]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[72]__0 [3]),
        .O(\axi_rdata[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_39 
       (.I0(\dbg_fir_coefs_reg[91]__0 [3]),
        .I1(\dbg_fir_coefs_reg[90]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[74]__0 [3]),
        .O(\axi_rdata[3]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[3]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[3]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_40 
       (.I0(\dbg_fir_coefs_reg[93]__0 [3]),
        .I1(\dbg_fir_coefs_reg[92]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[76]__0 [3]),
        .O(\axi_rdata[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_41 
       (.I0(\dbg_fir_coefs_reg[95]__0 [3]),
        .I1(\dbg_fir_coefs_reg[94]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[78]__0 [3]),
        .O(\axi_rdata[3]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_42 
       (.I0(\dbg_fir_coefs_reg[57]__0 [3]),
        .I1(\dbg_fir_coefs_reg[56]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[40]__0 [3]),
        .O(\axi_rdata[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_43 
       (.I0(\dbg_fir_coefs_reg[59]__0 [3]),
        .I1(\dbg_fir_coefs_reg[58]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[42]__0 [3]),
        .O(\axi_rdata[3]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_44 
       (.I0(\dbg_fir_coefs_reg[61]__0 [3]),
        .I1(\dbg_fir_coefs_reg[60]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[44]__0 [3]),
        .O(\axi_rdata[3]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_45 
       (.I0(\dbg_fir_coefs_reg[63]__0 [3]),
        .I1(\dbg_fir_coefs_reg[62]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[46]__0 [3]),
        .O(\axi_rdata[3]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_46 
       (.I0(\dbg_fir_coefs_reg[25]__0 [3]),
        .I1(\dbg_fir_coefs_reg[24]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[8]__0 [3]),
        .O(\axi_rdata[3]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_47 
       (.I0(\dbg_fir_coefs_reg[27]__0 [3]),
        .I1(\dbg_fir_coefs_reg[26]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[10]__0 [3]),
        .O(\axi_rdata[3]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_48 
       (.I0(\dbg_fir_coefs_reg[29]__0 [3]),
        .I1(\dbg_fir_coefs_reg[28]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[12]__0 [3]),
        .O(\axi_rdata[3]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_49 
       (.I0(\dbg_fir_coefs_reg[31]__0 [3]),
        .I1(\dbg_fir_coefs_reg[30]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[14]__0 [3]),
        .O(\axi_rdata[3]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_5 
       (.I0(\axi_rdata_reg[3]_i_10_n_0 ),
        .I1(\axi_rdata_reg[3]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[3]_i_12_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[3]_i_13_n_0 ),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_50 
       (.I0(\dbg_fir_coefs_reg[17]__0 [3]),
        .I1(\dbg_fir_coefs_reg[16]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[0]__0 [3]),
        .O(\axi_rdata[3]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_51 
       (.I0(\dbg_fir_coefs_reg[19]__0 [3]),
        .I1(\dbg_fir_coefs_reg[18]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[2]__0 [3]),
        .O(\axi_rdata[3]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_52 
       (.I0(\dbg_fir_coefs_reg[21]__0 [3]),
        .I1(\dbg_fir_coefs_reg[20]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[4]__0 [3]),
        .O(\axi_rdata[3]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_53 
       (.I0(\dbg_fir_coefs_reg[23]__0 [3]),
        .I1(\dbg_fir_coefs_reg[22]__0 [3]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [3]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[6]__0 [3]),
        .O(\axi_rdata[3]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAFC0A0C0A0C0A0C0)) 
    \axi_rdata[3]_i_6 
       (.I0(\axi_rdata_reg[3]_i_14_n_0 ),
        .I1(\axi_rdata[3]_i_15_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_araddr_reg[0]_rep_n_0 ),
        .O(\axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[3]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [3]),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(\dbg_fir_coefs_reg[99]__0 [3]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[3]_i_20_n_0 ),
        .O(\axi_rdata[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata_reg[4]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0034)) 
    \axi_rdata[4]_i_13 
       (.I0(\axi_araddr_reg[0]_rep_n_0 ),
        .I1(axi_araddr[1]),
        .I2(axi_araddr[2]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800FF00B800FF)) 
    \axi_rdata[4]_i_15 
       (.I0(\fir_coef_crrnr_reg_n_0_[4] ),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(axi_leds[4]),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[4]_i_29_n_0 ),
        .O(\axi_rdata[4]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[4]_i_20 
       (.I0(\dbg_fir_coefs_reg[96]__0 [4]),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(\dbg_fir_coefs_reg[97]__0 [4]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[4]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[4]_i_29 
       (.I0(dbg_axi_write_data[4]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[0]_rep_n_0 ),
        .I4(dbg_axi_write_address[4]),
        .O(\axi_rdata[4]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_3 
       (.I0(\axi_rdata[4]_i_5_n_0 ),
        .I1(\axi_rdata[4]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[4]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[4]_i_8_n_0 ),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_30 
       (.I0(\dbg_fir_coefs_reg[81]__0 [4]),
        .I1(\dbg_fir_coefs_reg[80]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[64]__0 [4]),
        .O(\axi_rdata[4]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_31 
       (.I0(\dbg_fir_coefs_reg[83]__0 [4]),
        .I1(\dbg_fir_coefs_reg[82]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[66]__0 [4]),
        .O(\axi_rdata[4]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_32 
       (.I0(\dbg_fir_coefs_reg[85]__0 [4]),
        .I1(\dbg_fir_coefs_reg[84]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[68]__0 [4]),
        .O(\axi_rdata[4]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_33 
       (.I0(\dbg_fir_coefs_reg[87]__0 [4]),
        .I1(\dbg_fir_coefs_reg[86]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[70]__0 [4]),
        .O(\axi_rdata[4]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_34 
       (.I0(\dbg_fir_coefs_reg[49]__0 [4]),
        .I1(\dbg_fir_coefs_reg[48]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[32]__0 [4]),
        .O(\axi_rdata[4]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_35 
       (.I0(\dbg_fir_coefs_reg[51]__0 [4]),
        .I1(\dbg_fir_coefs_reg[50]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[34]__0 [4]),
        .O(\axi_rdata[4]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_36 
       (.I0(\dbg_fir_coefs_reg[53]__0 [4]),
        .I1(\dbg_fir_coefs_reg[52]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[36]__0 [4]),
        .O(\axi_rdata[4]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_37 
       (.I0(\dbg_fir_coefs_reg[55]__0 [4]),
        .I1(\dbg_fir_coefs_reg[54]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[38]__0 [4]),
        .O(\axi_rdata[4]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_38 
       (.I0(\dbg_fir_coefs_reg[89]__0 [4]),
        .I1(\dbg_fir_coefs_reg[88]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[72]__0 [4]),
        .O(\axi_rdata[4]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_39 
       (.I0(\dbg_fir_coefs_reg[91]__0 [4]),
        .I1(\dbg_fir_coefs_reg[90]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[74]__0 [4]),
        .O(\axi_rdata[4]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[4]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[4]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_40 
       (.I0(\dbg_fir_coefs_reg[93]__0 [4]),
        .I1(\dbg_fir_coefs_reg[92]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[76]__0 [4]),
        .O(\axi_rdata[4]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_41 
       (.I0(\dbg_fir_coefs_reg[95]__0 [4]),
        .I1(\dbg_fir_coefs_reg[94]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[78]__0 [4]),
        .O(\axi_rdata[4]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_42 
       (.I0(\dbg_fir_coefs_reg[57]__0 [4]),
        .I1(\dbg_fir_coefs_reg[56]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[40]__0 [4]),
        .O(\axi_rdata[4]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_43 
       (.I0(\dbg_fir_coefs_reg[59]__0 [4]),
        .I1(\dbg_fir_coefs_reg[58]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[42]__0 [4]),
        .O(\axi_rdata[4]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_44 
       (.I0(\dbg_fir_coefs_reg[61]__0 [4]),
        .I1(\dbg_fir_coefs_reg[60]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[44]__0 [4]),
        .O(\axi_rdata[4]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_45 
       (.I0(\dbg_fir_coefs_reg[63]__0 [4]),
        .I1(\dbg_fir_coefs_reg[62]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[46]__0 [4]),
        .O(\axi_rdata[4]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_46 
       (.I0(\dbg_fir_coefs_reg[25]__0 [4]),
        .I1(\dbg_fir_coefs_reg[24]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[8]__0 [4]),
        .O(\axi_rdata[4]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_47 
       (.I0(\dbg_fir_coefs_reg[27]__0 [4]),
        .I1(\dbg_fir_coefs_reg[26]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[10]__0 [4]),
        .O(\axi_rdata[4]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_48 
       (.I0(\dbg_fir_coefs_reg[29]__0 [4]),
        .I1(\dbg_fir_coefs_reg[28]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[12]__0 [4]),
        .O(\axi_rdata[4]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_49 
       (.I0(\dbg_fir_coefs_reg[31]__0 [4]),
        .I1(\dbg_fir_coefs_reg[30]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[14]__0 [4]),
        .O(\axi_rdata[4]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_5 
       (.I0(\axi_rdata_reg[4]_i_10_n_0 ),
        .I1(\axi_rdata_reg[4]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[4]_i_12_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[4]_i_13_n_0 ),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_50 
       (.I0(\dbg_fir_coefs_reg[17]__0 [4]),
        .I1(\dbg_fir_coefs_reg[16]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[0]__0 [4]),
        .O(\axi_rdata[4]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_51 
       (.I0(\dbg_fir_coefs_reg[19]__0 [4]),
        .I1(\dbg_fir_coefs_reg[18]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[2]__0 [4]),
        .O(\axi_rdata[4]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_52 
       (.I0(\dbg_fir_coefs_reg[21]__0 [4]),
        .I1(\dbg_fir_coefs_reg[20]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[4]__0 [4]),
        .O(\axi_rdata[4]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_53 
       (.I0(\dbg_fir_coefs_reg[23]__0 [4]),
        .I1(\dbg_fir_coefs_reg[22]__0 [4]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [4]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[6]__0 [4]),
        .O(\axi_rdata[4]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0A0CFA0C0)) 
    \axi_rdata[4]_i_6 
       (.I0(\axi_rdata_reg[4]_i_14_n_0 ),
        .I1(\axi_rdata[4]_i_15_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[4]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [4]),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(\dbg_fir_coefs_reg[99]__0 [4]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[4]_i_20_n_0 ),
        .O(\axi_rdata[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata_reg[5]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0007)) 
    \axi_rdata[5]_i_13 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(axi_araddr[1]),
        .I3(axi_araddr[2]),
        .O(\axi_rdata[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFE4005500E40055)) 
    \axi_rdata[5]_i_15 
       (.I0(\axi_araddr_reg[0]_rep_n_0 ),
        .I1(axi_leds[5]),
        .I2(\fir_coef_crrnr_reg_n_0_[5] ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[5]_i_29_n_0 ),
        .O(\axi_rdata[5]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[5]_i_20 
       (.I0(\dbg_fir_coefs_reg[96]__0 [5]),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(\dbg_fir_coefs_reg[97]__0 [5]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[5]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[5]_i_29 
       (.I0(dbg_axi_write_data[5]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg[0]_rep_n_0 ),
        .I4(dbg_axi_write_address[5]),
        .O(\axi_rdata[5]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_3 
       (.I0(\axi_rdata[5]_i_5_n_0 ),
        .I1(\axi_rdata[5]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[5]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[5]_i_8_n_0 ),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_30 
       (.I0(\dbg_fir_coefs_reg[81]__0 [5]),
        .I1(\dbg_fir_coefs_reg[80]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[64]__0 [5]),
        .O(\axi_rdata[5]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_31 
       (.I0(\dbg_fir_coefs_reg[83]__0 [5]),
        .I1(\dbg_fir_coefs_reg[82]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[66]__0 [5]),
        .O(\axi_rdata[5]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_32 
       (.I0(\dbg_fir_coefs_reg[85]__0 [5]),
        .I1(\dbg_fir_coefs_reg[84]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[68]__0 [5]),
        .O(\axi_rdata[5]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_33 
       (.I0(\dbg_fir_coefs_reg[87]__0 [5]),
        .I1(\dbg_fir_coefs_reg[86]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[70]__0 [5]),
        .O(\axi_rdata[5]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_34 
       (.I0(\dbg_fir_coefs_reg[49]__0 [5]),
        .I1(\dbg_fir_coefs_reg[48]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[32]__0 [5]),
        .O(\axi_rdata[5]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_35 
       (.I0(\dbg_fir_coefs_reg[51]__0 [5]),
        .I1(\dbg_fir_coefs_reg[50]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[34]__0 [5]),
        .O(\axi_rdata[5]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_36 
       (.I0(\dbg_fir_coefs_reg[53]__0 [5]),
        .I1(\dbg_fir_coefs_reg[52]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[36]__0 [5]),
        .O(\axi_rdata[5]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_37 
       (.I0(\dbg_fir_coefs_reg[55]__0 [5]),
        .I1(\dbg_fir_coefs_reg[54]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[38]__0 [5]),
        .O(\axi_rdata[5]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_38 
       (.I0(\dbg_fir_coefs_reg[89]__0 [5]),
        .I1(\dbg_fir_coefs_reg[88]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[72]__0 [5]),
        .O(\axi_rdata[5]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_39 
       (.I0(\dbg_fir_coefs_reg[91]__0 [5]),
        .I1(\dbg_fir_coefs_reg[90]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[74]__0 [5]),
        .O(\axi_rdata[5]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[5]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[5]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_40 
       (.I0(\dbg_fir_coefs_reg[93]__0 [5]),
        .I1(\dbg_fir_coefs_reg[92]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[76]__0 [5]),
        .O(\axi_rdata[5]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_41 
       (.I0(\dbg_fir_coefs_reg[95]__0 [5]),
        .I1(\dbg_fir_coefs_reg[94]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[78]__0 [5]),
        .O(\axi_rdata[5]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_42 
       (.I0(\dbg_fir_coefs_reg[57]__0 [5]),
        .I1(\dbg_fir_coefs_reg[56]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[40]__0 [5]),
        .O(\axi_rdata[5]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_43 
       (.I0(\dbg_fir_coefs_reg[59]__0 [5]),
        .I1(\dbg_fir_coefs_reg[58]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[42]__0 [5]),
        .O(\axi_rdata[5]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_44 
       (.I0(\dbg_fir_coefs_reg[61]__0 [5]),
        .I1(\dbg_fir_coefs_reg[60]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[44]__0 [5]),
        .O(\axi_rdata[5]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_45 
       (.I0(\dbg_fir_coefs_reg[63]__0 [5]),
        .I1(\dbg_fir_coefs_reg[62]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[46]__0 [5]),
        .O(\axi_rdata[5]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_46 
       (.I0(\dbg_fir_coefs_reg[25]__0 [5]),
        .I1(\dbg_fir_coefs_reg[24]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[8]__0 [5]),
        .O(\axi_rdata[5]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_47 
       (.I0(\dbg_fir_coefs_reg[27]__0 [5]),
        .I1(\dbg_fir_coefs_reg[26]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[10]__0 [5]),
        .O(\axi_rdata[5]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_48 
       (.I0(\dbg_fir_coefs_reg[29]__0 [5]),
        .I1(\dbg_fir_coefs_reg[28]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[12]__0 [5]),
        .O(\axi_rdata[5]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_49 
       (.I0(\dbg_fir_coefs_reg[31]__0 [5]),
        .I1(\dbg_fir_coefs_reg[30]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[14]__0 [5]),
        .O(\axi_rdata[5]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_5 
       (.I0(\axi_rdata_reg[5]_i_10_n_0 ),
        .I1(\axi_rdata_reg[5]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[5]_i_12_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[5]_i_13_n_0 ),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_50 
       (.I0(\dbg_fir_coefs_reg[17]__0 [5]),
        .I1(\dbg_fir_coefs_reg[16]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[0]__0 [5]),
        .O(\axi_rdata[5]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_51 
       (.I0(\dbg_fir_coefs_reg[19]__0 [5]),
        .I1(\dbg_fir_coefs_reg[18]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[2]__0 [5]),
        .O(\axi_rdata[5]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_52 
       (.I0(\dbg_fir_coefs_reg[21]__0 [5]),
        .I1(\dbg_fir_coefs_reg[20]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[4]__0 [5]),
        .O(\axi_rdata[5]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_53 
       (.I0(\dbg_fir_coefs_reg[23]__0 [5]),
        .I1(\dbg_fir_coefs_reg[22]__0 [5]),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [5]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[6]__0 [5]),
        .O(\axi_rdata[5]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0A0CFAFC0)) 
    \axi_rdata[5]_i_6 
       (.I0(\axi_rdata_reg[5]_i_14_n_0 ),
        .I1(\axi_rdata[5]_i_15_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[5]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [5]),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(\dbg_fir_coefs_reg[99]__0 [5]),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[5]_i_20_n_0 ),
        .O(\axi_rdata[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata_reg[6]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \axi_rdata[6]_i_13 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(axi_araddr[1]),
        .I3(axi_araddr[2]),
        .O(\axi_rdata[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFE400AA00E400AA)) 
    \axi_rdata[6]_i_15 
       (.I0(\axi_araddr_reg[0]_rep_n_0 ),
        .I1(axi_leds[6]),
        .I2(\fir_coef_crrnr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[6]_i_29_n_0 ),
        .O(\axi_rdata[6]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[6]_i_20 
       (.I0(\dbg_fir_coefs_reg[96]__0 [6]),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(\dbg_fir_coefs_reg[97]__0 [6]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[6]_i_29 
       (.I0(dbg_axi_write_data[6]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\axi_araddr_reg[0]_rep_n_0 ),
        .I4(dbg_axi_write_address[6]),
        .O(\axi_rdata[6]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_3 
       (.I0(\axi_rdata[6]_i_5_n_0 ),
        .I1(\axi_rdata[6]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[6]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[6]_i_8_n_0 ),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_30 
       (.I0(\dbg_fir_coefs_reg[81]__0 [6]),
        .I1(\dbg_fir_coefs_reg[80]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[64]__0 [6]),
        .O(\axi_rdata[6]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_31 
       (.I0(\dbg_fir_coefs_reg[83]__0 [6]),
        .I1(\dbg_fir_coefs_reg[82]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[66]__0 [6]),
        .O(\axi_rdata[6]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_32 
       (.I0(\dbg_fir_coefs_reg[85]__0 [6]),
        .I1(\dbg_fir_coefs_reg[84]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[68]__0 [6]),
        .O(\axi_rdata[6]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_33 
       (.I0(\dbg_fir_coefs_reg[87]__0 [6]),
        .I1(\dbg_fir_coefs_reg[86]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[70]__0 [6]),
        .O(\axi_rdata[6]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_34 
       (.I0(\dbg_fir_coefs_reg[49]__0 [6]),
        .I1(\dbg_fir_coefs_reg[48]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[32]__0 [6]),
        .O(\axi_rdata[6]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_35 
       (.I0(\dbg_fir_coefs_reg[51]__0 [6]),
        .I1(\dbg_fir_coefs_reg[50]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[34]__0 [6]),
        .O(\axi_rdata[6]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_36 
       (.I0(\dbg_fir_coefs_reg[53]__0 [6]),
        .I1(\dbg_fir_coefs_reg[52]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[36]__0 [6]),
        .O(\axi_rdata[6]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_37 
       (.I0(\dbg_fir_coefs_reg[55]__0 [6]),
        .I1(\dbg_fir_coefs_reg[54]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[38]__0 [6]),
        .O(\axi_rdata[6]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_38 
       (.I0(\dbg_fir_coefs_reg[89]__0 [6]),
        .I1(\dbg_fir_coefs_reg[88]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[72]__0 [6]),
        .O(\axi_rdata[6]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_39 
       (.I0(\dbg_fir_coefs_reg[91]__0 [6]),
        .I1(\dbg_fir_coefs_reg[90]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[74]__0 [6]),
        .O(\axi_rdata[6]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[6]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[6]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_40 
       (.I0(\dbg_fir_coefs_reg[93]__0 [6]),
        .I1(\dbg_fir_coefs_reg[92]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[76]__0 [6]),
        .O(\axi_rdata[6]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_41 
       (.I0(\dbg_fir_coefs_reg[95]__0 [6]),
        .I1(\dbg_fir_coefs_reg[94]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[78]__0 [6]),
        .O(\axi_rdata[6]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_42 
       (.I0(\dbg_fir_coefs_reg[57]__0 [6]),
        .I1(\dbg_fir_coefs_reg[56]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[40]__0 [6]),
        .O(\axi_rdata[6]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_43 
       (.I0(\dbg_fir_coefs_reg[59]__0 [6]),
        .I1(\dbg_fir_coefs_reg[58]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[42]__0 [6]),
        .O(\axi_rdata[6]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_44 
       (.I0(\dbg_fir_coefs_reg[61]__0 [6]),
        .I1(\dbg_fir_coefs_reg[60]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[44]__0 [6]),
        .O(\axi_rdata[6]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_45 
       (.I0(\dbg_fir_coefs_reg[63]__0 [6]),
        .I1(\dbg_fir_coefs_reg[62]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[46]__0 [6]),
        .O(\axi_rdata[6]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_46 
       (.I0(\dbg_fir_coefs_reg[25]__0 [6]),
        .I1(\dbg_fir_coefs_reg[24]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[8]__0 [6]),
        .O(\axi_rdata[6]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_47 
       (.I0(\dbg_fir_coefs_reg[27]__0 [6]),
        .I1(\dbg_fir_coefs_reg[26]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[10]__0 [6]),
        .O(\axi_rdata[6]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_48 
       (.I0(\dbg_fir_coefs_reg[29]__0 [6]),
        .I1(\dbg_fir_coefs_reg[28]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[12]__0 [6]),
        .O(\axi_rdata[6]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_49 
       (.I0(\dbg_fir_coefs_reg[31]__0 [6]),
        .I1(\dbg_fir_coefs_reg[30]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[14]__0 [6]),
        .O(\axi_rdata[6]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_5 
       (.I0(\axi_rdata_reg[6]_i_10_n_0 ),
        .I1(\axi_rdata_reg[6]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(\axi_rdata_reg[6]_i_12_n_0 ),
        .I4(axi_araddr[5]),
        .I5(\axi_rdata[6]_i_13_n_0 ),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_50 
       (.I0(\dbg_fir_coefs_reg[17]__0 [6]),
        .I1(\dbg_fir_coefs_reg[16]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[0]__0 [6]),
        .O(\axi_rdata[6]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_51 
       (.I0(\dbg_fir_coefs_reg[19]__0 [6]),
        .I1(\dbg_fir_coefs_reg[18]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[2]__0 [6]),
        .O(\axi_rdata[6]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_52 
       (.I0(\dbg_fir_coefs_reg[21]__0 [6]),
        .I1(\dbg_fir_coefs_reg[20]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[4]__0 [6]),
        .O(\axi_rdata[6]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_53 
       (.I0(\dbg_fir_coefs_reg[23]__0 [6]),
        .I1(\dbg_fir_coefs_reg[22]__0 [6]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [6]),
        .I4(\axi_araddr_reg[0]_rep_n_0 ),
        .I5(\dbg_fir_coefs_reg[6]__0 [6]),
        .O(\axi_rdata[6]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0AFC0A0CF)) 
    \axi_rdata[6]_i_6 
       (.I0(\axi_rdata_reg[6]_i_14_n_0 ),
        .I1(\axi_rdata[6]_i_15_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_araddr_reg[0]_rep_n_0 ),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[6]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [6]),
        .I1(\axi_araddr_reg[0]_rep_n_0 ),
        .I2(\dbg_fir_coefs_reg[99]__0 [6]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[6]_i_20_n_0 ),
        .O(\axi_rdata[6]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata_reg[7]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFE400AA00E400AA)) 
    \axi_rdata[7]_i_13 
       (.I0(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I1(axi_leds[7]),
        .I2(\fir_coef_crrnr_reg_n_0_[7] ),
        .I3(axi_araddr[1]),
        .I4(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I5(\axi_rdata[7]_i_27_n_0 ),
        .O(\axi_rdata[7]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[7]_i_20 
       (.I0(\dbg_fir_coefs_reg[96]__0 [7]),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\dbg_fir_coefs_reg[97]__0 [7]),
        .I3(\axi_araddr_reg[4]_rep__1_n_0 ),
        .O(\axi_rdata[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[7]_i_27 
       (.I0(dbg_axi_write_data[7]),
        .I1(axi_araddr[1]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I4(dbg_axi_write_address[7]),
        .O(\axi_rdata[7]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_28 
       (.I0(\dbg_fir_coefs_reg[17]__0 [7]),
        .I1(\dbg_fir_coefs_reg[16]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[0]__0 [7]),
        .O(\axi_rdata[7]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_29 
       (.I0(\dbg_fir_coefs_reg[19]__0 [7]),
        .I1(\dbg_fir_coefs_reg[18]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[2]__0 [7]),
        .O(\axi_rdata[7]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_3 
       (.I0(\axi_rdata[7]_i_5_n_0 ),
        .I1(\axi_rdata[7]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[7]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[7]_i_8_n_0 ),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_30 
       (.I0(\dbg_fir_coefs_reg[21]__0 [7]),
        .I1(\dbg_fir_coefs_reg[20]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[4]__0 [7]),
        .O(\axi_rdata[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_31 
       (.I0(\dbg_fir_coefs_reg[23]__0 [7]),
        .I1(\dbg_fir_coefs_reg[22]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[6]__0 [7]),
        .O(\axi_rdata[7]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_32 
       (.I0(\dbg_fir_coefs_reg[81]__0 [7]),
        .I1(\dbg_fir_coefs_reg[80]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[64]__0 [7]),
        .O(\axi_rdata[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_33 
       (.I0(\dbg_fir_coefs_reg[83]__0 [7]),
        .I1(\dbg_fir_coefs_reg[82]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[66]__0 [7]),
        .O(\axi_rdata[7]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_34 
       (.I0(\dbg_fir_coefs_reg[85]__0 [7]),
        .I1(\dbg_fir_coefs_reg[84]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[68]__0 [7]),
        .O(\axi_rdata[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_35 
       (.I0(\dbg_fir_coefs_reg[87]__0 [7]),
        .I1(\dbg_fir_coefs_reg[86]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[70]__0 [7]),
        .O(\axi_rdata[7]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_36 
       (.I0(\dbg_fir_coefs_reg[49]__0 [7]),
        .I1(\dbg_fir_coefs_reg[48]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[32]__0 [7]),
        .O(\axi_rdata[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_37 
       (.I0(\dbg_fir_coefs_reg[51]__0 [7]),
        .I1(\dbg_fir_coefs_reg[50]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[34]__0 [7]),
        .O(\axi_rdata[7]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_38 
       (.I0(\dbg_fir_coefs_reg[53]__0 [7]),
        .I1(\dbg_fir_coefs_reg[52]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[36]__0 [7]),
        .O(\axi_rdata[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_39 
       (.I0(\dbg_fir_coefs_reg[55]__0 [7]),
        .I1(\dbg_fir_coefs_reg[54]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[38]__0 [7]),
        .O(\axi_rdata[7]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[7]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[7]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_40 
       (.I0(\dbg_fir_coefs_reg[89]__0 [7]),
        .I1(\dbg_fir_coefs_reg[88]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[72]__0 [7]),
        .O(\axi_rdata[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_41 
       (.I0(\dbg_fir_coefs_reg[91]__0 [7]),
        .I1(\dbg_fir_coefs_reg[90]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[74]__0 [7]),
        .O(\axi_rdata[7]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_42 
       (.I0(\dbg_fir_coefs_reg[93]__0 [7]),
        .I1(\dbg_fir_coefs_reg[92]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[76]__0 [7]),
        .O(\axi_rdata[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_43 
       (.I0(\dbg_fir_coefs_reg[95]__0 [7]),
        .I1(\dbg_fir_coefs_reg[94]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[78]__0 [7]),
        .O(\axi_rdata[7]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_44 
       (.I0(\dbg_fir_coefs_reg[57]__0 [7]),
        .I1(\dbg_fir_coefs_reg[56]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[40]__0 [7]),
        .O(\axi_rdata[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_45 
       (.I0(\dbg_fir_coefs_reg[59]__0 [7]),
        .I1(\dbg_fir_coefs_reg[58]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[42]__0 [7]),
        .O(\axi_rdata[7]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_46 
       (.I0(\dbg_fir_coefs_reg[61]__0 [7]),
        .I1(\dbg_fir_coefs_reg[60]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[44]__0 [7]),
        .O(\axi_rdata[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_47 
       (.I0(\dbg_fir_coefs_reg[63]__0 [7]),
        .I1(\dbg_fir_coefs_reg[62]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[46]__0 [7]),
        .O(\axi_rdata[7]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_48 
       (.I0(\dbg_fir_coefs_reg[25]__0 [7]),
        .I1(\dbg_fir_coefs_reg[24]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[8]__0 [7]),
        .O(\axi_rdata[7]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_49 
       (.I0(\dbg_fir_coefs_reg[27]__0 [7]),
        .I1(\dbg_fir_coefs_reg[26]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[10]__0 [7]),
        .O(\axi_rdata[7]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[7]_i_5 
       (.I0(\axi_rdata_reg[7]_i_10_n_0 ),
        .I1(\axi_rdata_reg[7]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(axi_araddr[5]),
        .I4(\axi_rdata_reg[7]_i_12_n_0 ),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_50 
       (.I0(\dbg_fir_coefs_reg[29]__0 [7]),
        .I1(\dbg_fir_coefs_reg[28]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[12]__0 [7]),
        .O(\axi_rdata[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_51 
       (.I0(\dbg_fir_coefs_reg[31]__0 [7]),
        .I1(\dbg_fir_coefs_reg[30]__0 [7]),
        .I2(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [7]),
        .I4(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I5(\dbg_fir_coefs_reg[14]__0 [7]),
        .O(\axi_rdata[7]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'hF8C83808)) 
    \axi_rdata[7]_i_6 
       (.I0(\axi_rdata[7]_i_13_n_0 ),
        .I1(axi_araddr[2]),
        .I2(axi_araddr[5]),
        .I3(\axi_rdata_reg[7]_i_14_n_0 ),
        .I4(\axi_rdata_reg[7]_i_15_n_0 ),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[7]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [7]),
        .I1(\axi_araddr_reg[0]_rep__0_n_0 ),
        .I2(\dbg_fir_coefs_reg[99]__0 [7]),
        .I3(\axi_araddr_reg[4]_rep__1_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[7]_i_20_n_0 ),
        .O(\axi_rdata[7]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata_reg[8]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800FF00B800FF)) 
    \axi_rdata[8]_i_14 
       (.I0(\fir_coef_crrnr_reg_n_0_[8] ),
        .I1(axi_araddr[0]),
        .I2(\axi_switches_reg_n_0_[8] ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[8]_i_28_n_0 ),
        .O(\axi_rdata[8]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[8]_i_19 
       (.I0(\dbg_fir_coefs_reg[96]__0 [8]),
        .I1(axi_araddr[0]),
        .I2(\dbg_fir_coefs_reg[97]__0 [8]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[8]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[8]_i_28 
       (.I0(dbg_axi_write_data[8]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(axi_araddr[0]),
        .I4(dbg_axi_write_address[8]),
        .O(\axi_rdata[8]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_29 
       (.I0(\dbg_fir_coefs_reg[81]__0 [8]),
        .I1(\dbg_fir_coefs_reg[80]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[64]__0 [8]),
        .O(\axi_rdata[8]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_3 
       (.I0(\axi_rdata[8]_i_5_n_0 ),
        .I1(\axi_rdata[8]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[8]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[8]_i_8_n_0 ),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_30 
       (.I0(\dbg_fir_coefs_reg[83]__0 [8]),
        .I1(\dbg_fir_coefs_reg[82]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[66]__0 [8]),
        .O(\axi_rdata[8]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_31 
       (.I0(\dbg_fir_coefs_reg[85]__0 [8]),
        .I1(\dbg_fir_coefs_reg[84]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[68]__0 [8]),
        .O(\axi_rdata[8]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_32 
       (.I0(\dbg_fir_coefs_reg[87]__0 [8]),
        .I1(\dbg_fir_coefs_reg[86]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[70]__0 [8]),
        .O(\axi_rdata[8]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_33 
       (.I0(\dbg_fir_coefs_reg[49]__0 [8]),
        .I1(\dbg_fir_coefs_reg[48]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[32]__0 [8]),
        .O(\axi_rdata[8]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_34 
       (.I0(\dbg_fir_coefs_reg[51]__0 [8]),
        .I1(\dbg_fir_coefs_reg[50]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[34]__0 [8]),
        .O(\axi_rdata[8]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_35 
       (.I0(\dbg_fir_coefs_reg[53]__0 [8]),
        .I1(\dbg_fir_coefs_reg[52]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[36]__0 [8]),
        .O(\axi_rdata[8]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_36 
       (.I0(\dbg_fir_coefs_reg[55]__0 [8]),
        .I1(\dbg_fir_coefs_reg[54]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[38]__0 [8]),
        .O(\axi_rdata[8]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_37 
       (.I0(\dbg_fir_coefs_reg[89]__0 [8]),
        .I1(\dbg_fir_coefs_reg[88]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[72]__0 [8]),
        .O(\axi_rdata[8]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_38 
       (.I0(\dbg_fir_coefs_reg[91]__0 [8]),
        .I1(\dbg_fir_coefs_reg[90]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[74]__0 [8]),
        .O(\axi_rdata[8]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_39 
       (.I0(\dbg_fir_coefs_reg[93]__0 [8]),
        .I1(\dbg_fir_coefs_reg[92]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[76]__0 [8]),
        .O(\axi_rdata[8]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[8]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[8]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_40 
       (.I0(\dbg_fir_coefs_reg[95]__0 [8]),
        .I1(\dbg_fir_coefs_reg[94]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[78]__0 [8]),
        .O(\axi_rdata[8]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_41 
       (.I0(\dbg_fir_coefs_reg[57]__0 [8]),
        .I1(\dbg_fir_coefs_reg[56]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[40]__0 [8]),
        .O(\axi_rdata[8]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_42 
       (.I0(\dbg_fir_coefs_reg[59]__0 [8]),
        .I1(\dbg_fir_coefs_reg[58]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[42]__0 [8]),
        .O(\axi_rdata[8]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_43 
       (.I0(\dbg_fir_coefs_reg[61]__0 [8]),
        .I1(\dbg_fir_coefs_reg[60]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[44]__0 [8]),
        .O(\axi_rdata[8]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_44 
       (.I0(\dbg_fir_coefs_reg[63]__0 [8]),
        .I1(\dbg_fir_coefs_reg[62]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[46]__0 [8]),
        .O(\axi_rdata[8]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_45 
       (.I0(\dbg_fir_coefs_reg[25]__0 [8]),
        .I1(\dbg_fir_coefs_reg[24]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[8]__0 [8]),
        .O(\axi_rdata[8]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_46 
       (.I0(\dbg_fir_coefs_reg[27]__0 [8]),
        .I1(\dbg_fir_coefs_reg[26]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[10]__0 [8]),
        .O(\axi_rdata[8]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_47 
       (.I0(\dbg_fir_coefs_reg[29]__0 [8]),
        .I1(\dbg_fir_coefs_reg[28]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[12]__0 [8]),
        .O(\axi_rdata[8]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_48 
       (.I0(\dbg_fir_coefs_reg[31]__0 [8]),
        .I1(\dbg_fir_coefs_reg[30]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[14]__0 [8]),
        .O(\axi_rdata[8]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_49 
       (.I0(\dbg_fir_coefs_reg[17]__0 [8]),
        .I1(\dbg_fir_coefs_reg[16]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[0]__0 [8]),
        .O(\axi_rdata[8]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[8]_i_5 
       (.I0(\axi_rdata_reg[8]_i_10_n_0 ),
        .I1(\axi_rdata_reg[8]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(axi_araddr[5]),
        .I4(\axi_rdata_reg[8]_i_12_n_0 ),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_50 
       (.I0(\dbg_fir_coefs_reg[19]__0 [8]),
        .I1(\dbg_fir_coefs_reg[18]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[2]__0 [8]),
        .O(\axi_rdata[8]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_51 
       (.I0(\dbg_fir_coefs_reg[21]__0 [8]),
        .I1(\dbg_fir_coefs_reg[20]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[4]__0 [8]),
        .O(\axi_rdata[8]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_52 
       (.I0(\dbg_fir_coefs_reg[23]__0 [8]),
        .I1(\dbg_fir_coefs_reg[22]__0 [8]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [8]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[6]__0 [8]),
        .O(\axi_rdata[8]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hA0CFA0C0AFC0A0CF)) 
    \axi_rdata[8]_i_6 
       (.I0(\axi_rdata_reg[8]_i_13_n_0 ),
        .I1(\axi_rdata[8]_i_14_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(axi_araddr[0]),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[8]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [8]),
        .I1(axi_araddr[0]),
        .I2(\dbg_fir_coefs_reg[99]__0 [8]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[8]_i_19_n_0 ),
        .O(\axi_rdata[8]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata_reg[9]_i_2_n_0 ),
        .I1(\axi_rdata[31]_i_4_n_0 ),
        .I2(\axi_rdata[31]_i_5_n_0 ),
        .O(\axi_rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFB800FF00B800FF)) 
    \axi_rdata[9]_i_14 
       (.I0(\fir_coef_crrnr_reg_n_0_[9] ),
        .I1(axi_araddr[0]),
        .I2(\axi_switches_reg_n_0_[9] ),
        .I3(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[9]_i_28_n_0 ),
        .O(\axi_rdata[9]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[9]_i_19 
       (.I0(\dbg_fir_coefs_reg[96]__0 [9]),
        .I1(axi_araddr[0]),
        .I2(\dbg_fir_coefs_reg[97]__0 [9]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[9]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hAEEEA222)) 
    \axi_rdata[9]_i_28 
       (.I0(dbg_axi_write_data[9]),
        .I1(\axi_araddr_reg[1]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(axi_araddr[0]),
        .I4(dbg_axi_write_address[9]),
        .O(\axi_rdata[9]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_29 
       (.I0(\dbg_fir_coefs_reg[81]__0 [9]),
        .I1(\dbg_fir_coefs_reg[80]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[65]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[64]__0 [9]),
        .O(\axi_rdata[9]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_3 
       (.I0(\axi_rdata[9]_i_5_n_0 ),
        .I1(\axi_rdata[9]_i_6_n_0 ),
        .I2(\axi_rdata[12]_i_7_n_0 ),
        .I3(\axi_rdata_reg[9]_i_7_n_0 ),
        .I4(\axi_rdata[31]_i_8_n_0 ),
        .I5(\axi_rdata_reg[9]_i_8_n_0 ),
        .O(\axi_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_30 
       (.I0(\dbg_fir_coefs_reg[83]__0 [9]),
        .I1(\dbg_fir_coefs_reg[82]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[67]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[66]__0 [9]),
        .O(\axi_rdata[9]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_31 
       (.I0(\dbg_fir_coefs_reg[85]__0 [9]),
        .I1(\dbg_fir_coefs_reg[84]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[69]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[68]__0 [9]),
        .O(\axi_rdata[9]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_32 
       (.I0(\dbg_fir_coefs_reg[87]__0 [9]),
        .I1(\dbg_fir_coefs_reg[86]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[71]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[70]__0 [9]),
        .O(\axi_rdata[9]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_33 
       (.I0(\dbg_fir_coefs_reg[49]__0 [9]),
        .I1(\dbg_fir_coefs_reg[48]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[33]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[32]__0 [9]),
        .O(\axi_rdata[9]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_34 
       (.I0(\dbg_fir_coefs_reg[51]__0 [9]),
        .I1(\dbg_fir_coefs_reg[50]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[35]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[34]__0 [9]),
        .O(\axi_rdata[9]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_35 
       (.I0(\dbg_fir_coefs_reg[53]__0 [9]),
        .I1(\dbg_fir_coefs_reg[52]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[37]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[36]__0 [9]),
        .O(\axi_rdata[9]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_36 
       (.I0(\dbg_fir_coefs_reg[55]__0 [9]),
        .I1(\dbg_fir_coefs_reg[54]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[39]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[38]__0 [9]),
        .O(\axi_rdata[9]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_37 
       (.I0(\dbg_fir_coefs_reg[89]__0 [9]),
        .I1(\dbg_fir_coefs_reg[88]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[73]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[72]__0 [9]),
        .O(\axi_rdata[9]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_38 
       (.I0(\dbg_fir_coefs_reg[91]__0 [9]),
        .I1(\dbg_fir_coefs_reg[90]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[75]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[74]__0 [9]),
        .O(\axi_rdata[9]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_39 
       (.I0(\dbg_fir_coefs_reg[93]__0 [9]),
        .I1(\dbg_fir_coefs_reg[92]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[77]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[76]__0 [9]),
        .O(\axi_rdata[9]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \axi_rdata[9]_i_4 
       (.I0(axi_araddr[5]),
        .I1(axi_araddr[6]),
        .I2(\axi_rdata[9]_i_9_n_0 ),
        .I3(axi_araddr[2]),
        .I4(axi_araddr[3]),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_40 
       (.I0(\dbg_fir_coefs_reg[95]__0 [9]),
        .I1(\dbg_fir_coefs_reg[94]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[79]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[78]__0 [9]),
        .O(\axi_rdata[9]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_41 
       (.I0(\dbg_fir_coefs_reg[57]__0 [9]),
        .I1(\dbg_fir_coefs_reg[56]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[41]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[40]__0 [9]),
        .O(\axi_rdata[9]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_42 
       (.I0(\dbg_fir_coefs_reg[59]__0 [9]),
        .I1(\dbg_fir_coefs_reg[58]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[43]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[42]__0 [9]),
        .O(\axi_rdata[9]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_43 
       (.I0(\dbg_fir_coefs_reg[61]__0 [9]),
        .I1(\dbg_fir_coefs_reg[60]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[45]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[44]__0 [9]),
        .O(\axi_rdata[9]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_44 
       (.I0(\dbg_fir_coefs_reg[63]__0 [9]),
        .I1(\dbg_fir_coefs_reg[62]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[47]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[46]__0 [9]),
        .O(\axi_rdata[9]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_45 
       (.I0(\dbg_fir_coefs_reg[25]__0 [9]),
        .I1(\dbg_fir_coefs_reg[24]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[9]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[8]__0 [9]),
        .O(\axi_rdata[9]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_46 
       (.I0(\dbg_fir_coefs_reg[27]__0 [9]),
        .I1(\dbg_fir_coefs_reg[26]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[11]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[10]__0 [9]),
        .O(\axi_rdata[9]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_47 
       (.I0(\dbg_fir_coefs_reg[29]__0 [9]),
        .I1(\dbg_fir_coefs_reg[28]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[13]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[12]__0 [9]),
        .O(\axi_rdata[9]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_48 
       (.I0(\dbg_fir_coefs_reg[31]__0 [9]),
        .I1(\dbg_fir_coefs_reg[30]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[15]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[14]__0 [9]),
        .O(\axi_rdata[9]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_49 
       (.I0(\dbg_fir_coefs_reg[17]__0 [9]),
        .I1(\dbg_fir_coefs_reg[16]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[1]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[0]__0 [9]),
        .O(\axi_rdata[9]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hAFC0A0C0)) 
    \axi_rdata[9]_i_5 
       (.I0(\axi_rdata_reg[9]_i_10_n_0 ),
        .I1(\axi_rdata_reg[9]_i_11_n_0 ),
        .I2(axi_araddr[6]),
        .I3(axi_araddr[5]),
        .I4(\axi_rdata_reg[9]_i_12_n_0 ),
        .O(\axi_rdata[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_50 
       (.I0(\dbg_fir_coefs_reg[19]__0 [9]),
        .I1(\dbg_fir_coefs_reg[18]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[3]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[2]__0 [9]),
        .O(\axi_rdata[9]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_51 
       (.I0(\dbg_fir_coefs_reg[21]__0 [9]),
        .I1(\dbg_fir_coefs_reg[20]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[5]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[4]__0 [9]),
        .O(\axi_rdata[9]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_52 
       (.I0(\dbg_fir_coefs_reg[23]__0 [9]),
        .I1(\dbg_fir_coefs_reg[22]__0 [9]),
        .I2(\axi_araddr_reg[4]_rep_n_0 ),
        .I3(\dbg_fir_coefs_reg[7]__0 [9]),
        .I4(axi_araddr[0]),
        .I5(\dbg_fir_coefs_reg[6]__0 [9]),
        .O(\axi_rdata[9]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0A0C0A0CFA0C0)) 
    \axi_rdata[9]_i_6 
       (.I0(\axi_rdata_reg[9]_i_13_n_0 ),
        .I1(\axi_rdata[9]_i_14_n_0 ),
        .I2(\axi_rdata[31]_i_9_n_0 ),
        .I3(\axi_rdata[31]_i_11_n_0 ),
        .I4(axi_araddr[0]),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00E2FFFF00E20000)) 
    \axi_rdata[9]_i_9 
       (.I0(\dbg_fir_coefs_reg[98]__0 [9]),
        .I1(axi_araddr[0]),
        .I2(\dbg_fir_coefs_reg[99]__0 [9]),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(axi_araddr[1]),
        .I5(\axi_rdata[9]_i_19_n_0 ),
        .O(\axi_rdata[9]_i_9_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[0]_i_1_n_0 ),
        .Q(s00_axi_rdata[0]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[0]_i_10 
       (.I0(\axi_rdata_reg[0]_i_20_n_0 ),
        .I1(\axi_rdata_reg[0]_i_21_n_0 ),
        .O(\axi_rdata_reg[0]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[0]_i_11 
       (.I0(\axi_rdata_reg[0]_i_22_n_0 ),
        .I1(\axi_rdata_reg[0]_i_23_n_0 ),
        .O(\axi_rdata_reg[0]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[0]_i_12 
       (.I0(\axi_rdata_reg[0]_i_24_n_0 ),
        .I1(\axi_rdata_reg[0]_i_25_n_0 ),
        .O(\axi_rdata_reg[0]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[0]_i_13 
       (.I0(\axi_rdata_reg[0]_i_26_n_0 ),
        .I1(\axi_rdata_reg[0]_i_27_n_0 ),
        .O(\axi_rdata_reg[0]_i_13_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[0]_i_15 
       (.I0(\axi_rdata[0]_i_29_n_0 ),
        .I1(\axi_rdata[0]_i_30_n_0 ),
        .O(\axi_rdata_reg[0]_i_15_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[0]_i_16 
       (.I0(\axi_rdata[0]_i_31_n_0 ),
        .I1(\axi_rdata[0]_i_32_n_0 ),
        .O(\axi_rdata_reg[0]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[0]_i_17 
       (.I0(\axi_rdata[0]_i_33_n_0 ),
        .I1(\axi_rdata[0]_i_34_n_0 ),
        .O(\axi_rdata_reg[0]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[0]_i_18 
       (.I0(\axi_rdata[0]_i_35_n_0 ),
        .I1(\axi_rdata[0]_i_36_n_0 ),
        .O(\axi_rdata_reg[0]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[0]_i_2 
       (.I0(\axi_rdata[0]_i_3_n_0 ),
        .I1(\axi_rdata[0]_i_4_n_0 ),
        .O(\axi_rdata_reg[0]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[0]_i_20 
       (.I0(\axi_rdata[0]_i_37_n_0 ),
        .I1(\axi_rdata[0]_i_38_n_0 ),
        .O(\axi_rdata_reg[0]_i_20_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[0]_i_21 
       (.I0(\axi_rdata[0]_i_39_n_0 ),
        .I1(\axi_rdata[0]_i_40_n_0 ),
        .O(\axi_rdata_reg[0]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[0]_i_22 
       (.I0(\axi_rdata[0]_i_41_n_0 ),
        .I1(\axi_rdata[0]_i_42_n_0 ),
        .O(\axi_rdata_reg[0]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[0]_i_23 
       (.I0(\axi_rdata[0]_i_43_n_0 ),
        .I1(\axi_rdata[0]_i_44_n_0 ),
        .O(\axi_rdata_reg[0]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[0]_i_24 
       (.I0(\axi_rdata[0]_i_45_n_0 ),
        .I1(\axi_rdata[0]_i_46_n_0 ),
        .O(\axi_rdata_reg[0]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[0]_i_25 
       (.I0(\axi_rdata[0]_i_47_n_0 ),
        .I1(\axi_rdata[0]_i_48_n_0 ),
        .O(\axi_rdata_reg[0]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[0]_i_26 
       (.I0(\axi_rdata[0]_i_49_n_0 ),
        .I1(\axi_rdata[0]_i_50_n_0 ),
        .O(\axi_rdata_reg[0]_i_26_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_27 
       (.I0(\axi_rdata[0]_i_51_n_0 ),
        .I1(\axi_rdata[0]_i_52_n_0 ),
        .O(\axi_rdata_reg[0]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[0]_i_7 
       (.I0(\axi_rdata_reg[0]_i_15_n_0 ),
        .I1(\axi_rdata_reg[0]_i_16_n_0 ),
        .O(\axi_rdata_reg[0]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[0]_i_8 
       (.I0(\axi_rdata_reg[0]_i_17_n_0 ),
        .I1(\axi_rdata_reg[0]_i_18_n_0 ),
        .O(\axi_rdata_reg[0]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[10] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[10]_i_1_n_0 ),
        .Q(s00_axi_rdata[10]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[10]_i_10 
       (.I0(\axi_rdata_reg[10]_i_20_n_0 ),
        .I1(\axi_rdata_reg[10]_i_21_n_0 ),
        .O(\axi_rdata_reg[10]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[10]_i_11 
       (.I0(\axi_rdata_reg[10]_i_22_n_0 ),
        .I1(\axi_rdata_reg[10]_i_23_n_0 ),
        .O(\axi_rdata_reg[10]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[10]_i_12 
       (.I0(\axi_rdata_reg[10]_i_24_n_0 ),
        .I1(\axi_rdata_reg[10]_i_25_n_0 ),
        .O(\axi_rdata_reg[10]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[10]_i_13 
       (.I0(\axi_rdata_reg[10]_i_26_n_0 ),
        .I1(\axi_rdata_reg[10]_i_27_n_0 ),
        .O(\axi_rdata_reg[10]_i_13_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[10]_i_15 
       (.I0(\axi_rdata[10]_i_29_n_0 ),
        .I1(\axi_rdata[10]_i_30_n_0 ),
        .O(\axi_rdata_reg[10]_i_15_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[10]_i_16 
       (.I0(\axi_rdata[10]_i_31_n_0 ),
        .I1(\axi_rdata[10]_i_32_n_0 ),
        .O(\axi_rdata_reg[10]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[10]_i_17 
       (.I0(\axi_rdata[10]_i_33_n_0 ),
        .I1(\axi_rdata[10]_i_34_n_0 ),
        .O(\axi_rdata_reg[10]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[10]_i_18 
       (.I0(\axi_rdata[10]_i_35_n_0 ),
        .I1(\axi_rdata[10]_i_36_n_0 ),
        .O(\axi_rdata_reg[10]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[10]_i_2 
       (.I0(\axi_rdata[10]_i_3_n_0 ),
        .I1(\axi_rdata[10]_i_4_n_0 ),
        .O(\axi_rdata_reg[10]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[10]_i_20 
       (.I0(\axi_rdata[10]_i_37_n_0 ),
        .I1(\axi_rdata[10]_i_38_n_0 ),
        .O(\axi_rdata_reg[10]_i_20_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[10]_i_21 
       (.I0(\axi_rdata[10]_i_39_n_0 ),
        .I1(\axi_rdata[10]_i_40_n_0 ),
        .O(\axi_rdata_reg[10]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[10]_i_22 
       (.I0(\axi_rdata[10]_i_41_n_0 ),
        .I1(\axi_rdata[10]_i_42_n_0 ),
        .O(\axi_rdata_reg[10]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[10]_i_23 
       (.I0(\axi_rdata[10]_i_43_n_0 ),
        .I1(\axi_rdata[10]_i_44_n_0 ),
        .O(\axi_rdata_reg[10]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[10]_i_24 
       (.I0(\axi_rdata[10]_i_45_n_0 ),
        .I1(\axi_rdata[10]_i_46_n_0 ),
        .O(\axi_rdata_reg[10]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[10]_i_25 
       (.I0(\axi_rdata[10]_i_47_n_0 ),
        .I1(\axi_rdata[10]_i_48_n_0 ),
        .O(\axi_rdata_reg[10]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[10]_i_26 
       (.I0(\axi_rdata[10]_i_49_n_0 ),
        .I1(\axi_rdata[10]_i_50_n_0 ),
        .O(\axi_rdata_reg[10]_i_26_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[10]_i_27 
       (.I0(\axi_rdata[10]_i_51_n_0 ),
        .I1(\axi_rdata[10]_i_52_n_0 ),
        .O(\axi_rdata_reg[10]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[10]_i_7 
       (.I0(\axi_rdata_reg[10]_i_15_n_0 ),
        .I1(\axi_rdata_reg[10]_i_16_n_0 ),
        .O(\axi_rdata_reg[10]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[10]_i_8 
       (.I0(\axi_rdata_reg[10]_i_17_n_0 ),
        .I1(\axi_rdata_reg[10]_i_18_n_0 ),
        .O(\axi_rdata_reg[10]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[11] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[11]_i_1_n_0 ),
        .Q(s00_axi_rdata[11]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[11]_i_10 
       (.I0(\axi_rdata_reg[11]_i_20_n_0 ),
        .I1(\axi_rdata_reg[11]_i_21_n_0 ),
        .O(\axi_rdata_reg[11]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[11]_i_11 
       (.I0(\axi_rdata_reg[11]_i_22_n_0 ),
        .I1(\axi_rdata_reg[11]_i_23_n_0 ),
        .O(\axi_rdata_reg[11]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[11]_i_12 
       (.I0(\axi_rdata_reg[11]_i_24_n_0 ),
        .I1(\axi_rdata_reg[11]_i_25_n_0 ),
        .O(\axi_rdata_reg[11]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[11]_i_13 
       (.I0(\axi_rdata_reg[11]_i_26_n_0 ),
        .I1(\axi_rdata_reg[11]_i_27_n_0 ),
        .O(\axi_rdata_reg[11]_i_13_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[11]_i_15 
       (.I0(\axi_rdata[11]_i_29_n_0 ),
        .I1(\axi_rdata[11]_i_30_n_0 ),
        .O(\axi_rdata_reg[11]_i_15_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_16 
       (.I0(\axi_rdata[11]_i_31_n_0 ),
        .I1(\axi_rdata[11]_i_32_n_0 ),
        .O(\axi_rdata_reg[11]_i_16_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_17 
       (.I0(\axi_rdata[11]_i_33_n_0 ),
        .I1(\axi_rdata[11]_i_34_n_0 ),
        .O(\axi_rdata_reg[11]_i_17_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_18 
       (.I0(\axi_rdata[11]_i_35_n_0 ),
        .I1(\axi_rdata[11]_i_36_n_0 ),
        .O(\axi_rdata_reg[11]_i_18_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_2 
       (.I0(\axi_rdata[11]_i_3_n_0 ),
        .I1(\axi_rdata[11]_i_4_n_0 ),
        .O(\axi_rdata_reg[11]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[11]_i_20 
       (.I0(\axi_rdata[11]_i_37_n_0 ),
        .I1(\axi_rdata[11]_i_38_n_0 ),
        .O(\axi_rdata_reg[11]_i_20_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_21 
       (.I0(\axi_rdata[11]_i_39_n_0 ),
        .I1(\axi_rdata[11]_i_40_n_0 ),
        .O(\axi_rdata_reg[11]_i_21_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_22 
       (.I0(\axi_rdata[11]_i_41_n_0 ),
        .I1(\axi_rdata[11]_i_42_n_0 ),
        .O(\axi_rdata_reg[11]_i_22_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_23 
       (.I0(\axi_rdata[11]_i_43_n_0 ),
        .I1(\axi_rdata[11]_i_44_n_0 ),
        .O(\axi_rdata_reg[11]_i_23_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_24 
       (.I0(\axi_rdata[11]_i_45_n_0 ),
        .I1(\axi_rdata[11]_i_46_n_0 ),
        .O(\axi_rdata_reg[11]_i_24_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_25 
       (.I0(\axi_rdata[11]_i_47_n_0 ),
        .I1(\axi_rdata[11]_i_48_n_0 ),
        .O(\axi_rdata_reg[11]_i_25_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_26 
       (.I0(\axi_rdata[11]_i_49_n_0 ),
        .I1(\axi_rdata[11]_i_50_n_0 ),
        .O(\axi_rdata_reg[11]_i_26_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[11]_i_27 
       (.I0(\axi_rdata[11]_i_51_n_0 ),
        .I1(\axi_rdata[11]_i_52_n_0 ),
        .O(\axi_rdata_reg[11]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[11]_i_7 
       (.I0(\axi_rdata_reg[11]_i_15_n_0 ),
        .I1(\axi_rdata_reg[11]_i_16_n_0 ),
        .O(\axi_rdata_reg[11]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[11]_i_8 
       (.I0(\axi_rdata_reg[11]_i_17_n_0 ),
        .I1(\axi_rdata_reg[11]_i_18_n_0 ),
        .O(\axi_rdata_reg[11]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[12] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[12]_i_1_n_0 ),
        .Q(s00_axi_rdata[12]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[12]_i_11 
       (.I0(\axi_rdata_reg[12]_i_22_n_0 ),
        .I1(\axi_rdata_reg[12]_i_23_n_0 ),
        .O(\axi_rdata_reg[12]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[12]_i_12 
       (.I0(\axi_rdata_reg[12]_i_24_n_0 ),
        .I1(\axi_rdata_reg[12]_i_25_n_0 ),
        .O(\axi_rdata_reg[12]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[12]_i_13 
       (.I0(\axi_rdata_reg[12]_i_26_n_0 ),
        .I1(\axi_rdata_reg[12]_i_27_n_0 ),
        .O(\axi_rdata_reg[12]_i_13_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[12]_i_15 
       (.I0(\axi_rdata[12]_i_29_n_0 ),
        .I1(\axi_rdata[12]_i_30_n_0 ),
        .O(\axi_rdata_reg[12]_i_15_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_16 
       (.I0(\axi_rdata[12]_i_31_n_0 ),
        .I1(\axi_rdata[12]_i_32_n_0 ),
        .O(\axi_rdata_reg[12]_i_16_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_17 
       (.I0(\axi_rdata[12]_i_33_n_0 ),
        .I1(\axi_rdata[12]_i_34_n_0 ),
        .O(\axi_rdata_reg[12]_i_17_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_18 
       (.I0(\axi_rdata[12]_i_35_n_0 ),
        .I1(\axi_rdata[12]_i_36_n_0 ),
        .O(\axi_rdata_reg[12]_i_18_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_19 
       (.I0(\axi_rdata[12]_i_37_n_0 ),
        .I1(\axi_rdata[12]_i_38_n_0 ),
        .O(\axi_rdata_reg[12]_i_19_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_2 
       (.I0(\axi_rdata[12]_i_3_n_0 ),
        .I1(\axi_rdata[12]_i_4_n_0 ),
        .O(\axi_rdata_reg[12]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[12]_i_20 
       (.I0(\axi_rdata[12]_i_39_n_0 ),
        .I1(\axi_rdata[12]_i_40_n_0 ),
        .O(\axi_rdata_reg[12]_i_20_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_22 
       (.I0(\axi_rdata[12]_i_41_n_0 ),
        .I1(\axi_rdata[12]_i_42_n_0 ),
        .O(\axi_rdata_reg[12]_i_22_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_23 
       (.I0(\axi_rdata[12]_i_43_n_0 ),
        .I1(\axi_rdata[12]_i_44_n_0 ),
        .O(\axi_rdata_reg[12]_i_23_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_24 
       (.I0(\axi_rdata[12]_i_45_n_0 ),
        .I1(\axi_rdata[12]_i_46_n_0 ),
        .O(\axi_rdata_reg[12]_i_24_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_25 
       (.I0(\axi_rdata[12]_i_47_n_0 ),
        .I1(\axi_rdata[12]_i_48_n_0 ),
        .O(\axi_rdata_reg[12]_i_25_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_26 
       (.I0(\axi_rdata[12]_i_49_n_0 ),
        .I1(\axi_rdata[12]_i_50_n_0 ),
        .O(\axi_rdata_reg[12]_i_26_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF7 \axi_rdata_reg[12]_i_27 
       (.I0(\axi_rdata[12]_i_51_n_0 ),
        .I1(\axi_rdata[12]_i_52_n_0 ),
        .O(\axi_rdata_reg[12]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep_n_0 ));
  MUXF8 \axi_rdata_reg[12]_i_8 
       (.I0(\axi_rdata_reg[12]_i_17_n_0 ),
        .I1(\axi_rdata_reg[12]_i_18_n_0 ),
        .O(\axi_rdata_reg[12]_i_8_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[12]_i_9 
       (.I0(\axi_rdata_reg[12]_i_19_n_0 ),
        .I1(\axi_rdata_reg[12]_i_20_n_0 ),
        .O(\axi_rdata_reg[12]_i_9_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[13] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[13]_i_1_n_0 ),
        .Q(s00_axi_rdata[13]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[14] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[14]_i_1_n_0 ),
        .Q(s00_axi_rdata[14]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[15] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[15]_i_1_n_0 ),
        .Q(s00_axi_rdata[15]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[16] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[16]_i_1_n_0 ),
        .Q(s00_axi_rdata[16]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[17] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[17]_i_1_n_0 ),
        .Q(s00_axi_rdata[17]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[18] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[18]_i_1_n_0 ),
        .Q(s00_axi_rdata[18]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[19] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[19]_i_1_n_0 ),
        .Q(s00_axi_rdata[19]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[1] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[1]_i_1_n_0 ),
        .Q(s00_axi_rdata[1]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[1]_i_10 
       (.I0(\axi_rdata_reg[1]_i_21_n_0 ),
        .I1(\axi_rdata_reg[1]_i_22_n_0 ),
        .O(\axi_rdata_reg[1]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[1]_i_11 
       (.I0(\axi_rdata_reg[1]_i_23_n_0 ),
        .I1(\axi_rdata_reg[1]_i_24_n_0 ),
        .O(\axi_rdata_reg[1]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[1]_i_12 
       (.I0(\axi_rdata_reg[1]_i_25_n_0 ),
        .I1(\axi_rdata_reg[1]_i_26_n_0 ),
        .O(\axi_rdata_reg[1]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[1]_i_14 
       (.I0(\axi_rdata_reg[1]_i_27_n_0 ),
        .I1(\axi_rdata_reg[1]_i_28_n_0 ),
        .O(\axi_rdata_reg[1]_i_14_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[1]_i_16 
       (.I0(\axi_rdata[1]_i_30_n_0 ),
        .I1(\axi_rdata[1]_i_31_n_0 ),
        .O(\axi_rdata_reg[1]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_17 
       (.I0(\axi_rdata[1]_i_32_n_0 ),
        .I1(\axi_rdata[1]_i_33_n_0 ),
        .O(\axi_rdata_reg[1]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_18 
       (.I0(\axi_rdata[1]_i_34_n_0 ),
        .I1(\axi_rdata[1]_i_35_n_0 ),
        .O(\axi_rdata_reg[1]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_19 
       (.I0(\axi_rdata[1]_i_36_n_0 ),
        .I1(\axi_rdata[1]_i_37_n_0 ),
        .O(\axi_rdata_reg[1]_i_19_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_2 
       (.I0(\axi_rdata[1]_i_3_n_0 ),
        .I1(\axi_rdata[1]_i_4_n_0 ),
        .O(\axi_rdata_reg[1]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[1]_i_21 
       (.I0(\axi_rdata[1]_i_38_n_0 ),
        .I1(\axi_rdata[1]_i_39_n_0 ),
        .O(\axi_rdata_reg[1]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_22 
       (.I0(\axi_rdata[1]_i_40_n_0 ),
        .I1(\axi_rdata[1]_i_41_n_0 ),
        .O(\axi_rdata_reg[1]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_23 
       (.I0(\axi_rdata[1]_i_42_n_0 ),
        .I1(\axi_rdata[1]_i_43_n_0 ),
        .O(\axi_rdata_reg[1]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_24 
       (.I0(\axi_rdata[1]_i_44_n_0 ),
        .I1(\axi_rdata[1]_i_45_n_0 ),
        .O(\axi_rdata_reg[1]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_25 
       (.I0(\axi_rdata[1]_i_46_n_0 ),
        .I1(\axi_rdata[1]_i_47_n_0 ),
        .O(\axi_rdata_reg[1]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_26 
       (.I0(\axi_rdata[1]_i_48_n_0 ),
        .I1(\axi_rdata[1]_i_49_n_0 ),
        .O(\axi_rdata_reg[1]_i_26_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_27 
       (.I0(\axi_rdata[1]_i_50_n_0 ),
        .I1(\axi_rdata[1]_i_51_n_0 ),
        .O(\axi_rdata_reg[1]_i_27_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[1]_i_28 
       (.I0(\axi_rdata[1]_i_52_n_0 ),
        .I1(\axi_rdata[1]_i_53_n_0 ),
        .O(\axi_rdata_reg[1]_i_28_n_0 ),
        .S(axi_araddr[1]));
  MUXF8 \axi_rdata_reg[1]_i_7 
       (.I0(\axi_rdata_reg[1]_i_16_n_0 ),
        .I1(\axi_rdata_reg[1]_i_17_n_0 ),
        .O(\axi_rdata_reg[1]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[1]_i_8 
       (.I0(\axi_rdata_reg[1]_i_18_n_0 ),
        .I1(\axi_rdata_reg[1]_i_19_n_0 ),
        .O(\axi_rdata_reg[1]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[20] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[20]_i_1_n_0 ),
        .Q(s00_axi_rdata[20]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[21] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[21]_i_1_n_0 ),
        .Q(s00_axi_rdata[21]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[22] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[22]_i_1_n_0 ),
        .Q(s00_axi_rdata[22]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[23] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[23]_i_1_n_0 ),
        .Q(s00_axi_rdata[23]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[24] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[24]_i_1_n_0 ),
        .Q(s00_axi_rdata[24]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[25] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[25]_i_1_n_0 ),
        .Q(s00_axi_rdata[25]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[26] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[26]_i_1_n_0 ),
        .Q(s00_axi_rdata[26]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[27] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[27]_i_1_n_0 ),
        .Q(s00_axi_rdata[27]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[28] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[28]_i_1_n_0 ),
        .Q(s00_axi_rdata[28]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[29] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[29]_i_1_n_0 ),
        .Q(s00_axi_rdata[29]),
        .R(axi_awready_i_1_n_0));
  FDRE \axi_rdata_reg[2] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[2]_i_1_n_0 ),
        .Q(s00_axi_rdata[2]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[2]_i_10 
       (.I0(\axi_rdata_reg[2]_i_21_n_0 ),
        .I1(\axi_rdata_reg[2]_i_22_n_0 ),
        .O(\axi_rdata_reg[2]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[2]_i_11 
       (.I0(\axi_rdata_reg[2]_i_23_n_0 ),
        .I1(\axi_rdata_reg[2]_i_24_n_0 ),
        .O(\axi_rdata_reg[2]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[2]_i_12 
       (.I0(\axi_rdata_reg[2]_i_25_n_0 ),
        .I1(\axi_rdata_reg[2]_i_26_n_0 ),
        .O(\axi_rdata_reg[2]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[2]_i_14 
       (.I0(\axi_rdata_reg[2]_i_27_n_0 ),
        .I1(\axi_rdata_reg[2]_i_28_n_0 ),
        .O(\axi_rdata_reg[2]_i_14_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[2]_i_16 
       (.I0(\axi_rdata[2]_i_30_n_0 ),
        .I1(\axi_rdata[2]_i_31_n_0 ),
        .O(\axi_rdata_reg[2]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[2]_i_17 
       (.I0(\axi_rdata[2]_i_32_n_0 ),
        .I1(\axi_rdata[2]_i_33_n_0 ),
        .O(\axi_rdata_reg[2]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[2]_i_18 
       (.I0(\axi_rdata[2]_i_34_n_0 ),
        .I1(\axi_rdata[2]_i_35_n_0 ),
        .O(\axi_rdata_reg[2]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[2]_i_19 
       (.I0(\axi_rdata[2]_i_36_n_0 ),
        .I1(\axi_rdata[2]_i_37_n_0 ),
        .O(\axi_rdata_reg[2]_i_19_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[2]_i_2 
       (.I0(\axi_rdata[2]_i_3_n_0 ),
        .I1(\axi_rdata[2]_i_4_n_0 ),
        .O(\axi_rdata_reg[2]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[2]_i_21 
       (.I0(\axi_rdata[2]_i_38_n_0 ),
        .I1(\axi_rdata[2]_i_39_n_0 ),
        .O(\axi_rdata_reg[2]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[2]_i_22 
       (.I0(\axi_rdata[2]_i_40_n_0 ),
        .I1(\axi_rdata[2]_i_41_n_0 ),
        .O(\axi_rdata_reg[2]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[2]_i_23 
       (.I0(\axi_rdata[2]_i_42_n_0 ),
        .I1(\axi_rdata[2]_i_43_n_0 ),
        .O(\axi_rdata_reg[2]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[2]_i_24 
       (.I0(\axi_rdata[2]_i_44_n_0 ),
        .I1(\axi_rdata[2]_i_45_n_0 ),
        .O(\axi_rdata_reg[2]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[2]_i_25 
       (.I0(\axi_rdata[2]_i_46_n_0 ),
        .I1(\axi_rdata[2]_i_47_n_0 ),
        .O(\axi_rdata_reg[2]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[2]_i_26 
       (.I0(\axi_rdata[2]_i_48_n_0 ),
        .I1(\axi_rdata[2]_i_49_n_0 ),
        .O(\axi_rdata_reg[2]_i_26_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[2]_i_27 
       (.I0(\axi_rdata[2]_i_50_n_0 ),
        .I1(\axi_rdata[2]_i_51_n_0 ),
        .O(\axi_rdata_reg[2]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[2]_i_28 
       (.I0(\axi_rdata[2]_i_52_n_0 ),
        .I1(\axi_rdata[2]_i_53_n_0 ),
        .O(\axi_rdata_reg[2]_i_28_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[2]_i_7 
       (.I0(\axi_rdata_reg[2]_i_16_n_0 ),
        .I1(\axi_rdata_reg[2]_i_17_n_0 ),
        .O(\axi_rdata_reg[2]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[2]_i_8 
       (.I0(\axi_rdata_reg[2]_i_18_n_0 ),
        .I1(\axi_rdata_reg[2]_i_19_n_0 ),
        .O(\axi_rdata_reg[2]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[30] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[30]_i_1_n_0 ),
        .Q(s00_axi_rdata[30]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[30]_i_10 
       (.I0(\axi_rdata_reg[30]_i_16_n_0 ),
        .I1(\axi_rdata_reg[30]_i_17_n_0 ),
        .O(\axi_rdata_reg[30]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[30]_i_12 
       (.I0(\axi_rdata[30]_i_18_n_0 ),
        .I1(\axi_rdata[30]_i_19_n_0 ),
        .O(\axi_rdata_reg[30]_i_12_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_13 
       (.I0(\axi_rdata[30]_i_20_n_0 ),
        .I1(\axi_rdata[30]_i_21_n_0 ),
        .O(\axi_rdata_reg[30]_i_13_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_14 
       (.I0(\axi_rdata[30]_i_22_n_0 ),
        .I1(\axi_rdata[30]_i_23_n_0 ),
        .O(\axi_rdata_reg[30]_i_14_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_15 
       (.I0(\axi_rdata[30]_i_24_n_0 ),
        .I1(\axi_rdata[30]_i_25_n_0 ),
        .O(\axi_rdata_reg[30]_i_15_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_16 
       (.I0(\axi_rdata[30]_i_26_n_0 ),
        .I1(\axi_rdata[30]_i_27_n_0 ),
        .O(\axi_rdata_reg[30]_i_16_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[30]_i_17 
       (.I0(\axi_rdata[30]_i_28_n_0 ),
        .I1(\axi_rdata[30]_i_29_n_0 ),
        .O(\axi_rdata_reg[30]_i_17_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[30]_i_8 
       (.I0(\axi_rdata_reg[30]_i_12_n_0 ),
        .I1(\axi_rdata_reg[30]_i_13_n_0 ),
        .O(\axi_rdata_reg[30]_i_8_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[30]_i_9 
       (.I0(\axi_rdata_reg[30]_i_14_n_0 ),
        .I1(\axi_rdata_reg[30]_i_15_n_0 ),
        .O(\axi_rdata_reg[30]_i_9_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[31] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[31]_i_2_n_0 ),
        .Q(s00_axi_rdata[31]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[31]_i_12 
       (.I0(\axi_rdata_reg[31]_i_17_n_0 ),
        .I1(\axi_rdata_reg[31]_i_18_n_0 ),
        .O(\axi_rdata_reg[31]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[31]_i_13 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\axi_rdata[31]_i_20_n_0 ),
        .O(\axi_rdata_reg[31]_i_13_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_14 
       (.I0(\axi_rdata[31]_i_21_n_0 ),
        .I1(\axi_rdata[31]_i_22_n_0 ),
        .O(\axi_rdata_reg[31]_i_14_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_15 
       (.I0(\axi_rdata[31]_i_23_n_0 ),
        .I1(\axi_rdata[31]_i_24_n_0 ),
        .O(\axi_rdata_reg[31]_i_15_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_16 
       (.I0(\axi_rdata[31]_i_25_n_0 ),
        .I1(\axi_rdata[31]_i_26_n_0 ),
        .O(\axi_rdata_reg[31]_i_16_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_17 
       (.I0(\axi_rdata[31]_i_27_n_0 ),
        .I1(\axi_rdata[31]_i_28_n_0 ),
        .O(\axi_rdata_reg[31]_i_17_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[31]_i_18 
       (.I0(\axi_rdata[31]_i_29_n_0 ),
        .I1(\axi_rdata[31]_i_30_n_0 ),
        .O(\axi_rdata_reg[31]_i_18_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  FDRE \axi_rdata_reg[3] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[3]_i_1_n_0 ),
        .Q(s00_axi_rdata[3]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[3]_i_10 
       (.I0(\axi_rdata_reg[3]_i_21_n_0 ),
        .I1(\axi_rdata_reg[3]_i_22_n_0 ),
        .O(\axi_rdata_reg[3]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[3]_i_11 
       (.I0(\axi_rdata_reg[3]_i_23_n_0 ),
        .I1(\axi_rdata_reg[3]_i_24_n_0 ),
        .O(\axi_rdata_reg[3]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[3]_i_12 
       (.I0(\axi_rdata_reg[3]_i_25_n_0 ),
        .I1(\axi_rdata_reg[3]_i_26_n_0 ),
        .O(\axi_rdata_reg[3]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[3]_i_14 
       (.I0(\axi_rdata_reg[3]_i_27_n_0 ),
        .I1(\axi_rdata_reg[3]_i_28_n_0 ),
        .O(\axi_rdata_reg[3]_i_14_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[3]_i_16 
       (.I0(\axi_rdata[3]_i_30_n_0 ),
        .I1(\axi_rdata[3]_i_31_n_0 ),
        .O(\axi_rdata_reg[3]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[3]_i_17 
       (.I0(\axi_rdata[3]_i_32_n_0 ),
        .I1(\axi_rdata[3]_i_33_n_0 ),
        .O(\axi_rdata_reg[3]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[3]_i_18 
       (.I0(\axi_rdata[3]_i_34_n_0 ),
        .I1(\axi_rdata[3]_i_35_n_0 ),
        .O(\axi_rdata_reg[3]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[3]_i_19 
       (.I0(\axi_rdata[3]_i_36_n_0 ),
        .I1(\axi_rdata[3]_i_37_n_0 ),
        .O(\axi_rdata_reg[3]_i_19_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[3]_i_2 
       (.I0(\axi_rdata[3]_i_3_n_0 ),
        .I1(\axi_rdata[3]_i_4_n_0 ),
        .O(\axi_rdata_reg[3]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[3]_i_21 
       (.I0(\axi_rdata[3]_i_38_n_0 ),
        .I1(\axi_rdata[3]_i_39_n_0 ),
        .O(\axi_rdata_reg[3]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[3]_i_22 
       (.I0(\axi_rdata[3]_i_40_n_0 ),
        .I1(\axi_rdata[3]_i_41_n_0 ),
        .O(\axi_rdata_reg[3]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[3]_i_23 
       (.I0(\axi_rdata[3]_i_42_n_0 ),
        .I1(\axi_rdata[3]_i_43_n_0 ),
        .O(\axi_rdata_reg[3]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[3]_i_24 
       (.I0(\axi_rdata[3]_i_44_n_0 ),
        .I1(\axi_rdata[3]_i_45_n_0 ),
        .O(\axi_rdata_reg[3]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[3]_i_25 
       (.I0(\axi_rdata[3]_i_46_n_0 ),
        .I1(\axi_rdata[3]_i_47_n_0 ),
        .O(\axi_rdata_reg[3]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[3]_i_26 
       (.I0(\axi_rdata[3]_i_48_n_0 ),
        .I1(\axi_rdata[3]_i_49_n_0 ),
        .O(\axi_rdata_reg[3]_i_26_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[3]_i_27 
       (.I0(\axi_rdata[3]_i_50_n_0 ),
        .I1(\axi_rdata[3]_i_51_n_0 ),
        .O(\axi_rdata_reg[3]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[3]_i_28 
       (.I0(\axi_rdata[3]_i_52_n_0 ),
        .I1(\axi_rdata[3]_i_53_n_0 ),
        .O(\axi_rdata_reg[3]_i_28_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[3]_i_7 
       (.I0(\axi_rdata_reg[3]_i_16_n_0 ),
        .I1(\axi_rdata_reg[3]_i_17_n_0 ),
        .O(\axi_rdata_reg[3]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[3]_i_8 
       (.I0(\axi_rdata_reg[3]_i_18_n_0 ),
        .I1(\axi_rdata_reg[3]_i_19_n_0 ),
        .O(\axi_rdata_reg[3]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[4] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[4]_i_1_n_0 ),
        .Q(s00_axi_rdata[4]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[4]_i_10 
       (.I0(\axi_rdata_reg[4]_i_21_n_0 ),
        .I1(\axi_rdata_reg[4]_i_22_n_0 ),
        .O(\axi_rdata_reg[4]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[4]_i_11 
       (.I0(\axi_rdata_reg[4]_i_23_n_0 ),
        .I1(\axi_rdata_reg[4]_i_24_n_0 ),
        .O(\axi_rdata_reg[4]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[4]_i_12 
       (.I0(\axi_rdata_reg[4]_i_25_n_0 ),
        .I1(\axi_rdata_reg[4]_i_26_n_0 ),
        .O(\axi_rdata_reg[4]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[4]_i_14 
       (.I0(\axi_rdata_reg[4]_i_27_n_0 ),
        .I1(\axi_rdata_reg[4]_i_28_n_0 ),
        .O(\axi_rdata_reg[4]_i_14_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[4]_i_16 
       (.I0(\axi_rdata[4]_i_30_n_0 ),
        .I1(\axi_rdata[4]_i_31_n_0 ),
        .O(\axi_rdata_reg[4]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[4]_i_17 
       (.I0(\axi_rdata[4]_i_32_n_0 ),
        .I1(\axi_rdata[4]_i_33_n_0 ),
        .O(\axi_rdata_reg[4]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[4]_i_18 
       (.I0(\axi_rdata[4]_i_34_n_0 ),
        .I1(\axi_rdata[4]_i_35_n_0 ),
        .O(\axi_rdata_reg[4]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[4]_i_19 
       (.I0(\axi_rdata[4]_i_36_n_0 ),
        .I1(\axi_rdata[4]_i_37_n_0 ),
        .O(\axi_rdata_reg[4]_i_19_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[4]_i_2 
       (.I0(\axi_rdata[4]_i_3_n_0 ),
        .I1(\axi_rdata[4]_i_4_n_0 ),
        .O(\axi_rdata_reg[4]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[4]_i_21 
       (.I0(\axi_rdata[4]_i_38_n_0 ),
        .I1(\axi_rdata[4]_i_39_n_0 ),
        .O(\axi_rdata_reg[4]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[4]_i_22 
       (.I0(\axi_rdata[4]_i_40_n_0 ),
        .I1(\axi_rdata[4]_i_41_n_0 ),
        .O(\axi_rdata_reg[4]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[4]_i_23 
       (.I0(\axi_rdata[4]_i_42_n_0 ),
        .I1(\axi_rdata[4]_i_43_n_0 ),
        .O(\axi_rdata_reg[4]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[4]_i_24 
       (.I0(\axi_rdata[4]_i_44_n_0 ),
        .I1(\axi_rdata[4]_i_45_n_0 ),
        .O(\axi_rdata_reg[4]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[4]_i_25 
       (.I0(\axi_rdata[4]_i_46_n_0 ),
        .I1(\axi_rdata[4]_i_47_n_0 ),
        .O(\axi_rdata_reg[4]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[4]_i_26 
       (.I0(\axi_rdata[4]_i_48_n_0 ),
        .I1(\axi_rdata[4]_i_49_n_0 ),
        .O(\axi_rdata_reg[4]_i_26_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[4]_i_27 
       (.I0(\axi_rdata[4]_i_50_n_0 ),
        .I1(\axi_rdata[4]_i_51_n_0 ),
        .O(\axi_rdata_reg[4]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[4]_i_28 
       (.I0(\axi_rdata[4]_i_52_n_0 ),
        .I1(\axi_rdata[4]_i_53_n_0 ),
        .O(\axi_rdata_reg[4]_i_28_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[4]_i_7 
       (.I0(\axi_rdata_reg[4]_i_16_n_0 ),
        .I1(\axi_rdata_reg[4]_i_17_n_0 ),
        .O(\axi_rdata_reg[4]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[4]_i_8 
       (.I0(\axi_rdata_reg[4]_i_18_n_0 ),
        .I1(\axi_rdata_reg[4]_i_19_n_0 ),
        .O(\axi_rdata_reg[4]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[5] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[5]_i_1_n_0 ),
        .Q(s00_axi_rdata[5]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[5]_i_10 
       (.I0(\axi_rdata_reg[5]_i_21_n_0 ),
        .I1(\axi_rdata_reg[5]_i_22_n_0 ),
        .O(\axi_rdata_reg[5]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[5]_i_11 
       (.I0(\axi_rdata_reg[5]_i_23_n_0 ),
        .I1(\axi_rdata_reg[5]_i_24_n_0 ),
        .O(\axi_rdata_reg[5]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[5]_i_12 
       (.I0(\axi_rdata_reg[5]_i_25_n_0 ),
        .I1(\axi_rdata_reg[5]_i_26_n_0 ),
        .O(\axi_rdata_reg[5]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[5]_i_14 
       (.I0(\axi_rdata_reg[5]_i_27_n_0 ),
        .I1(\axi_rdata_reg[5]_i_28_n_0 ),
        .O(\axi_rdata_reg[5]_i_14_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[5]_i_16 
       (.I0(\axi_rdata[5]_i_30_n_0 ),
        .I1(\axi_rdata[5]_i_31_n_0 ),
        .O(\axi_rdata_reg[5]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[5]_i_17 
       (.I0(\axi_rdata[5]_i_32_n_0 ),
        .I1(\axi_rdata[5]_i_33_n_0 ),
        .O(\axi_rdata_reg[5]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[5]_i_18 
       (.I0(\axi_rdata[5]_i_34_n_0 ),
        .I1(\axi_rdata[5]_i_35_n_0 ),
        .O(\axi_rdata_reg[5]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[5]_i_19 
       (.I0(\axi_rdata[5]_i_36_n_0 ),
        .I1(\axi_rdata[5]_i_37_n_0 ),
        .O(\axi_rdata_reg[5]_i_19_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[5]_i_2 
       (.I0(\axi_rdata[5]_i_3_n_0 ),
        .I1(\axi_rdata[5]_i_4_n_0 ),
        .O(\axi_rdata_reg[5]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[5]_i_21 
       (.I0(\axi_rdata[5]_i_38_n_0 ),
        .I1(\axi_rdata[5]_i_39_n_0 ),
        .O(\axi_rdata_reg[5]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[5]_i_22 
       (.I0(\axi_rdata[5]_i_40_n_0 ),
        .I1(\axi_rdata[5]_i_41_n_0 ),
        .O(\axi_rdata_reg[5]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[5]_i_23 
       (.I0(\axi_rdata[5]_i_42_n_0 ),
        .I1(\axi_rdata[5]_i_43_n_0 ),
        .O(\axi_rdata_reg[5]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[5]_i_24 
       (.I0(\axi_rdata[5]_i_44_n_0 ),
        .I1(\axi_rdata[5]_i_45_n_0 ),
        .O(\axi_rdata_reg[5]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[5]_i_25 
       (.I0(\axi_rdata[5]_i_46_n_0 ),
        .I1(\axi_rdata[5]_i_47_n_0 ),
        .O(\axi_rdata_reg[5]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[5]_i_26 
       (.I0(\axi_rdata[5]_i_48_n_0 ),
        .I1(\axi_rdata[5]_i_49_n_0 ),
        .O(\axi_rdata_reg[5]_i_26_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[5]_i_27 
       (.I0(\axi_rdata[5]_i_50_n_0 ),
        .I1(\axi_rdata[5]_i_51_n_0 ),
        .O(\axi_rdata_reg[5]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[5]_i_28 
       (.I0(\axi_rdata[5]_i_52_n_0 ),
        .I1(\axi_rdata[5]_i_53_n_0 ),
        .O(\axi_rdata_reg[5]_i_28_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[5]_i_7 
       (.I0(\axi_rdata_reg[5]_i_16_n_0 ),
        .I1(\axi_rdata_reg[5]_i_17_n_0 ),
        .O(\axi_rdata_reg[5]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[5]_i_8 
       (.I0(\axi_rdata_reg[5]_i_18_n_0 ),
        .I1(\axi_rdata_reg[5]_i_19_n_0 ),
        .O(\axi_rdata_reg[5]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[6] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[6]_i_1_n_0 ),
        .Q(s00_axi_rdata[6]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[6]_i_10 
       (.I0(\axi_rdata_reg[6]_i_21_n_0 ),
        .I1(\axi_rdata_reg[6]_i_22_n_0 ),
        .O(\axi_rdata_reg[6]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[6]_i_11 
       (.I0(\axi_rdata_reg[6]_i_23_n_0 ),
        .I1(\axi_rdata_reg[6]_i_24_n_0 ),
        .O(\axi_rdata_reg[6]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[6]_i_12 
       (.I0(\axi_rdata_reg[6]_i_25_n_0 ),
        .I1(\axi_rdata_reg[6]_i_26_n_0 ),
        .O(\axi_rdata_reg[6]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[6]_i_14 
       (.I0(\axi_rdata_reg[6]_i_27_n_0 ),
        .I1(\axi_rdata_reg[6]_i_28_n_0 ),
        .O(\axi_rdata_reg[6]_i_14_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[6]_i_16 
       (.I0(\axi_rdata[6]_i_30_n_0 ),
        .I1(\axi_rdata[6]_i_31_n_0 ),
        .O(\axi_rdata_reg[6]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[6]_i_17 
       (.I0(\axi_rdata[6]_i_32_n_0 ),
        .I1(\axi_rdata[6]_i_33_n_0 ),
        .O(\axi_rdata_reg[6]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[6]_i_18 
       (.I0(\axi_rdata[6]_i_34_n_0 ),
        .I1(\axi_rdata[6]_i_35_n_0 ),
        .O(\axi_rdata_reg[6]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[6]_i_19 
       (.I0(\axi_rdata[6]_i_36_n_0 ),
        .I1(\axi_rdata[6]_i_37_n_0 ),
        .O(\axi_rdata_reg[6]_i_19_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[6]_i_2 
       (.I0(\axi_rdata[6]_i_3_n_0 ),
        .I1(\axi_rdata[6]_i_4_n_0 ),
        .O(\axi_rdata_reg[6]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[6]_i_21 
       (.I0(\axi_rdata[6]_i_38_n_0 ),
        .I1(\axi_rdata[6]_i_39_n_0 ),
        .O(\axi_rdata_reg[6]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[6]_i_22 
       (.I0(\axi_rdata[6]_i_40_n_0 ),
        .I1(\axi_rdata[6]_i_41_n_0 ),
        .O(\axi_rdata_reg[6]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[6]_i_23 
       (.I0(\axi_rdata[6]_i_42_n_0 ),
        .I1(\axi_rdata[6]_i_43_n_0 ),
        .O(\axi_rdata_reg[6]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[6]_i_24 
       (.I0(\axi_rdata[6]_i_44_n_0 ),
        .I1(\axi_rdata[6]_i_45_n_0 ),
        .O(\axi_rdata_reg[6]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[6]_i_25 
       (.I0(\axi_rdata[6]_i_46_n_0 ),
        .I1(\axi_rdata[6]_i_47_n_0 ),
        .O(\axi_rdata_reg[6]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[6]_i_26 
       (.I0(\axi_rdata[6]_i_48_n_0 ),
        .I1(\axi_rdata[6]_i_49_n_0 ),
        .O(\axi_rdata_reg[6]_i_26_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[6]_i_27 
       (.I0(\axi_rdata[6]_i_50_n_0 ),
        .I1(\axi_rdata[6]_i_51_n_0 ),
        .O(\axi_rdata_reg[6]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[6]_i_28 
       (.I0(\axi_rdata[6]_i_52_n_0 ),
        .I1(\axi_rdata[6]_i_53_n_0 ),
        .O(\axi_rdata_reg[6]_i_28_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[6]_i_7 
       (.I0(\axi_rdata_reg[6]_i_16_n_0 ),
        .I1(\axi_rdata_reg[6]_i_17_n_0 ),
        .O(\axi_rdata_reg[6]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[6]_i_8 
       (.I0(\axi_rdata_reg[6]_i_18_n_0 ),
        .I1(\axi_rdata_reg[6]_i_19_n_0 ),
        .O(\axi_rdata_reg[6]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[7] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[7]_i_1_n_0 ),
        .Q(s00_axi_rdata[7]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[7]_i_10 
       (.I0(\axi_rdata_reg[7]_i_21_n_0 ),
        .I1(\axi_rdata_reg[7]_i_22_n_0 ),
        .O(\axi_rdata_reg[7]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[7]_i_11 
       (.I0(\axi_rdata_reg[7]_i_23_n_0 ),
        .I1(\axi_rdata_reg[7]_i_24_n_0 ),
        .O(\axi_rdata_reg[7]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[7]_i_12 
       (.I0(\axi_rdata_reg[7]_i_25_n_0 ),
        .I1(\axi_rdata_reg[7]_i_26_n_0 ),
        .O(\axi_rdata_reg[7]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[7]_i_14 
       (.I0(\axi_rdata[7]_i_28_n_0 ),
        .I1(\axi_rdata[7]_i_29_n_0 ),
        .O(\axi_rdata_reg[7]_i_14_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_15 
       (.I0(\axi_rdata[7]_i_30_n_0 ),
        .I1(\axi_rdata[7]_i_31_n_0 ),
        .O(\axi_rdata_reg[7]_i_15_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_16 
       (.I0(\axi_rdata[7]_i_32_n_0 ),
        .I1(\axi_rdata[7]_i_33_n_0 ),
        .O(\axi_rdata_reg[7]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_17 
       (.I0(\axi_rdata[7]_i_34_n_0 ),
        .I1(\axi_rdata[7]_i_35_n_0 ),
        .O(\axi_rdata_reg[7]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_18 
       (.I0(\axi_rdata[7]_i_36_n_0 ),
        .I1(\axi_rdata[7]_i_37_n_0 ),
        .O(\axi_rdata_reg[7]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_19 
       (.I0(\axi_rdata[7]_i_38_n_0 ),
        .I1(\axi_rdata[7]_i_39_n_0 ),
        .O(\axi_rdata_reg[7]_i_19_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_2 
       (.I0(\axi_rdata[7]_i_3_n_0 ),
        .I1(\axi_rdata[7]_i_4_n_0 ),
        .O(\axi_rdata_reg[7]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[7]_i_21 
       (.I0(\axi_rdata[7]_i_40_n_0 ),
        .I1(\axi_rdata[7]_i_41_n_0 ),
        .O(\axi_rdata_reg[7]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_22 
       (.I0(\axi_rdata[7]_i_42_n_0 ),
        .I1(\axi_rdata[7]_i_43_n_0 ),
        .O(\axi_rdata_reg[7]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_23 
       (.I0(\axi_rdata[7]_i_44_n_0 ),
        .I1(\axi_rdata[7]_i_45_n_0 ),
        .O(\axi_rdata_reg[7]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_24 
       (.I0(\axi_rdata[7]_i_46_n_0 ),
        .I1(\axi_rdata[7]_i_47_n_0 ),
        .O(\axi_rdata_reg[7]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_25 
       (.I0(\axi_rdata[7]_i_48_n_0 ),
        .I1(\axi_rdata[7]_i_49_n_0 ),
        .O(\axi_rdata_reg[7]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[7]_i_26 
       (.I0(\axi_rdata[7]_i_50_n_0 ),
        .I1(\axi_rdata[7]_i_51_n_0 ),
        .O(\axi_rdata_reg[7]_i_26_n_0 ),
        .S(axi_araddr[1]));
  MUXF8 \axi_rdata_reg[7]_i_7 
       (.I0(\axi_rdata_reg[7]_i_16_n_0 ),
        .I1(\axi_rdata_reg[7]_i_17_n_0 ),
        .O(\axi_rdata_reg[7]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[7]_i_8 
       (.I0(\axi_rdata_reg[7]_i_18_n_0 ),
        .I1(\axi_rdata_reg[7]_i_19_n_0 ),
        .O(\axi_rdata_reg[7]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[8] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[8]_i_1_n_0 ),
        .Q(s00_axi_rdata[8]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[8]_i_10 
       (.I0(\axi_rdata_reg[8]_i_20_n_0 ),
        .I1(\axi_rdata_reg[8]_i_21_n_0 ),
        .O(\axi_rdata_reg[8]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[8]_i_11 
       (.I0(\axi_rdata_reg[8]_i_22_n_0 ),
        .I1(\axi_rdata_reg[8]_i_23_n_0 ),
        .O(\axi_rdata_reg[8]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[8]_i_12 
       (.I0(\axi_rdata_reg[8]_i_24_n_0 ),
        .I1(\axi_rdata_reg[8]_i_25_n_0 ),
        .O(\axi_rdata_reg[8]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[8]_i_13 
       (.I0(\axi_rdata_reg[8]_i_26_n_0 ),
        .I1(\axi_rdata_reg[8]_i_27_n_0 ),
        .O(\axi_rdata_reg[8]_i_13_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[8]_i_15 
       (.I0(\axi_rdata[8]_i_29_n_0 ),
        .I1(\axi_rdata[8]_i_30_n_0 ),
        .O(\axi_rdata_reg[8]_i_15_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[8]_i_16 
       (.I0(\axi_rdata[8]_i_31_n_0 ),
        .I1(\axi_rdata[8]_i_32_n_0 ),
        .O(\axi_rdata_reg[8]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[8]_i_17 
       (.I0(\axi_rdata[8]_i_33_n_0 ),
        .I1(\axi_rdata[8]_i_34_n_0 ),
        .O(\axi_rdata_reg[8]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[8]_i_18 
       (.I0(\axi_rdata[8]_i_35_n_0 ),
        .I1(\axi_rdata[8]_i_36_n_0 ),
        .O(\axi_rdata_reg[8]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[8]_i_2 
       (.I0(\axi_rdata[8]_i_3_n_0 ),
        .I1(\axi_rdata[8]_i_4_n_0 ),
        .O(\axi_rdata_reg[8]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[8]_i_20 
       (.I0(\axi_rdata[8]_i_37_n_0 ),
        .I1(\axi_rdata[8]_i_38_n_0 ),
        .O(\axi_rdata_reg[8]_i_20_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[8]_i_21 
       (.I0(\axi_rdata[8]_i_39_n_0 ),
        .I1(\axi_rdata[8]_i_40_n_0 ),
        .O(\axi_rdata_reg[8]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[8]_i_22 
       (.I0(\axi_rdata[8]_i_41_n_0 ),
        .I1(\axi_rdata[8]_i_42_n_0 ),
        .O(\axi_rdata_reg[8]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[8]_i_23 
       (.I0(\axi_rdata[8]_i_43_n_0 ),
        .I1(\axi_rdata[8]_i_44_n_0 ),
        .O(\axi_rdata_reg[8]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[8]_i_24 
       (.I0(\axi_rdata[8]_i_45_n_0 ),
        .I1(\axi_rdata[8]_i_46_n_0 ),
        .O(\axi_rdata_reg[8]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[8]_i_25 
       (.I0(\axi_rdata[8]_i_47_n_0 ),
        .I1(\axi_rdata[8]_i_48_n_0 ),
        .O(\axi_rdata_reg[8]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[8]_i_26 
       (.I0(\axi_rdata[8]_i_49_n_0 ),
        .I1(\axi_rdata[8]_i_50_n_0 ),
        .O(\axi_rdata_reg[8]_i_26_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[8]_i_27 
       (.I0(\axi_rdata[8]_i_51_n_0 ),
        .I1(\axi_rdata[8]_i_52_n_0 ),
        .O(\axi_rdata_reg[8]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[8]_i_7 
       (.I0(\axi_rdata_reg[8]_i_15_n_0 ),
        .I1(\axi_rdata_reg[8]_i_16_n_0 ),
        .O(\axi_rdata_reg[8]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[8]_i_8 
       (.I0(\axi_rdata_reg[8]_i_17_n_0 ),
        .I1(\axi_rdata_reg[8]_i_18_n_0 ),
        .O(\axi_rdata_reg[8]_i_8_n_0 ),
        .S(axi_araddr[2]));
  FDRE \axi_rdata_reg[9] 
       (.C(s00_axi_aclk),
        .CE(reg_rden),
        .D(\axi_rdata[9]_i_1_n_0 ),
        .Q(s00_axi_rdata[9]),
        .R(axi_awready_i_1_n_0));
  MUXF8 \axi_rdata_reg[9]_i_10 
       (.I0(\axi_rdata_reg[9]_i_20_n_0 ),
        .I1(\axi_rdata_reg[9]_i_21_n_0 ),
        .O(\axi_rdata_reg[9]_i_10_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[9]_i_11 
       (.I0(\axi_rdata_reg[9]_i_22_n_0 ),
        .I1(\axi_rdata_reg[9]_i_23_n_0 ),
        .O(\axi_rdata_reg[9]_i_11_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[9]_i_12 
       (.I0(\axi_rdata_reg[9]_i_24_n_0 ),
        .I1(\axi_rdata_reg[9]_i_25_n_0 ),
        .O(\axi_rdata_reg[9]_i_12_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[9]_i_13 
       (.I0(\axi_rdata_reg[9]_i_26_n_0 ),
        .I1(\axi_rdata_reg[9]_i_27_n_0 ),
        .O(\axi_rdata_reg[9]_i_13_n_0 ),
        .S(axi_araddr[2]));
  MUXF7 \axi_rdata_reg[9]_i_15 
       (.I0(\axi_rdata[9]_i_29_n_0 ),
        .I1(\axi_rdata[9]_i_30_n_0 ),
        .O(\axi_rdata_reg[9]_i_15_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[9]_i_16 
       (.I0(\axi_rdata[9]_i_31_n_0 ),
        .I1(\axi_rdata[9]_i_32_n_0 ),
        .O(\axi_rdata_reg[9]_i_16_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[9]_i_17 
       (.I0(\axi_rdata[9]_i_33_n_0 ),
        .I1(\axi_rdata[9]_i_34_n_0 ),
        .O(\axi_rdata_reg[9]_i_17_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[9]_i_18 
       (.I0(\axi_rdata[9]_i_35_n_0 ),
        .I1(\axi_rdata[9]_i_36_n_0 ),
        .O(\axi_rdata_reg[9]_i_18_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[9]_i_2 
       (.I0(\axi_rdata[9]_i_3_n_0 ),
        .I1(\axi_rdata[9]_i_4_n_0 ),
        .O(\axi_rdata_reg[9]_i_2_n_0 ),
        .S(axi_araddr[7]));
  MUXF7 \axi_rdata_reg[9]_i_20 
       (.I0(\axi_rdata[9]_i_37_n_0 ),
        .I1(\axi_rdata[9]_i_38_n_0 ),
        .O(\axi_rdata_reg[9]_i_20_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[9]_i_21 
       (.I0(\axi_rdata[9]_i_39_n_0 ),
        .I1(\axi_rdata[9]_i_40_n_0 ),
        .O(\axi_rdata_reg[9]_i_21_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[9]_i_22 
       (.I0(\axi_rdata[9]_i_41_n_0 ),
        .I1(\axi_rdata[9]_i_42_n_0 ),
        .O(\axi_rdata_reg[9]_i_22_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[9]_i_23 
       (.I0(\axi_rdata[9]_i_43_n_0 ),
        .I1(\axi_rdata[9]_i_44_n_0 ),
        .O(\axi_rdata_reg[9]_i_23_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[9]_i_24 
       (.I0(\axi_rdata[9]_i_45_n_0 ),
        .I1(\axi_rdata[9]_i_46_n_0 ),
        .O(\axi_rdata_reg[9]_i_24_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[9]_i_25 
       (.I0(\axi_rdata[9]_i_47_n_0 ),
        .I1(\axi_rdata[9]_i_48_n_0 ),
        .O(\axi_rdata_reg[9]_i_25_n_0 ),
        .S(axi_araddr[1]));
  MUXF7 \axi_rdata_reg[9]_i_26 
       (.I0(\axi_rdata[9]_i_49_n_0 ),
        .I1(\axi_rdata[9]_i_50_n_0 ),
        .O(\axi_rdata_reg[9]_i_26_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[9]_i_27 
       (.I0(\axi_rdata[9]_i_51_n_0 ),
        .I1(\axi_rdata[9]_i_52_n_0 ),
        .O(\axi_rdata_reg[9]_i_27_n_0 ),
        .S(\axi_araddr_reg[1]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[9]_i_7 
       (.I0(\axi_rdata_reg[9]_i_15_n_0 ),
        .I1(\axi_rdata_reg[9]_i_16_n_0 ),
        .O(\axi_rdata_reg[9]_i_7_n_0 ),
        .S(axi_araddr[2]));
  MUXF8 \axi_rdata_reg[9]_i_8 
       (.I0(\axi_rdata_reg[9]_i_17_n_0 ),
        .I1(\axi_rdata_reg[9]_i_18_n_0 ),
        .O(\axi_rdata_reg[9]_i_8_n_0 ),
        .S(axi_araddr[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h2A202020)) 
    axi_rvalid_i_1
       (.I0(s00_axi_aresetn),
        .I1(s00_axi_rready),
        .I2(s00_axi_rvalid),
        .I3(S_AXI_ARREADY),
        .I4(s00_axi_arvalid),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(s00_axi_rvalid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \axi_switches[7]_i_1 
       (.I0(\axi_switches[7]_i_2_n_0 ),
        .I1(\axi_switches[7]_i_3_n_0 ),
        .I2(\axi_awaddr_reg_n_0_[0] ),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(\axi_awaddr_reg_n_0_[1] ),
        .I5(\axi_switches[7]_i_4_n_0 ),
        .O(axi_switches));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \axi_switches[7]_i_2 
       (.I0(\axi_switches[7]_i_5_n_0 ),
        .I1(axi_dsp_addr[1]),
        .I2(axi_dsp_addr[2]),
        .I3(axi_dsp_addr[3]),
        .O(\axi_switches[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \axi_switches[7]_i_3 
       (.I0(\axi_switches[7]_i_6_n_0 ),
        .I1(dbg_axi_write_address0),
        .O(\axi_switches[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \axi_switches[7]_i_4 
       (.I0(\axi_awaddr_reg_n_0_[4] ),
        .I1(\axi_awaddr_reg_n_0_[3] ),
        .O(\axi_switches[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_switches[7]_i_5 
       (.I0(\axi_awaddr_reg_n_0_[7] ),
        .I1(\axi_awaddr_reg_n_0_[8] ),
        .I2(\axi_awaddr_reg_n_0_[5] ),
        .I3(\axi_awaddr_reg_n_0_[6] ),
        .I4(axi_dsp_addr[8]),
        .I5(axi_dsp_addr[0]),
        .O(\axi_switches[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \axi_switches[7]_i_6 
       (.I0(axi_dsp_addr[4]),
        .I1(axi_dsp_addr[10]),
        .I2(axi_dsp_addr[9]),
        .I3(axi_dsp_addr[7]),
        .I4(axi_dsp_addr[5]),
        .I5(axi_dsp_addr[6]),
        .O(\axi_switches[7]_i_6_n_0 ));
  FDRE \axi_switches_reg[0] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[0]),
        .Q(axi_leds[0]),
        .R(1'b0));
  FDRE \axi_switches_reg[10] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[10]),
        .Q(\axi_switches_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \axi_switches_reg[11] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[11]),
        .Q(\axi_switches_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \axi_switches_reg[12] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[12]),
        .Q(\axi_switches_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \axi_switches_reg[13] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[13]),
        .Q(\axi_switches_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \axi_switches_reg[14] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[14]),
        .Q(\axi_switches_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \axi_switches_reg[15] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[15]),
        .Q(\axi_switches_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \axi_switches_reg[16] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[16]),
        .Q(\axi_switches_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \axi_switches_reg[17] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[17]),
        .Q(\axi_switches_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \axi_switches_reg[18] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[18]),
        .Q(\axi_switches_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \axi_switches_reg[19] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[19]),
        .Q(\axi_switches_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \axi_switches_reg[1] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[1]),
        .Q(axi_leds[1]),
        .R(1'b0));
  FDRE \axi_switches_reg[20] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[20]),
        .Q(\axi_switches_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \axi_switches_reg[21] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[21]),
        .Q(\axi_switches_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \axi_switches_reg[22] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[22]),
        .Q(\axi_switches_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \axi_switches_reg[23] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[23]),
        .Q(\axi_switches_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \axi_switches_reg[24] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[24]),
        .Q(\axi_switches_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \axi_switches_reg[25] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[25]),
        .Q(\axi_switches_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \axi_switches_reg[26] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[26]),
        .Q(\axi_switches_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \axi_switches_reg[27] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[27]),
        .Q(\axi_switches_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \axi_switches_reg[28] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[28]),
        .Q(\axi_switches_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \axi_switches_reg[29] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[29]),
        .Q(\axi_switches_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \axi_switches_reg[2] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[2]),
        .Q(axi_leds[2]),
        .R(1'b0));
  FDRE \axi_switches_reg[30] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[30]),
        .Q(\axi_switches_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \axi_switches_reg[31] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[31]),
        .Q(\axi_switches_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \axi_switches_reg[3] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[3]),
        .Q(axi_leds[3]),
        .R(1'b0));
  FDRE \axi_switches_reg[4] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[4]),
        .Q(axi_leds[4]),
        .R(1'b0));
  FDRE \axi_switches_reg[5] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[5]),
        .Q(axi_leds[5]),
        .R(1'b0));
  FDRE \axi_switches_reg[6] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[6]),
        .Q(axi_leds[6]),
        .R(1'b0));
  FDRE \axi_switches_reg[7] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[7]),
        .Q(axi_leds[7]),
        .R(1'b0));
  FDRE \axi_switches_reg[8] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[8]),
        .Q(\axi_switches_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \axi_switches_reg[9] 
       (.C(s00_axi_aclk),
        .CE(axi_switches),
        .D(s00_axi_wdata[9]),
        .Q(\axi_switches_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    axi_wready_i_1
       (.I0(aw_en_reg_n_0),
        .I1(s00_axi_wvalid),
        .I2(s00_axi_awvalid),
        .I3(S_AXI_WREADY),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(S_AXI_WREADY),
        .R(axi_awready_i_1_n_0));
  LUT5 #(
    .INIT(32'h80000000)) 
    \dbg_axi_write_address[19]_i_1 
       (.I0(s00_axi_aresetn),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_WREADY),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_wvalid),
        .O(dbg_axi_write_address0));
  FDRE \dbg_axi_write_address_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(\axi_awaddr_reg_n_0_[0] ),
        .Q(dbg_axi_write_address[0]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[1]),
        .Q(dbg_axi_write_address[10]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[2]),
        .Q(dbg_axi_write_address[11]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[3]),
        .Q(dbg_axi_write_address[12]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[4]),
        .Q(dbg_axi_write_address[13]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[5]),
        .Q(dbg_axi_write_address[14]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[6]),
        .Q(dbg_axi_write_address[15]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[7]),
        .Q(dbg_axi_write_address[16]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[8]),
        .Q(dbg_axi_write_address[17]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[9]),
        .Q(dbg_axi_write_address[18]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[10]),
        .Q(dbg_axi_write_address[19]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(\axi_awaddr_reg_n_0_[1] ),
        .Q(dbg_axi_write_address[1]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(\axi_awaddr_reg_n_0_[2] ),
        .Q(dbg_axi_write_address[2]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(\axi_awaddr_reg_n_0_[3] ),
        .Q(dbg_axi_write_address[3]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(\axi_awaddr_reg_n_0_[4] ),
        .Q(dbg_axi_write_address[4]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(\axi_awaddr_reg_n_0_[5] ),
        .Q(dbg_axi_write_address[5]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(\axi_awaddr_reg_n_0_[6] ),
        .Q(dbg_axi_write_address[6]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(\axi_awaddr_reg_n_0_[7] ),
        .Q(dbg_axi_write_address[7]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(\axi_awaddr_reg_n_0_[8] ),
        .Q(dbg_axi_write_address[8]),
        .R(1'b0));
  FDRE \dbg_axi_write_address_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(axi_dsp_addr[0]),
        .Q(dbg_axi_write_address[9]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[0] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[0]),
        .Q(dbg_axi_write_data[0]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[10] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[10]),
        .Q(dbg_axi_write_data[10]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[11] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[11]),
        .Q(dbg_axi_write_data[11]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[12] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[12]),
        .Q(dbg_axi_write_data[12]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[13] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[13]),
        .Q(dbg_axi_write_data[13]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[14] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[14]),
        .Q(dbg_axi_write_data[14]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[15] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[15]),
        .Q(dbg_axi_write_data[15]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[16] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[16]),
        .Q(dbg_axi_write_data[16]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[17] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[17]),
        .Q(dbg_axi_write_data[17]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[18] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[18]),
        .Q(dbg_axi_write_data[18]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[19] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[19]),
        .Q(dbg_axi_write_data[19]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[1] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[1]),
        .Q(dbg_axi_write_data[1]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[20] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[20]),
        .Q(dbg_axi_write_data[20]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[21] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[21]),
        .Q(dbg_axi_write_data[21]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[22] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[22]),
        .Q(dbg_axi_write_data[22]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[23] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[23]),
        .Q(dbg_axi_write_data[23]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[24] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[24]),
        .Q(dbg_axi_write_data[24]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[25] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[25]),
        .Q(dbg_axi_write_data[25]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[26] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[26]),
        .Q(dbg_axi_write_data[26]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[27] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[27]),
        .Q(dbg_axi_write_data[27]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[28] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[28]),
        .Q(dbg_axi_write_data[28]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[29] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[29]),
        .Q(dbg_axi_write_data[29]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[2] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[2]),
        .Q(dbg_axi_write_data[2]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[30] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[30]),
        .Q(dbg_axi_write_data[30]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[31] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[31]),
        .Q(dbg_axi_write_data[31]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[3] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[3]),
        .Q(dbg_axi_write_data[3]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[4] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[4]),
        .Q(dbg_axi_write_data[4]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[5] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[5]),
        .Q(dbg_axi_write_data[5]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[6] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[6]),
        .Q(dbg_axi_write_data[6]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[7] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[7]),
        .Q(dbg_axi_write_data[7]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[8] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[8]),
        .Q(dbg_axi_write_data[8]),
        .R(1'b0));
  FDRE \dbg_axi_write_data_reg[9] 
       (.C(s00_axi_aclk),
        .CE(dbg_axi_write_address0),
        .D(s00_axi_wdata[9]),
        .Q(dbg_axi_write_data[9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][0] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[0]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][10] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[0]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][11] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[0]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][12] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[0]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][1] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[0]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][24] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[0]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][2] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[0]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][3] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[0]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][4] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[0]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][5] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[0]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][6] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[0]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][7] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[0]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][8] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[0]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[0][9] 
       (.C(fir_clk),
        .CE(p_434_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[0]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][0] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[10]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][10] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[10]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][11] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[10]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][12] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[10]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][1] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[10]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][24] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[10]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][2] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[10]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][3] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[10]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][4] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[10]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][5] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[10]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][6] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[10]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][7] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[10]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][8] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[10]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[10][9] 
       (.C(fir_clk),
        .CE(p_415_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[10]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][0] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[11]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][10] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[11]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][11] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[11]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][12] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[11]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][1] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[11]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][24] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[11]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][2] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[11]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][3] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[11]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][4] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[11]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][5] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[11]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][6] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[11]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][7] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[11]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][8] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[11]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[11][9] 
       (.C(fir_clk),
        .CE(p_413_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[11]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][0] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[12]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][10] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[12]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][11] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[12]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][12] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[12]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][1] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[12]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][24] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[12]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][2] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[12]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][3] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[12]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][4] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[12]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][5] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[12]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][6] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[12]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][7] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[12]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][8] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[12]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[12][9] 
       (.C(fir_clk),
        .CE(p_411_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[12]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][0] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[13]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][10] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[13]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][11] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[13]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][12] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[13]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][1] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[13]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][24] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[13]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][2] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[13]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][3] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[13]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][4] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[13]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][5] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[13]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][6] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[13]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][7] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[13]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][8] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[13]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[13][9] 
       (.C(fir_clk),
        .CE(p_409_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[13]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][0] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[14]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][10] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[14]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][11] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[14]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][12] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[14]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][1] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[14]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][24] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[14]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][2] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[14]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][3] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[14]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][4] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[14]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][5] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[14]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][6] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[14]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][7] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[14]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][8] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[14]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[14][9] 
       (.C(fir_clk),
        .CE(p_407_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[14]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][0] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[15]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][10] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[15]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][11] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[15]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][12] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[15]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][1] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[15]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][24] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[15]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][2] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[15]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][3] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[15]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][4] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[15]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][5] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[15]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][6] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[15]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][7] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[15]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][8] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[15]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[15][9] 
       (.C(fir_clk),
        .CE(p_405_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[15]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][0] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[16]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][10] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[16]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][11] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[16]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][12] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[16]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][1] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[16]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][24] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[16]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][2] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[16]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][3] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[16]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][4] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[16]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][5] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[16]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][6] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[16]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][7] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[16]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][8] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[16]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[16][9] 
       (.C(fir_clk),
        .CE(p_403_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[16]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][0] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[17]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][10] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[17]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][11] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[17]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][12] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[17]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][1] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[17]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][24] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[17]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][2] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[17]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][3] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[17]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][4] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[17]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][5] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[17]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][6] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[17]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][7] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[17]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][8] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[17]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[17][9] 
       (.C(fir_clk),
        .CE(p_401_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[17]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][0] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[18]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][10] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[18]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][11] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[18]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][12] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[18]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][1] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[18]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][24] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[18]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][2] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[18]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][3] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[18]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][4] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[18]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][5] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[18]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][6] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[18]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][7] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[18]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][8] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[18]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[18][9] 
       (.C(fir_clk),
        .CE(p_399_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[18]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][0] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[19]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][10] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[19]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][11] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[19]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][12] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[19]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][1] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[19]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][24] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[19]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][2] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[19]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][3] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[19]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][4] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[19]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][5] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[19]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][6] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[19]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][7] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[19]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][8] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[19]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[19][9] 
       (.C(fir_clk),
        .CE(p_397_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[19]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][0] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[1]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][10] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[1]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][11] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[1]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][12] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[1]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][1] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[1]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][24] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[1]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][2] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[1]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][3] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[1]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][4] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[1]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][5] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[1]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][6] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[1]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][7] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[1]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][8] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[1]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[1][9] 
       (.C(fir_clk),
        .CE(p_433_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[1]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][0] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[20]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][10] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[20]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][11] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[20]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][12] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[20]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][1] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[20]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][24] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[20]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][2] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[20]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][3] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[20]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][4] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[20]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][5] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[20]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][6] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[20]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][7] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[20]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][8] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[20]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[20][9] 
       (.C(fir_clk),
        .CE(p_395_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[20]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][0] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[21]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][10] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[21]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][11] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[21]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][12] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[21]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][1] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[21]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][24] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[21]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][2] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[21]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][3] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[21]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][4] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[21]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][5] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[21]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][6] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[21]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][7] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[21]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][8] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[21]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[21][9] 
       (.C(fir_clk),
        .CE(p_393_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[21]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][0] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[22]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][10] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[22]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][11] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[22]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][12] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[22]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][1] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[22]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][24] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[22]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][2] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[22]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][3] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[22]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][4] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[22]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][5] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[22]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][6] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[22]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][7] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[22]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][8] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[22]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[22][9] 
       (.C(fir_clk),
        .CE(p_391_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[22]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][0] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[23]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][10] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[23]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][11] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[23]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][12] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[23]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][1] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[23]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][24] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[23]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][2] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[23]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][3] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[23]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][4] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[23]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][5] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[23]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][6] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[23]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][7] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[23]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][8] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[23]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[23][9] 
       (.C(fir_clk),
        .CE(p_389_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[23]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][0] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[24]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][10] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[24]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][11] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[24]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][12] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[24]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][1] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[24]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][24] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[24]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][2] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[24]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][3] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[24]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][4] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[24]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][5] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[24]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][6] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[24]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][7] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[24]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][8] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[24]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[24][9] 
       (.C(fir_clk),
        .CE(p_387_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[24]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][0] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[25]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][10] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[25]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][11] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[25]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][12] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[25]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][1] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[25]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][24] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[25]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][2] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[25]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][3] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[25]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][4] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[25]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][5] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[25]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][6] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[25]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][7] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[25]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][8] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[25]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[25][9] 
       (.C(fir_clk),
        .CE(p_385_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[25]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][0] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[26]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][10] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[26]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][11] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[26]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][12] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[26]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][1] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[26]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][24] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[26]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][2] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[26]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][3] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[26]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][4] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[26]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][5] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[26]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][6] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[26]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][7] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[26]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][8] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[26]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[26][9] 
       (.C(fir_clk),
        .CE(p_383_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[26]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][0] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[27]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][10] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[27]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][11] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[27]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][12] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[27]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][1] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[27]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][24] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[27]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][2] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[27]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][3] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[27]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][4] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[27]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][5] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[27]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][6] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[27]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][7] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[27]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][8] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[27]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[27][9] 
       (.C(fir_clk),
        .CE(p_381_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[27]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][0] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[28]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][10] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[28]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][11] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[28]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][12] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[28]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][1] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[28]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][24] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[28]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][2] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[28]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][3] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[28]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][4] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[28]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][5] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[28]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][6] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[28]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][7] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[28]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][8] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[28]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[28][9] 
       (.C(fir_clk),
        .CE(p_379_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[28]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][0] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[29]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][10] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[29]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][11] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[29]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][12] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[29]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][1] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[29]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][24] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[29]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][2] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[29]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][3] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[29]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][4] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[29]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][5] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[29]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][6] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[29]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][7] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[29]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][8] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[29]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[29][9] 
       (.C(fir_clk),
        .CE(p_377_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[29]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][0] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[2]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][10] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[2]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][11] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[2]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][12] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[2]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][1] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[2]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][24] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[2]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][2] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[2]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][3] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[2]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][4] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[2]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][5] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[2]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][6] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[2]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][7] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[2]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][8] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[2]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[2][9] 
       (.C(fir_clk),
        .CE(p_431_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[2]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][0] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[30]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][10] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[30]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][11] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[30]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][12] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[30]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][1] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[30]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][24] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[30]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][2] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[30]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][3] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[30]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][4] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[30]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][5] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[30]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][6] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[30]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][7] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[30]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][8] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[30]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[30][9] 
       (.C(fir_clk),
        .CE(p_375_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[30]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][0] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[31]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][10] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[31]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][11] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[31]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][12] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[31]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][1] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[31]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][24] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[31]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][2] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[31]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][3] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[31]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][4] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[31]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][5] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[31]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][6] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[31]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][7] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[31]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][8] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[31]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[31][9] 
       (.C(fir_clk),
        .CE(p_373_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[31]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][0] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[32]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][10] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[32]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][11] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[32]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][12] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[32]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][1] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[32]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][24] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[32]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][2] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[32]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][3] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[32]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][4] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[32]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][5] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[32]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][6] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[32]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][7] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[32]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][8] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[32]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[32][9] 
       (.C(fir_clk),
        .CE(p_371_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[32]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][0] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[33]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][10] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[33]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][11] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[33]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][12] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[33]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][1] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[33]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][24] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[33]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][2] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[33]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][3] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[33]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][4] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[33]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][5] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[33]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][6] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[33]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][7] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[33]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][8] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[33]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[33][9] 
       (.C(fir_clk),
        .CE(p_369_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[33]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][0] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[34]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][10] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[34]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][11] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[34]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][12] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[34]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][1] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[34]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][24] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[34]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][2] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[34]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][3] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[34]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][4] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[34]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][5] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[34]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][6] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[34]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][7] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[34]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][8] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[34]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[34][9] 
       (.C(fir_clk),
        .CE(p_367_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[34]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][0] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[35]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][10] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[35]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][11] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[35]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][12] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[35]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][1] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[35]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][24] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[35]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][2] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[35]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][3] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[35]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][4] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[35]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][5] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[35]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][6] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[35]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][7] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[35]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][8] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[35]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[35][9] 
       (.C(fir_clk),
        .CE(p_365_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[35]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][0] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[36]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][10] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[36]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][11] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[36]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][12] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[36]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][1] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[36]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][24] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[36]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][2] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[36]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][3] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[36]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][4] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[36]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][5] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[36]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][6] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[36]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][7] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[36]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][8] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[36]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[36][9] 
       (.C(fir_clk),
        .CE(p_363_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[36]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][0] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[37]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][10] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[37]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][11] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[37]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][12] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[37]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][1] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[37]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][24] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[37]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][2] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[37]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][3] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[37]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][4] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[37]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][5] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[37]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][6] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[37]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][7] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[37]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][8] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[37]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[37][9] 
       (.C(fir_clk),
        .CE(p_361_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[37]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][0] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[38]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][10] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[38]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][11] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[38]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][12] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[38]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][1] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[38]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][24] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[38]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][2] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[38]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][3] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[38]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][4] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[38]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][5] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[38]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][6] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[38]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][7] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[38]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][8] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[38]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[38][9] 
       (.C(fir_clk),
        .CE(p_359_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[38]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][0] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[39]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][10] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[39]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][11] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[39]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][12] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[39]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][1] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[39]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][24] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[39]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][2] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[39]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][3] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[39]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][4] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[39]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][5] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[39]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][6] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[39]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][7] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[39]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][8] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[39]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[39][9] 
       (.C(fir_clk),
        .CE(p_357_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[39]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][0] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[3]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][10] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[3]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][11] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[3]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][12] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[3]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][1] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[3]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][24] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[3]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][2] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[3]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][3] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[3]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][4] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[3]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][5] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[3]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][6] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[3]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][7] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[3]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][8] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[3]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[3][9] 
       (.C(fir_clk),
        .CE(p_429_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[3]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][0] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[40]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][10] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[40]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][11] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[40]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][12] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[40]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][1] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[40]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][24] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[40]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][2] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[40]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][3] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[40]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][4] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[40]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][5] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[40]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][6] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[40]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][7] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[40]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][8] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[40]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[40][9] 
       (.C(fir_clk),
        .CE(p_355_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[40]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][0] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[41]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][10] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[41]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][11] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[41]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][12] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[41]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][1] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[41]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][24] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[41]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][2] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[41]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][3] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[41]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][4] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[41]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][5] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[41]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][6] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[41]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][7] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[41]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][8] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[41]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[41][9] 
       (.C(fir_clk),
        .CE(p_353_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[41]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][0] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[42]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][10] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[42]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][11] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[42]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][12] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[42]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][1] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[42]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][24] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[42]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][2] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[42]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][3] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[42]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][4] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[42]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][5] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[42]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][6] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[42]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][7] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[42]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][8] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[42]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[42][9] 
       (.C(fir_clk),
        .CE(p_351_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[42]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][0] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[43]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][10] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[43]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][11] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[43]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][12] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[43]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][1] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[43]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][24] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[43]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][2] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[43]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][3] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[43]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][4] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[43]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][5] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[43]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][6] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[43]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][7] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[43]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][8] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[43]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[43][9] 
       (.C(fir_clk),
        .CE(p_349_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[43]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][0] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[44]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][10] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[44]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][11] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[44]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][12] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[44]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][1] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[44]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][24] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[44]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][2] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[44]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][3] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[44]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][4] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[44]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][5] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[44]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][6] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[44]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][7] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[44]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][8] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[44]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[44][9] 
       (.C(fir_clk),
        .CE(p_347_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[44]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][0] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[45]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][10] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[45]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][11] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[45]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][12] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[45]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][1] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[45]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][24] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[45]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][2] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[45]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][3] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[45]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][4] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[45]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][5] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[45]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][6] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[45]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][7] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[45]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][8] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[45]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[45][9] 
       (.C(fir_clk),
        .CE(p_345_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[45]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][0] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[46]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][10] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[46]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][11] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[46]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][12] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[46]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][1] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[46]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][24] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[46]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][2] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[46]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][3] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[46]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][4] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[46]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][5] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[46]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][6] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[46]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][7] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[46]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][8] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[46]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[46][9] 
       (.C(fir_clk),
        .CE(p_343_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[46]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][0] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[47]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][10] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[47]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][11] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[47]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][12] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[47]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][1] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[47]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][24] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[47]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][2] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[47]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][3] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[47]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][4] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[47]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][5] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[47]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][6] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[47]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][7] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[47]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][8] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[47]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[47][9] 
       (.C(fir_clk),
        .CE(p_341_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[47]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][0] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[48]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][10] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[48]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][11] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[48]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][12] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[48]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][1] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[48]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][24] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[48]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][2] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[48]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][3] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[48]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][4] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[48]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][5] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[48]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][6] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[48]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][7] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[48]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][8] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[48]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[48][9] 
       (.C(fir_clk),
        .CE(p_339_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[48]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][0] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[49]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][10] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[49]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][11] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[49]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][12] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[49]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][1] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[49]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][24] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[49]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][2] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[49]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][3] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[49]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][4] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[49]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][5] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[49]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][6] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[49]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][7] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[49]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][8] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[49]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[49][9] 
       (.C(fir_clk),
        .CE(p_337_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[49]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][0] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[4]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][10] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[4]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][11] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[4]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][12] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[4]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][1] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[4]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][24] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[4]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][2] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[4]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][3] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[4]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][4] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[4]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][5] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[4]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][6] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[4]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][7] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[4]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][8] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[4]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[4][9] 
       (.C(fir_clk),
        .CE(p_427_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[4]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][0] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[50]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][10] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[50]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][11] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[50]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][12] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[50]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][1] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[50]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][24] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[50]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][2] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[50]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][3] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[50]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][4] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[50]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][5] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[50]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][6] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[50]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][7] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[50]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][8] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[50]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[50][9] 
       (.C(fir_clk),
        .CE(p_335_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[50]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][0] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[51]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][10] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[51]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][11] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[51]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][12] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[51]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][1] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[51]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][24] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[51]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][2] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[51]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][3] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[51]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][4] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[51]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][5] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[51]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][6] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[51]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][7] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[51]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][8] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[51]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[51][9] 
       (.C(fir_clk),
        .CE(p_333_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[51]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][0] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[52]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][10] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[52]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][11] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[52]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][12] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[52]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][1] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[52]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][24] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[52]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][2] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[52]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][3] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[52]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][4] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[52]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][5] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[52]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][6] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[52]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][7] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[52]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][8] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[52]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[52][9] 
       (.C(fir_clk),
        .CE(p_331_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[52]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][0] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[53]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][10] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[53]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][11] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[53]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][12] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[53]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][1] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[53]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][24] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[53]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][2] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[53]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][3] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[53]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][4] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[53]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][5] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[53]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][6] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[53]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][7] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[53]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][8] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[53]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[53][9] 
       (.C(fir_clk),
        .CE(p_329_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[53]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][0] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[54]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][10] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[54]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][11] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[54]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][12] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[54]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][1] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[54]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][24] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[54]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][2] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[54]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][3] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[54]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][4] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[54]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][5] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[54]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][6] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[54]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][7] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[54]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][8] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[54]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[54][9] 
       (.C(fir_clk),
        .CE(p_327_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[54]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][0] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[55]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][10] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[55]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][11] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[55]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][12] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[55]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][1] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[55]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][24] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[55]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][2] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[55]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][3] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[55]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][4] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[55]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][5] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[55]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][6] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[55]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][7] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[55]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][8] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[55]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[55][9] 
       (.C(fir_clk),
        .CE(p_325_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[55]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][0] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[56]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][10] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[56]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][11] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[56]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][12] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[56]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][1] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[56]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][24] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[56]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][2] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[56]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][3] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[56]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][4] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[56]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][5] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[56]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][6] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[56]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][7] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[56]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][8] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[56]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[56][9] 
       (.C(fir_clk),
        .CE(p_323_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[56]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][0] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[57]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][10] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[57]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][11] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[57]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][12] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[57]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][1] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[57]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][24] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[57]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][2] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[57]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][3] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[57]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][4] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[57]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][5] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[57]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][6] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[57]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][7] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[57]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][8] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[57]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[57][9] 
       (.C(fir_clk),
        .CE(p_321_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[57]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][0] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[58]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][10] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[58]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][11] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[58]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][12] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[58]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][1] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[58]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][24] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[58]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][2] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[58]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][3] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[58]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][4] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[58]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][5] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[58]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][6] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[58]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][7] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[58]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][8] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[58]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[58][9] 
       (.C(fir_clk),
        .CE(p_319_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[58]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][0] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[59]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][10] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[59]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][11] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[59]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][12] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[59]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][1] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[59]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][24] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[59]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][2] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[59]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][3] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[59]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][4] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[59]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][5] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[59]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][6] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[59]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][7] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[59]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][8] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[59]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[59][9] 
       (.C(fir_clk),
        .CE(p_317_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[59]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][0] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[5]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][10] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[5]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][11] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[5]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][12] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[5]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][1] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[5]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][24] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[5]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][2] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[5]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][3] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[5]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][4] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[5]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][5] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[5]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][6] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[5]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][7] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[5]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][8] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[5]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[5][9] 
       (.C(fir_clk),
        .CE(p_425_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[5]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][0] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[60]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][10] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[60]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][11] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[60]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][12] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[60]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][1] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[60]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][24] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[60]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][2] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[60]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][3] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[60]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][4] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[60]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][5] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[60]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][6] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[60]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][7] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[60]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][8] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[60]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[60][9] 
       (.C(fir_clk),
        .CE(p_315_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[60]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][0] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[61]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][10] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[61]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][11] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[61]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][12] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[61]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][1] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[61]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][24] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[61]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][2] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[61]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][3] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[61]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][4] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[61]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][5] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[61]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][6] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[61]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][7] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[61]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][8] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[61]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[61][9] 
       (.C(fir_clk),
        .CE(p_313_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[61]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][0] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[62]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][10] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[62]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][11] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[62]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][12] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[62]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][1] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[62]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][24] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[62]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][2] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[62]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][3] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[62]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][4] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[62]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][5] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[62]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][6] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[62]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][7] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[62]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][8] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[62]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[62][9] 
       (.C(fir_clk),
        .CE(p_311_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[62]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][0] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[63]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][10] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[63]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][11] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[63]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][12] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[63]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][1] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[63]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][24] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[63]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][2] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[63]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][3] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[63]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][4] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[63]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][5] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[63]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][6] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[63]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][7] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[63]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][8] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[63]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[63][9] 
       (.C(fir_clk),
        .CE(p_309_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[63]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][0] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[64]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][10] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[64]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][11] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[64]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][12] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[64]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][1] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[64]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][24] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[64]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][2] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[64]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][3] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[64]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][4] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[64]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][5] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[64]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][6] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[64]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][7] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[64]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][8] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[64]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[64][9] 
       (.C(fir_clk),
        .CE(p_307_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[64]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][0] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[65]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][10] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[65]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][11] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[65]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][12] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[65]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][1] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[65]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][24] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[65]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][2] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[65]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][3] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[65]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][4] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[65]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][5] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[65]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][6] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[65]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][7] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[65]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][8] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[65]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[65][9] 
       (.C(fir_clk),
        .CE(p_305_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[65]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][0] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[66]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][10] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[66]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][11] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[66]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][12] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[66]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][1] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[66]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][24] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[66]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][2] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[66]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][3] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[66]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][4] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[66]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][5] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[66]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][6] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[66]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][7] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[66]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][8] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[66]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[66][9] 
       (.C(fir_clk),
        .CE(p_303_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[66]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][0] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[67]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][10] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[67]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][11] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[67]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][12] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[67]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][1] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[67]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][24] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[67]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][2] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[67]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][3] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[67]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][4] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[67]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][5] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[67]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][6] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[67]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][7] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[67]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][8] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[67]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[67][9] 
       (.C(fir_clk),
        .CE(p_301_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[67]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][0] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[68]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][10] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[68]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][11] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[68]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][12] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[68]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][1] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[68]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][24] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[68]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][2] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[68]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][3] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[68]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][4] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[68]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][5] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[68]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][6] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[68]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][7] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[68]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][8] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[68]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[68][9] 
       (.C(fir_clk),
        .CE(p_299_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[68]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][0] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[69]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][10] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[69]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][11] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[69]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][12] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[69]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][1] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[69]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][24] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[69]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][2] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[69]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][3] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[69]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][4] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[69]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][5] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[69]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][6] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[69]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][7] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[69]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][8] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[69]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[69][9] 
       (.C(fir_clk),
        .CE(p_297_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[69]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][0] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[6]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][10] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[6]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][11] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[6]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][12] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[6]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][1] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[6]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][24] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[6]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][2] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[6]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][3] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[6]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][4] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[6]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][5] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[6]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][6] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[6]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][7] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[6]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][8] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[6]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[6][9] 
       (.C(fir_clk),
        .CE(p_423_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[6]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][0] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[70]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][10] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[70]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][11] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[70]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][12] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[70]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][1] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[70]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][24] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[70]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][2] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[70]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][3] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[70]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][4] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[70]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][5] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[70]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][6] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[70]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][7] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[70]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][8] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[70]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[70][9] 
       (.C(fir_clk),
        .CE(p_295_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[70]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][0] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[71]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][10] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[71]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][11] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[71]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][12] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[71]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][1] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[71]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][24] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[71]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][2] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[71]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][3] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[71]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][4] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[71]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][5] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[71]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][6] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[71]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][7] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[71]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][8] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[71]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[71][9] 
       (.C(fir_clk),
        .CE(p_293_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[71]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][0] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[72]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][10] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[72]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][11] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[72]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][12] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[72]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][1] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[72]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][24] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[72]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][2] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[72]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][3] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[72]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][4] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[72]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][5] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[72]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][6] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[72]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][7] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[72]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][8] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[72]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[72][9] 
       (.C(fir_clk),
        .CE(p_291_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[72]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][0] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[73]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][10] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[73]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][11] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[73]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][12] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[73]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][1] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[73]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][24] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[73]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][2] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[73]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][3] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[73]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][4] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[73]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][5] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[73]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][6] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[73]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][7] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[73]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][8] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[73]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[73][9] 
       (.C(fir_clk),
        .CE(p_289_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[73]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][0] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[74]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][10] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[74]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][11] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[74]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][12] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[74]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][1] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[74]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][24] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[74]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][2] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[74]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][3] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[74]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][4] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[74]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][5] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[74]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][6] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[74]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][7] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[74]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][8] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[74]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[74][9] 
       (.C(fir_clk),
        .CE(p_287_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[74]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][0] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[75]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][10] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[75]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][11] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[75]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][12] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[75]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][1] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[75]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][24] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[75]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][2] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[75]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][3] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[75]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][4] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[75]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][5] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[75]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][6] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[75]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][7] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[75]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][8] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[75]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[75][9] 
       (.C(fir_clk),
        .CE(p_285_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[75]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][0] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[76]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][10] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[76]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][11] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[76]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][12] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[76]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][1] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[76]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][24] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[76]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][2] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[76]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][3] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[76]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][4] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[76]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][5] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[76]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][6] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[76]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][7] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[76]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][8] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[76]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[76][9] 
       (.C(fir_clk),
        .CE(p_283_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[76]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][0] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[77]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][10] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[77]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][11] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[77]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][12] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[77]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][1] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[77]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][24] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[77]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][2] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[77]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][3] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[77]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][4] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[77]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][5] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[77]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][6] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[77]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][7] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[77]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][8] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[77]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[77][9] 
       (.C(fir_clk),
        .CE(p_281_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[77]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][0] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[78]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][10] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[78]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][11] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[78]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][12] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[78]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][1] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[78]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][24] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[78]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][2] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[78]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][3] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[78]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][4] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[78]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][5] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[78]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][6] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[78]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][7] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[78]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][8] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[78]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[78][9] 
       (.C(fir_clk),
        .CE(p_279_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[78]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][0] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[79]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][10] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[79]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][11] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[79]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][12] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[79]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][1] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[79]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][24] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[79]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][2] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[79]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][3] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[79]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][4] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[79]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][5] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[79]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][6] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[79]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][7] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[79]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][8] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[79]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[79][9] 
       (.C(fir_clk),
        .CE(p_277_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[79]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][0] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[7]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][10] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[7]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][11] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[7]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][12] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[7]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][1] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[7]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][24] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[7]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][2] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[7]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][3] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[7]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][4] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[7]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][5] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[7]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][6] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[7]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][7] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[7]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][8] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[7]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[7][9] 
       (.C(fir_clk),
        .CE(p_421_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[7]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][0] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[80]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][10] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[80]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][11] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[80]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][12] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[80]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][1] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[80]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][24] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[80]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][2] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[80]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][3] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[80]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][4] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[80]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][5] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[80]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][6] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[80]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][7] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[80]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][8] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[80]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[80][9] 
       (.C(fir_clk),
        .CE(p_275_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[80]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][0] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[81]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][10] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[81]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][11] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[81]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][12] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[81]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][1] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[81]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][24] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[81]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][2] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[81]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][3] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[81]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][4] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[81]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][5] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[81]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][6] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[81]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][7] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[81]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][8] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[81]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[81][9] 
       (.C(fir_clk),
        .CE(p_273_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[81]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][0] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[82]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][10] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[82]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][11] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[82]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][12] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[82]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][1] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[82]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][24] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[82]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][2] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[82]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][3] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[82]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][4] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[82]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][5] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[82]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][6] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[82]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][7] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[82]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][8] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[82]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[82][9] 
       (.C(fir_clk),
        .CE(p_271_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[82]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][0] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[83]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][10] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[83]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][11] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[83]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][12] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[83]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][1] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[83]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][24] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[83]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][2] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[83]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][3] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[83]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][4] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[83]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][5] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[83]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][6] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[83]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][7] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[83]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][8] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[83]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[83][9] 
       (.C(fir_clk),
        .CE(p_269_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[83]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][0] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[84]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][10] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[84]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][11] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[84]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][12] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[84]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][1] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[84]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][24] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[84]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][2] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[84]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][3] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[84]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][4] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[84]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][5] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[84]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][6] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[84]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][7] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[84]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][8] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[84]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[84][9] 
       (.C(fir_clk),
        .CE(p_267_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[84]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][0] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[85]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][10] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[85]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][11] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[85]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][12] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[85]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][1] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[85]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][24] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[85]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][2] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[85]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][3] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[85]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][4] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[85]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][5] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[85]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][6] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[85]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][7] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[85]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][8] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[85]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[85][9] 
       (.C(fir_clk),
        .CE(p_265_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[85]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][0] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[86]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][10] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[86]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][11] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[86]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][12] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[86]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][1] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[86]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][24] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[86]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][2] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[86]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][3] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[86]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][4] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[86]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][5] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[86]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][6] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[86]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][7] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[86]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][8] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[86]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[86][9] 
       (.C(fir_clk),
        .CE(p_263_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[86]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][0] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[87]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][10] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[87]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][11] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[87]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][12] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[87]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][1] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[87]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][24] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[87]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][2] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[87]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][3] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[87]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][4] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[87]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][5] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[87]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][6] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[87]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][7] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[87]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][8] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[87]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[87][9] 
       (.C(fir_clk),
        .CE(p_261_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[87]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][0] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[88]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][10] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[88]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][11] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[88]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][12] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[88]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][1] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[88]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][24] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[88]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][2] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[88]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][3] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[88]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][4] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[88]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][5] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[88]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][6] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[88]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][7] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[88]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][8] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[88]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[88][9] 
       (.C(fir_clk),
        .CE(p_259_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[88]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][0] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[89]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][10] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[89]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][11] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[89]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][12] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[89]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][1] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[89]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][24] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[89]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][2] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[89]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][3] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[89]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][4] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[89]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][5] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[89]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][6] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[89]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][7] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[89]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][8] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[89]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[89][9] 
       (.C(fir_clk),
        .CE(p_257_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[89]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][0] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[8]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][10] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[8]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][11] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[8]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][12] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[8]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][1] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[8]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][24] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[8]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][2] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[8]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][3] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[8]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][4] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[8]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][5] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[8]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][6] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[8]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][7] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[8]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][8] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[8]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[8][9] 
       (.C(fir_clk),
        .CE(p_419_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[8]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][0] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[90]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][10] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[90]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][11] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[90]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][12] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[90]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][1] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[90]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][24] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[90]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][2] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[90]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][3] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[90]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][4] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[90]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][5] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[90]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][6] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[90]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][7] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[90]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][8] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[90]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[90][9] 
       (.C(fir_clk),
        .CE(p_255_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[90]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][0] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[91]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][10] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[91]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][11] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[91]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][12] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[91]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][1] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[91]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][24] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[91]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][2] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[91]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][3] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[91]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][4] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[91]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][5] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[91]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][6] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[91]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][7] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[91]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][8] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[91]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[91][9] 
       (.C(fir_clk),
        .CE(p_253_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[91]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][0] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[92]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][10] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[92]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][11] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[92]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][12] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[92]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][1] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[92]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][24] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[92]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][2] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[92]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][3] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[92]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][4] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[92]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][5] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[92]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][6] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[92]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][7] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[92]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][8] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[92]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[92][9] 
       (.C(fir_clk),
        .CE(p_251_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[92]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][0] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[93]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][10] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[93]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][11] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[93]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][12] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[93]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][1] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[93]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][24] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[93]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][2] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[93]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][3] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[93]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][4] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[93]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][5] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[93]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][6] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[93]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][7] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[93]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][8] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[93]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[93][9] 
       (.C(fir_clk),
        .CE(p_249_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[93]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][0] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[94]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][10] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[94]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][11] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[94]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][12] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[94]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][1] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[94]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][24] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[94]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][2] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[94]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][3] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[94]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][4] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[94]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][5] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[94]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][6] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[94]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][7] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[94]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][8] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[94]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[94][9] 
       (.C(fir_clk),
        .CE(p_247_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[94]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][0] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[95]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][10] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[95]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][11] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[95]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][12] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[95]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][1] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[95]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][24] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[95]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][2] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[95]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][3] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[95]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][4] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[95]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][5] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[95]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][6] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[95]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][7] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[95]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][8] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[95]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[95][9] 
       (.C(fir_clk),
        .CE(p_245_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[95]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][0] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[96]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][10] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[96]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][11] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[96]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][12] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[96]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][1] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[96]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][24] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[96]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][2] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[96]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][3] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[96]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][4] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[96]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][5] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[96]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][6] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[96]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][7] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[96]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][8] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[96]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[96][9] 
       (.C(fir_clk),
        .CE(p_243_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[96]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][0] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[97]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][10] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[97]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][11] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[97]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][12] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[97]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][1] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[97]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][24] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[97]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][2] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[97]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][3] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[97]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][4] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[97]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][5] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[97]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][6] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[97]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][7] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[97]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][8] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[97]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[97][9] 
       (.C(fir_clk),
        .CE(p_241_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[97]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][0] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[98]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][10] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[98]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][11] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[98]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][12] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[98]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][1] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[98]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][24] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[98]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][2] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[98]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][3] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[98]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][4] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[98]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][5] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[98]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][6] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[98]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][7] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[98]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][8] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[98]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[98][9] 
       (.C(fir_clk),
        .CE(p_239_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[98]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][0] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[99]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][10] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[99]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][11] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[99]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][12] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[99]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][1] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[99]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][24] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[99]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][2] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[99]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][3] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[99]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][4] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[99]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][5] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[99]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][6] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[99]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][7] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[99]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][8] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[99]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[99][9] 
       (.C(fir_clk),
        .CE(p_237_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[99]__0 [9]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][0] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[0]),
        .Q(\dbg_fir_coefs_reg[9]__0 [0]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][10] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[10]),
        .Q(\dbg_fir_coefs_reg[9]__0 [10]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][11] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[11]),
        .Q(\dbg_fir_coefs_reg[9]__0 [11]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][12] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[12]),
        .Q(\dbg_fir_coefs_reg[9]__0 [12]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][1] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[1]),
        .Q(\dbg_fir_coefs_reg[9]__0 [1]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][24] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[13]),
        .Q(\dbg_fir_coefs_reg[9]__0 [24]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][2] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[2]),
        .Q(\dbg_fir_coefs_reg[9]__0 [2]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][3] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[3]),
        .Q(\dbg_fir_coefs_reg[9]__0 [3]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][4] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[4]),
        .Q(\dbg_fir_coefs_reg[9]__0 [4]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][5] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[5]),
        .Q(\dbg_fir_coefs_reg[9]__0 [5]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][6] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[6]),
        .Q(\dbg_fir_coefs_reg[9]__0 [6]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][7] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[7]),
        .Q(\dbg_fir_coefs_reg[9]__0 [7]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][8] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[8]),
        .Q(\dbg_fir_coefs_reg[9]__0 [8]),
        .R(1'b0));
  FDRE \dbg_fir_coefs_reg[9][9] 
       (.C(fir_clk),
        .CE(p_417_out),
        .D(fir_in[9]),
        .Q(\dbg_fir_coefs_reg[9]__0 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[0]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[0] ),
        .I2(dbg_axi_write_address0),
        .I3(dws_bram_en),
        .O(\dws_bram_en[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \dws_bram_en[0]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[8]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(dws_bram_en));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[10]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[10] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[10]_i_2_n_0 ),
        .O(\dws_bram_en[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    \dws_bram_en[10]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[8]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[11]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[11] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[11]_i_2_n_0 ),
        .O(\dws_bram_en[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \dws_bram_en[11]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[12]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[12] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[12]_i_2_n_0 ),
        .O(\dws_bram_en[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \dws_bram_en[12]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[8]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[3]),
        .I5(axi_dsp_addr[1]),
        .O(\dws_bram_en[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[13]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[13] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[13]_i_2_n_0 ),
        .O(\dws_bram_en[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \dws_bram_en[13]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[3]),
        .I5(axi_dsp_addr[1]),
        .O(\dws_bram_en[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[14]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[14] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[14]_i_2_n_0 ),
        .O(\dws_bram_en[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \dws_bram_en[14]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[8]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[15]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[15] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[15]_i_2_n_0 ),
        .O(\dws_bram_en[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \dws_bram_en[15]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dws_bram_en[15]_i_3 
       (.I0(axi_dsp_addr[4]),
        .I1(axi_dsp_addr[10]),
        .I2(axi_dsp_addr[9]),
        .I3(axi_dsp_addr[7]),
        .I4(axi_dsp_addr[5]),
        .I5(axi_dsp_addr[6]),
        .O(\dws_bram_en[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[16]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[16] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[16]_i_2_n_0 ),
        .O(\dws_bram_en[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \dws_bram_en[16]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[3]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(\dws_bram_en[16]_i_3_n_0 ),
        .O(\dws_bram_en[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \dws_bram_en[16]_i_3 
       (.I0(axi_dsp_addr[4]),
        .I1(axi_dsp_addr[10]),
        .I2(axi_dsp_addr[9]),
        .I3(axi_dsp_addr[7]),
        .I4(axi_dsp_addr[5]),
        .I5(axi_dsp_addr[6]),
        .O(\dws_bram_en[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[17]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[17] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[17]_i_2_n_0 ),
        .O(\dws_bram_en[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    \dws_bram_en[17]_i_2 
       (.I0(axi_dsp_addr[0]),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[3]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(\dws_bram_en[16]_i_3_n_0 ),
        .O(\dws_bram_en[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[18]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[18] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[18]_i_2_n_0 ),
        .O(\dws_bram_en[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    \dws_bram_en[18]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[3]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(\dws_bram_en[16]_i_3_n_0 ),
        .O(\dws_bram_en[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[19]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[19] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[19]_i_2_n_0 ),
        .O(\dws_bram_en[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    \dws_bram_en[19]_i_2 
       (.I0(axi_dsp_addr[0]),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[3]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(\dws_bram_en[16]_i_3_n_0 ),
        .O(\dws_bram_en[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[1]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[1] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[1]_i_2_n_0 ),
        .O(\dws_bram_en[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \dws_bram_en[1]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[2]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[2] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[2]_i_2_n_0 ),
        .O(\dws_bram_en[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \dws_bram_en[2]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[8]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[3]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[3] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[3]_i_2_n_0 ),
        .O(\dws_bram_en[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \dws_bram_en[3]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[4]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[4] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[4]_i_2_n_0 ),
        .O(\dws_bram_en[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \dws_bram_en[4]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[8]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[5]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[5] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[5]_i_2_n_0 ),
        .O(\dws_bram_en[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \dws_bram_en[5]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[6]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[6] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[6]_i_2_n_0 ),
        .O(\dws_bram_en[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \dws_bram_en[6]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[8]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[7]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[7] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[7]_i_2_n_0 ),
        .O(\dws_bram_en[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \dws_bram_en[7]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\dws_bram_en[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[8]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[8] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[8]_i_2_n_0 ),
        .O(\dws_bram_en[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \dws_bram_en[8]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[8]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[3]),
        .I5(axi_dsp_addr[1]),
        .O(\dws_bram_en[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \dws_bram_en[9]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\dws_bram_en_reg_n_0_[9] ),
        .I2(dbg_axi_write_address0),
        .I3(\dws_bram_en[9]_i_2_n_0 ),
        .O(\dws_bram_en[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \dws_bram_en[9]_i_2 
       (.I0(\dws_bram_en[15]_i_3_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[3]),
        .I5(axi_dsp_addr[1]),
        .O(\dws_bram_en[9]_i_2_n_0 ));
  FDRE \dws_bram_en_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[0]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[10]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[11]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[12]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[13]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[14]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[15]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[16]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[17]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[18]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[19]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[1]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[2]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[3]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[4]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[5]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[6]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[7]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[8]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \dws_bram_en_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\dws_bram_en[9]_i_1_n_0 ),
        .Q(\dws_bram_en_reg_n_0_[9] ),
        .R(1'b0));
  fir_design_firN_IP_0_0_shiftby__parameterized2 dws_endacc_count_shift
       (.ADDRARDADDR(in__1),
        .D(dws_endacc_count),
        .E(dws_out),
        .fir_clk(fir_clk),
        .\shift_reg[2][6]_0 ({dws_endacc_count_shift_n_0,dws_endacc_count_shift_n_1,dws_endacc_count_shift_n_2,dws_endacc_count_shift_n_3,dws_endacc_count_shift_n_4,dws_endacc_count_shift_n_5,dws_endacc_count_shift_n_6}));
  fir_design_firN_IP_0_0_ADDSUB_MACRO dws_endacc_inst
       (.P({dws_endacc_out,dws_endacc_inst_n_14,dws_endacc_inst_n_15,dws_endacc_inst_n_16,dws_endacc_inst_n_17,dws_endacc_inst_n_18,dws_endacc_inst_n_19,dws_endacc_inst_n_20,dws_endacc_inst_n_21,dws_endacc_inst_n_22,dws_endacc_inst_n_23,dws_endacc_inst_n_24,dws_endacc_inst_n_25,dws_endacc_inst_n_26,dws_endacc_inst_n_27,dws_endacc_inst_n_28,dws_endacc_inst_n_29,dws_endacc_inst_n_30,dws_endacc_inst_n_31,dws_endacc_inst_n_32,dws_endacc_inst_n_33,dws_endacc_inst_n_34,dws_endacc_inst_n_35,dws_endacc_inst_n_36,dws_endacc_inst_n_37}),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[20]_32 ),
        .dws_endacc_loop(dws_endacc_loop),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_loop_multplx dws_endacc_multplx_inst
       (.D(dws_endacc_count),
        .P({dws_endacc_out,dws_endacc_inst_n_14,dws_endacc_inst_n_15,dws_endacc_inst_n_16,dws_endacc_inst_n_17,dws_endacc_inst_n_18,dws_endacc_inst_n_19,dws_endacc_inst_n_20,dws_endacc_inst_n_21,dws_endacc_inst_n_22,dws_endacc_inst_n_23,dws_endacc_inst_n_24,dws_endacc_inst_n_25,dws_endacc_inst_n_26,dws_endacc_inst_n_27,dws_endacc_inst_n_28,dws_endacc_inst_n_29,dws_endacc_inst_n_30,dws_endacc_inst_n_31,dws_endacc_inst_n_32,dws_endacc_inst_n_33,dws_endacc_inst_n_34,dws_endacc_inst_n_35,dws_endacc_inst_n_36,dws_endacc_inst_n_37}),
        .dws_endacc_loop(dws_endacc_loop));
  FDRE \dws_in_reg[0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[0]),
        .Q(dws_in[0]),
        .R(1'b0));
  FDRE \dws_in_reg[10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[10]),
        .Q(dws_in[10]),
        .R(1'b0));
  FDRE \dws_in_reg[11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[11]),
        .Q(dws_in[11]),
        .R(1'b0));
  FDRE \dws_in_reg[12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[12]),
        .Q(dws_in[12]),
        .R(1'b0));
  FDRE \dws_in_reg[13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[13]),
        .Q(dws_in[13]),
        .R(1'b0));
  FDRE \dws_in_reg[1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[1]),
        .Q(dws_in[1]),
        .R(1'b0));
  FDRE \dws_in_reg[2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[2]),
        .Q(dws_in[2]),
        .R(1'b0));
  FDRE \dws_in_reg[3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[3]),
        .Q(dws_in[3]),
        .R(1'b0));
  FDRE \dws_in_reg[4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[4]),
        .Q(dws_in[4]),
        .R(1'b0));
  FDRE \dws_in_reg[5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[5]),
        .Q(dws_in[5]),
        .R(1'b0));
  FDRE \dws_in_reg[6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[6]),
        .Q(dws_in[6]),
        .R(1'b0));
  FDRE \dws_in_reg[7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[7]),
        .Q(dws_in[7]),
        .R(1'b0));
  FDRE \dws_in_reg[8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[8]),
        .Q(dws_in[8]),
        .R(1'b0));
  FDRE \dws_in_reg[9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_in[9]),
        .Q(dws_in[9]),
        .R(1'b0));
  FDRE \dws_out_reg[24] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[24]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \dws_out_reg[25] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[25]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \dws_out_reg[26] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[26]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \dws_out_reg[27] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[27]),
        .Q(data0[3]),
        .R(1'b0));
  FDRE \dws_out_reg[28] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[28]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \dws_out_reg[29] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[29]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \dws_out_reg[30] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[30]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \dws_out_reg[31] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[31]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \dws_out_reg[32] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[32]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \dws_out_reg[33] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[33]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \dws_out_reg[34] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[34]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \dws_out_reg[35] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[35]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \dws_out_reg[36] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[36]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \dws_out_reg[37] 
       (.C(fir_clk),
        .CE(dws_out),
        .D(dws_endacc_out[37]),
        .Q(data0[13]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[0]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[0] ),
        .I2(dbg_axi_write_address0),
        .I3(fir_bram_en),
        .O(\fir_bram_en[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \fir_bram_en[0]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(fir_bram_en));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[10]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[10] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[10]_i_2_n_0 ),
        .O(\fir_bram_en[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0040000000000000)) 
    \fir_bram_en[10]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[10]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[11]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[11] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[11]_i_2_n_0 ),
        .O(\fir_bram_en[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \fir_bram_en[11]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[3]),
        .I5(axi_dsp_addr[1]),
        .O(\fir_bram_en[11]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[12]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[12] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[12]_i_2_n_0 ),
        .O(\fir_bram_en[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \fir_bram_en[12]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[3]),
        .I5(axi_dsp_addr[1]),
        .O(\fir_bram_en[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[13]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[13] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[13]_i_2_n_0 ),
        .O(\fir_bram_en[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    \fir_bram_en[13]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[14]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[14] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[14]_i_2_n_0 ),
        .O(\fir_bram_en[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \fir_bram_en[14]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[15]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[15] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[15]_i_2_n_0 ),
        .O(\fir_bram_en[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \fir_bram_en[15]_i_2 
       (.I0(\fir_bram_en[17]_i_4_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[15]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[16]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[16] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[16]_i_2_n_0 ),
        .O(\fir_bram_en[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    \fir_bram_en[16]_i_2 
       (.I0(\fir_bram_en[17]_i_4_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[3]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[1]),
        .O(\fir_bram_en[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[17]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[17] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[17]_i_3_n_0 ),
        .O(\fir_bram_en[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \fir_bram_en[17]_i_2 
       (.I0(s00_axi_wvalid),
        .I1(s00_axi_awvalid),
        .I2(S_AXI_WREADY),
        .I3(S_AXI_AWREADY),
        .I4(s00_axi_aresetn),
        .O(\fir_bram_en[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \fir_bram_en[17]_i_3 
       (.I0(\fir_bram_en[17]_i_4_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \fir_bram_en[17]_i_4 
       (.I0(axi_dsp_addr[4]),
        .I1(axi_dsp_addr[10]),
        .I2(axi_dsp_addr[9]),
        .I3(axi_dsp_addr[7]),
        .I4(axi_dsp_addr[5]),
        .I5(axi_dsp_addr[6]),
        .O(\fir_bram_en[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[18]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[18] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[18]_i_2_n_0 ),
        .O(\fir_bram_en[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    \fir_bram_en[18]_i_2 
       (.I0(\fir_bram_en[17]_i_4_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[3]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[1]),
        .O(\fir_bram_en[18]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[19]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[19] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[19]_i_2_n_0 ),
        .O(\fir_bram_en[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \fir_bram_en[19]_i_2 
       (.I0(\fir_bram_en[17]_i_4_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[19]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[1]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[1] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[1]_i_2_n_0 ),
        .O(\fir_bram_en[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \fir_bram_en[1]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[20]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[20] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[20]_i_2_n_0 ),
        .O(\fir_bram_en[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \fir_bram_en[20]_i_2 
       (.I0(\fir_bram_en[17]_i_4_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[3]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[1]),
        .O(\fir_bram_en[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[21]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[21] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[21]_i_2_n_0 ),
        .O(\fir_bram_en[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \fir_bram_en[21]_i_2 
       (.I0(\fir_bram_en[17]_i_4_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFF00004000)) 
    \fir_bram_en[22]_i_1 
       (.I0(axi_dsp_addr[10]),
        .I1(\fir_bram_en[22]_i_2_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_3_n_0 ),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\fir_bram_en_reg_n_0_[22] ),
        .O(\fir_bram_en[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \fir_bram_en[22]_i_2 
       (.I0(axi_dsp_addr[9]),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[7]),
        .I3(axi_dsp_addr[6]),
        .O(\fir_bram_en[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \fir_bram_en[22]_i_3 
       (.I0(axi_dsp_addr[3]),
        .I1(axi_dsp_addr[4]),
        .I2(axi_dsp_addr[5]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .O(\fir_bram_en[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \fir_bram_en[23]_i_1 
       (.I0(\fir_bram_en[23]_i_2_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(\fir_bram_en[22]_i_2_n_0 ),
        .I3(\fir_bram_en[23]_i_3_n_0 ),
        .I4(\fir_bram_en[23]_i_4_n_0 ),
        .I5(\fir_bram_en[23]_i_5_n_0 ),
        .O(\fir_bram_en[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fir_bram_en[23]_i_2 
       (.I0(axi_dsp_addr[1]),
        .I1(axi_dsp_addr[2]),
        .O(\fir_bram_en[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \fir_bram_en[23]_i_3 
       (.I0(s00_axi_aresetn),
        .I1(S_AXI_AWREADY),
        .I2(S_AXI_WREADY),
        .I3(s00_axi_awvalid),
        .I4(s00_axi_wvalid),
        .I5(axi_dsp_addr[10]),
        .O(\fir_bram_en[23]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \fir_bram_en[23]_i_4 
       (.I0(axi_dsp_addr[5]),
        .I1(axi_dsp_addr[4]),
        .I2(axi_dsp_addr[3]),
        .O(\fir_bram_en[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[23]_i_5 
       (.I0(\fir_bram_en_reg_n_0_[23] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \fir_bram_en[24]_i_1 
       (.I0(\fir_bram_en[23]_i_2_n_0 ),
        .I1(\fir_bram_en[23]_i_4_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[24]_i_2_n_0 ),
        .O(\fir_bram_en[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[24]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[24] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \fir_bram_en[25]_i_1 
       (.I0(\fir_bram_en[25]_i_2_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(\fir_bram_en[22]_i_2_n_0 ),
        .I3(\fir_bram_en[23]_i_3_n_0 ),
        .I4(\fir_bram_en[23]_i_4_n_0 ),
        .I5(\fir_bram_en[25]_i_3_n_0 ),
        .O(\fir_bram_en[25]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \fir_bram_en[25]_i_2 
       (.I0(axi_dsp_addr[1]),
        .I1(axi_dsp_addr[2]),
        .O(\fir_bram_en[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[25]_i_3 
       (.I0(\fir_bram_en_reg_n_0_[25] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \fir_bram_en[26]_i_1 
       (.I0(\fir_bram_en[25]_i_2_n_0 ),
        .I1(\fir_bram_en[23]_i_4_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[26]_i_2_n_0 ),
        .O(\fir_bram_en[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[26]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[26] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \fir_bram_en[27]_i_1 
       (.I0(\fir_bram_en[27]_i_2_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(\fir_bram_en[22]_i_2_n_0 ),
        .I3(\fir_bram_en[23]_i_3_n_0 ),
        .I4(\fir_bram_en[23]_i_4_n_0 ),
        .I5(\fir_bram_en[27]_i_3_n_0 ),
        .O(\fir_bram_en[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \fir_bram_en[27]_i_2 
       (.I0(axi_dsp_addr[2]),
        .I1(axi_dsp_addr[1]),
        .O(\fir_bram_en[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[27]_i_3 
       (.I0(\fir_bram_en_reg_n_0_[27] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \fir_bram_en[28]_i_1 
       (.I0(\fir_bram_en[27]_i_2_n_0 ),
        .I1(\fir_bram_en[23]_i_4_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[28]_i_2_n_0 ),
        .O(\fir_bram_en[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[28]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[28] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF20000000)) 
    \fir_bram_en[29]_i_1 
       (.I0(\fir_bram_en[29]_i_2_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(\fir_bram_en[22]_i_2_n_0 ),
        .I3(\fir_bram_en[23]_i_3_n_0 ),
        .I4(\fir_bram_en[23]_i_4_n_0 ),
        .I5(\fir_bram_en[29]_i_3_n_0 ),
        .O(\fir_bram_en[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fir_bram_en[29]_i_2 
       (.I0(axi_dsp_addr[1]),
        .I1(axi_dsp_addr[2]),
        .O(\fir_bram_en[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[29]_i_3 
       (.I0(\fir_bram_en_reg_n_0_[29] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[2]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[2] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[2]_i_2_n_0 ),
        .O(\fir_bram_en[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \fir_bram_en[2]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \fir_bram_en[30]_i_1 
       (.I0(\fir_bram_en[29]_i_2_n_0 ),
        .I1(\fir_bram_en[23]_i_4_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[30]_i_2_n_0 ),
        .O(\fir_bram_en[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[30]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[30] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \fir_bram_en[31]_i_1 
       (.I0(\fir_bram_en[23]_i_2_n_0 ),
        .I1(\fir_bram_en[31]_i_2_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[31]_i_3_n_0 ),
        .O(\fir_bram_en[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h10)) 
    \fir_bram_en[31]_i_2 
       (.I0(axi_dsp_addr[4]),
        .I1(axi_dsp_addr[3]),
        .I2(axi_dsp_addr[5]),
        .O(\fir_bram_en[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[31]_i_3 
       (.I0(\fir_bram_en_reg_n_0_[31] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \fir_bram_en[32]_i_1 
       (.I0(\fir_bram_en[23]_i_2_n_0 ),
        .I1(\fir_bram_en[31]_i_2_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[32]_i_2_n_0 ),
        .O(\fir_bram_en[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[32]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[32] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[32]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \fir_bram_en[33]_i_1 
       (.I0(\fir_bram_en[25]_i_2_n_0 ),
        .I1(\fir_bram_en[31]_i_2_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[33]_i_2_n_0 ),
        .O(\fir_bram_en[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[33]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[33] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[33]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \fir_bram_en[34]_i_1 
       (.I0(\fir_bram_en[25]_i_2_n_0 ),
        .I1(\fir_bram_en[31]_i_2_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[34]_i_2_n_0 ),
        .O(\fir_bram_en[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[34]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[34] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[34]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \fir_bram_en[35]_i_1 
       (.I0(\fir_bram_en[27]_i_2_n_0 ),
        .I1(\fir_bram_en[31]_i_2_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[35]_i_2_n_0 ),
        .O(\fir_bram_en[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[35]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[35] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[35]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \fir_bram_en[36]_i_1 
       (.I0(\fir_bram_en[27]_i_2_n_0 ),
        .I1(\fir_bram_en[31]_i_2_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[36]_i_2_n_0 ),
        .O(\fir_bram_en[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[36]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[36] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[36]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF08000000)) 
    \fir_bram_en[37]_i_1 
       (.I0(\fir_bram_en[29]_i_2_n_0 ),
        .I1(\fir_bram_en[31]_i_2_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[37]_i_2_n_0 ),
        .O(\fir_bram_en[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[37]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[37] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[37]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF80000000)) 
    \fir_bram_en[38]_i_1 
       (.I0(\fir_bram_en[29]_i_2_n_0 ),
        .I1(\fir_bram_en[31]_i_2_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(\fir_bram_en[22]_i_2_n_0 ),
        .I4(\fir_bram_en[23]_i_3_n_0 ),
        .I5(\fir_bram_en[38]_i_2_n_0 ),
        .O(\fir_bram_en[38]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fir_bram_en[38]_i_2 
       (.I0(\fir_bram_en_reg_n_0_[38] ),
        .I1(s00_axi_aresetn),
        .I2(S_AXI_AWREADY),
        .I3(S_AXI_WREADY),
        .I4(s00_axi_awvalid),
        .I5(s00_axi_wvalid),
        .O(\fir_bram_en[38]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[3]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[3] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[3]_i_2_n_0 ),
        .O(\fir_bram_en[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \fir_bram_en[3]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[4]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[4] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[4]_i_2_n_0 ),
        .O(\fir_bram_en[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \fir_bram_en[4]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[5]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[5] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[5]_i_2_n_0 ),
        .O(\fir_bram_en[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    \fir_bram_en[5]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[6]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[6] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[6]_i_2_n_0 ),
        .O(\fir_bram_en[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \fir_bram_en[6]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[1]),
        .I4(axi_dsp_addr[2]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[7]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[7] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[7]_i_2_n_0 ),
        .O(\fir_bram_en[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \fir_bram_en[7]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[3]),
        .I5(axi_dsp_addr[1]),
        .O(\fir_bram_en[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[8]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[8] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[8]_i_2_n_0 ),
        .O(\fir_bram_en[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000400000)) 
    \fir_bram_en[8]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[3]),
        .I5(axi_dsp_addr[1]),
        .O(\fir_bram_en[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \fir_bram_en[9]_i_1 
       (.I0(\fir_bram_en[17]_i_2_n_0 ),
        .I1(\fir_bram_en_reg_n_0_[9] ),
        .I2(dbg_axi_write_address0),
        .I3(\fir_bram_en[9]_i_2_n_0 ),
        .O(\fir_bram_en[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    \fir_bram_en[9]_i_2 
       (.I0(axi_dsp_addr[8]),
        .I1(\axi_switches[7]_i_6_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[2]),
        .I4(axi_dsp_addr[1]),
        .I5(axi_dsp_addr[3]),
        .O(\fir_bram_en[9]_i_2_n_0 ));
  FDRE \fir_bram_en_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[0]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[10]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[11]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[12]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[13]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[14]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[15]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[16]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[17]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[18]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[19]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[1]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[20]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[21]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[22]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[23]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[24]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[25] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[25]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[26] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[26]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[27] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[27]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[28] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[28]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[29] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[29]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[2]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[30] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[30]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[31] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[31]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[32] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[32]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[33] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[33]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[34] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[34]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[35] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[35]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[36] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[36]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[37] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[37]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[38] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[38]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[3]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[4]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[5]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[6]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[7]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[8]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \fir_bram_en_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\fir_bram_en[9]_i_1_n_0 ),
        .Q(\fir_bram_en_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \fir_coef_crrnr[31]_i_1 
       (.I0(\axi_switches[7]_i_2_n_0 ),
        .I1(\axi_switches[7]_i_3_n_0 ),
        .I2(\axi_awaddr_reg_n_0_[0] ),
        .I3(\axi_awaddr_reg_n_0_[2] ),
        .I4(\axi_awaddr_reg_n_0_[1] ),
        .I5(\axi_switches[7]_i_4_n_0 ),
        .O(fir_coef_crrnr));
  FDRE \fir_coef_crrnr_reg[0] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[0]),
        .Q(\fir_coef_crrnr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[10] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[10]),
        .Q(\fir_coef_crrnr_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[11] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[11]),
        .Q(\fir_coef_crrnr_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[12] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[12]),
        .Q(\fir_coef_crrnr_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[13] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[13]),
        .Q(\fir_coef_crrnr_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[14] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[14]),
        .Q(\fir_coef_crrnr_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[15] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[15]),
        .Q(\fir_coef_crrnr_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[16] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[16]),
        .Q(\fir_coef_crrnr_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[17] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[17]),
        .Q(\fir_coef_crrnr_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[18] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[18]),
        .Q(\fir_coef_crrnr_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[19] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[19]),
        .Q(\fir_coef_crrnr_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[1] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[1]),
        .Q(\fir_coef_crrnr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[20] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[20]),
        .Q(\fir_coef_crrnr_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[21] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[21]),
        .Q(\fir_coef_crrnr_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[22] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[22]),
        .Q(\fir_coef_crrnr_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[23] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[23]),
        .Q(\fir_coef_crrnr_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[24] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[24]),
        .Q(\fir_coef_crrnr_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[25] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[25]),
        .Q(\fir_coef_crrnr_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[26] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[26]),
        .Q(\fir_coef_crrnr_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[27] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[27]),
        .Q(\fir_coef_crrnr_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[28] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[28]),
        .Q(\fir_coef_crrnr_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[29] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[29]),
        .Q(\fir_coef_crrnr_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[2] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[2]),
        .Q(\fir_coef_crrnr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[30] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[30]),
        .Q(\fir_coef_crrnr_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[31] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[31]),
        .Q(\fir_coef_crrnr_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[3] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[3]),
        .Q(\fir_coef_crrnr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[4] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[4]),
        .Q(\fir_coef_crrnr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[5] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[5]),
        .Q(\fir_coef_crrnr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[6] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[6]),
        .Q(\fir_coef_crrnr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[7] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[7]),
        .Q(\fir_coef_crrnr_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[8] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[8]),
        .Q(\fir_coef_crrnr_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \fir_coef_crrnr_reg[9] 
       (.C(s00_axi_aclk),
        .CE(fir_coef_crrnr),
        .D(s00_axi_wdata[9]),
        .Q(\fir_coef_crrnr_reg_n_0_[9] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[0]" *) 
  FDRE \fir_coef_datain_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[0]),
        .Q(\fir_coef_datain_reg_n_0_[0] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[0]" *) 
  FDRE \fir_coef_datain_reg[0]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[0]),
        .Q(\fir_coef_datain_reg[0]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[0]" *) 
  FDRE \fir_coef_datain_reg[0]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[0]),
        .Q(\fir_coef_datain_reg[0]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[0]" *) 
  FDRE \fir_coef_datain_reg[0]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[0]),
        .Q(\fir_coef_datain_reg[0]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[0]" *) 
  FDRE \fir_coef_datain_reg[0]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[0]),
        .Q(\fir_coef_datain_reg[0]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[10]" *) 
  FDRE \fir_coef_datain_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[10]),
        .Q(\fir_coef_datain_reg_n_0_[10] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[10]" *) 
  FDRE \fir_coef_datain_reg[10]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[10]),
        .Q(\fir_coef_datain_reg[10]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[10]" *) 
  FDRE \fir_coef_datain_reg[10]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[10]),
        .Q(\fir_coef_datain_reg[10]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[10]" *) 
  FDRE \fir_coef_datain_reg[10]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[10]),
        .Q(\fir_coef_datain_reg[10]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[10]" *) 
  FDRE \fir_coef_datain_reg[10]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[10]),
        .Q(\fir_coef_datain_reg[10]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[11]" *) 
  FDRE \fir_coef_datain_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[11]),
        .Q(\fir_coef_datain_reg_n_0_[11] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[11]" *) 
  FDRE \fir_coef_datain_reg[11]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[11]),
        .Q(\fir_coef_datain_reg[11]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[11]" *) 
  FDRE \fir_coef_datain_reg[11]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[11]),
        .Q(\fir_coef_datain_reg[11]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[11]" *) 
  FDRE \fir_coef_datain_reg[11]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[11]),
        .Q(\fir_coef_datain_reg[11]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[11]" *) 
  FDRE \fir_coef_datain_reg[11]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[11]),
        .Q(\fir_coef_datain_reg[11]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[12]" *) 
  FDRE \fir_coef_datain_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[12]),
        .Q(\fir_coef_datain_reg_n_0_[12] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[12]" *) 
  FDRE \fir_coef_datain_reg[12]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[12]),
        .Q(\fir_coef_datain_reg[12]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[12]" *) 
  FDRE \fir_coef_datain_reg[12]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[12]),
        .Q(\fir_coef_datain_reg[12]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[12]" *) 
  FDRE \fir_coef_datain_reg[12]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[12]),
        .Q(\fir_coef_datain_reg[12]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[12]" *) 
  FDRE \fir_coef_datain_reg[12]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[12]),
        .Q(\fir_coef_datain_reg[12]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[13]" *) 
  FDRE \fir_coef_datain_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[13]),
        .Q(\fir_coef_datain_reg_n_0_[13] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[13]" *) 
  FDRE \fir_coef_datain_reg[13]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[13]),
        .Q(\fir_coef_datain_reg[13]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[13]" *) 
  FDRE \fir_coef_datain_reg[13]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[13]),
        .Q(\fir_coef_datain_reg[13]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[13]" *) 
  FDRE \fir_coef_datain_reg[13]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[13]),
        .Q(\fir_coef_datain_reg[13]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[13]" *) 
  FDRE \fir_coef_datain_reg[13]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[13]),
        .Q(\fir_coef_datain_reg[13]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[14]" *) 
  FDRE \fir_coef_datain_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[14]),
        .Q(\fir_coef_datain_reg_n_0_[14] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[14]" *) 
  FDRE \fir_coef_datain_reg[14]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[14]),
        .Q(\fir_coef_datain_reg[14]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[14]" *) 
  FDRE \fir_coef_datain_reg[14]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[14]),
        .Q(\fir_coef_datain_reg[14]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[14]" *) 
  FDRE \fir_coef_datain_reg[14]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[14]),
        .Q(\fir_coef_datain_reg[14]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[14]" *) 
  FDRE \fir_coef_datain_reg[14]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[14]),
        .Q(\fir_coef_datain_reg[14]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[15]" *) 
  FDRE \fir_coef_datain_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[15]),
        .Q(\fir_coef_datain_reg_n_0_[15] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[15]" *) 
  FDRE \fir_coef_datain_reg[15]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[15]),
        .Q(\fir_coef_datain_reg[15]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[15]" *) 
  FDRE \fir_coef_datain_reg[15]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[15]),
        .Q(\fir_coef_datain_reg[15]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[15]" *) 
  FDRE \fir_coef_datain_reg[15]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[15]),
        .Q(\fir_coef_datain_reg[15]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[15]" *) 
  FDRE \fir_coef_datain_reg[15]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[15]),
        .Q(\fir_coef_datain_reg[15]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[16]" *) 
  FDRE \fir_coef_datain_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[16]),
        .Q(\fir_coef_datain_reg_n_0_[16] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[16]" *) 
  FDRE \fir_coef_datain_reg[16]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[16]),
        .Q(\fir_coef_datain_reg[16]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[16]" *) 
  FDRE \fir_coef_datain_reg[16]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[16]),
        .Q(\fir_coef_datain_reg[16]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[16]" *) 
  FDRE \fir_coef_datain_reg[16]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[16]),
        .Q(\fir_coef_datain_reg[16]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[16]" *) 
  FDRE \fir_coef_datain_reg[16]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[16]),
        .Q(\fir_coef_datain_reg[16]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[17]" *) 
  FDRE \fir_coef_datain_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[17]),
        .Q(\fir_coef_datain_reg_n_0_[17] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[17]" *) 
  FDRE \fir_coef_datain_reg[17]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[17]),
        .Q(\fir_coef_datain_reg[17]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[17]" *) 
  FDRE \fir_coef_datain_reg[17]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[17]),
        .Q(\fir_coef_datain_reg[17]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[17]" *) 
  FDRE \fir_coef_datain_reg[17]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[17]),
        .Q(\fir_coef_datain_reg[17]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[17]" *) 
  FDRE \fir_coef_datain_reg[17]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[17]),
        .Q(\fir_coef_datain_reg[17]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[18]" *) 
  FDRE \fir_coef_datain_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[18]),
        .Q(\fir_coef_datain_reg_n_0_[18] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[18]" *) 
  FDRE \fir_coef_datain_reg[18]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[18]),
        .Q(\fir_coef_datain_reg[18]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[18]" *) 
  FDRE \fir_coef_datain_reg[18]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[18]),
        .Q(\fir_coef_datain_reg[18]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[18]" *) 
  FDRE \fir_coef_datain_reg[18]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[18]),
        .Q(\fir_coef_datain_reg[18]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[18]" *) 
  FDRE \fir_coef_datain_reg[18]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[18]),
        .Q(\fir_coef_datain_reg[18]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[19]" *) 
  FDRE \fir_coef_datain_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[19]),
        .Q(\fir_coef_datain_reg_n_0_[19] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[19]" *) 
  FDRE \fir_coef_datain_reg[19]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[19]),
        .Q(\fir_coef_datain_reg[19]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[19]" *) 
  FDRE \fir_coef_datain_reg[19]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[19]),
        .Q(\fir_coef_datain_reg[19]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[19]" *) 
  FDRE \fir_coef_datain_reg[19]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[19]),
        .Q(\fir_coef_datain_reg[19]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[19]" *) 
  FDRE \fir_coef_datain_reg[19]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[19]),
        .Q(\fir_coef_datain_reg[19]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[1]" *) 
  FDRE \fir_coef_datain_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[1]),
        .Q(\fir_coef_datain_reg_n_0_[1] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[1]" *) 
  FDRE \fir_coef_datain_reg[1]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[1]),
        .Q(\fir_coef_datain_reg[1]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[1]" *) 
  FDRE \fir_coef_datain_reg[1]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[1]),
        .Q(\fir_coef_datain_reg[1]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[1]" *) 
  FDRE \fir_coef_datain_reg[1]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[1]),
        .Q(\fir_coef_datain_reg[1]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[1]" *) 
  FDRE \fir_coef_datain_reg[1]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[1]),
        .Q(\fir_coef_datain_reg[1]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[20]" *) 
  FDRE \fir_coef_datain_reg[20] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[20]),
        .Q(\fir_coef_datain_reg_n_0_[20] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[20]" *) 
  FDRE \fir_coef_datain_reg[20]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[20]),
        .Q(\fir_coef_datain_reg[20]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[20]" *) 
  FDRE \fir_coef_datain_reg[20]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[20]),
        .Q(\fir_coef_datain_reg[20]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[20]" *) 
  FDRE \fir_coef_datain_reg[20]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[20]),
        .Q(\fir_coef_datain_reg[20]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[20]" *) 
  FDRE \fir_coef_datain_reg[20]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[20]),
        .Q(\fir_coef_datain_reg[20]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[21]" *) 
  FDRE \fir_coef_datain_reg[21] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[21]),
        .Q(\fir_coef_datain_reg_n_0_[21] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[21]" *) 
  FDRE \fir_coef_datain_reg[21]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[21]),
        .Q(\fir_coef_datain_reg[21]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[21]" *) 
  FDRE \fir_coef_datain_reg[21]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[21]),
        .Q(\fir_coef_datain_reg[21]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[21]" *) 
  FDRE \fir_coef_datain_reg[21]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[21]),
        .Q(\fir_coef_datain_reg[21]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[21]" *) 
  FDRE \fir_coef_datain_reg[21]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[21]),
        .Q(\fir_coef_datain_reg[21]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[22]" *) 
  FDRE \fir_coef_datain_reg[22] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[22]),
        .Q(\fir_coef_datain_reg_n_0_[22] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[22]" *) 
  FDRE \fir_coef_datain_reg[22]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[22]),
        .Q(\fir_coef_datain_reg[22]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[22]" *) 
  FDRE \fir_coef_datain_reg[22]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[22]),
        .Q(\fir_coef_datain_reg[22]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[22]" *) 
  FDRE \fir_coef_datain_reg[22]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[22]),
        .Q(\fir_coef_datain_reg[22]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[22]" *) 
  FDRE \fir_coef_datain_reg[22]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[22]),
        .Q(\fir_coef_datain_reg[22]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[23]" *) 
  FDRE \fir_coef_datain_reg[23] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[23]),
        .Q(\fir_coef_datain_reg_n_0_[23] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[23]" *) 
  FDRE \fir_coef_datain_reg[23]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[23]),
        .Q(\fir_coef_datain_reg[23]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[23]" *) 
  FDRE \fir_coef_datain_reg[23]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[23]),
        .Q(\fir_coef_datain_reg[23]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[23]" *) 
  FDRE \fir_coef_datain_reg[23]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[23]),
        .Q(\fir_coef_datain_reg[23]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[23]" *) 
  FDRE \fir_coef_datain_reg[23]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[23]),
        .Q(\fir_coef_datain_reg[23]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[24]" *) 
  FDRE \fir_coef_datain_reg[24] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[31]),
        .Q(\fir_coef_datain_reg_n_0_[24] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[24]" *) 
  FDRE \fir_coef_datain_reg[24]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[31]),
        .Q(\fir_coef_datain_reg[24]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[24]" *) 
  FDRE \fir_coef_datain_reg[24]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[31]),
        .Q(\fir_coef_datain_reg[24]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[24]" *) 
  FDRE \fir_coef_datain_reg[24]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[31]),
        .Q(\fir_coef_datain_reg[24]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[24]" *) 
  FDRE \fir_coef_datain_reg[24]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[31]),
        .Q(\fir_coef_datain_reg[24]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[2]" *) 
  FDRE \fir_coef_datain_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[2]),
        .Q(\fir_coef_datain_reg_n_0_[2] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[2]" *) 
  FDRE \fir_coef_datain_reg[2]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[2]),
        .Q(\fir_coef_datain_reg[2]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[2]" *) 
  FDRE \fir_coef_datain_reg[2]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[2]),
        .Q(\fir_coef_datain_reg[2]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[2]" *) 
  FDRE \fir_coef_datain_reg[2]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[2]),
        .Q(\fir_coef_datain_reg[2]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[2]" *) 
  FDRE \fir_coef_datain_reg[2]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[2]),
        .Q(\fir_coef_datain_reg[2]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[3]" *) 
  FDRE \fir_coef_datain_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[3]),
        .Q(\fir_coef_datain_reg_n_0_[3] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[3]" *) 
  FDRE \fir_coef_datain_reg[3]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[3]),
        .Q(\fir_coef_datain_reg[3]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[3]" *) 
  FDRE \fir_coef_datain_reg[3]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[3]),
        .Q(\fir_coef_datain_reg[3]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[3]" *) 
  FDRE \fir_coef_datain_reg[3]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[3]),
        .Q(\fir_coef_datain_reg[3]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[3]" *) 
  FDRE \fir_coef_datain_reg[3]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[3]),
        .Q(\fir_coef_datain_reg[3]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[4]" *) 
  FDRE \fir_coef_datain_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[4]),
        .Q(\fir_coef_datain_reg_n_0_[4] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[4]" *) 
  FDRE \fir_coef_datain_reg[4]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[4]),
        .Q(\fir_coef_datain_reg[4]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[4]" *) 
  FDRE \fir_coef_datain_reg[4]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[4]),
        .Q(\fir_coef_datain_reg[4]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[4]" *) 
  FDRE \fir_coef_datain_reg[4]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[4]),
        .Q(\fir_coef_datain_reg[4]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[4]" *) 
  FDRE \fir_coef_datain_reg[4]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[4]),
        .Q(\fir_coef_datain_reg[4]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[5]" *) 
  FDRE \fir_coef_datain_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[5]),
        .Q(\fir_coef_datain_reg_n_0_[5] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[5]" *) 
  FDRE \fir_coef_datain_reg[5]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[5]),
        .Q(\fir_coef_datain_reg[5]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[5]" *) 
  FDRE \fir_coef_datain_reg[5]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[5]),
        .Q(\fir_coef_datain_reg[5]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[5]" *) 
  FDRE \fir_coef_datain_reg[5]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[5]),
        .Q(\fir_coef_datain_reg[5]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[5]" *) 
  FDRE \fir_coef_datain_reg[5]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[5]),
        .Q(\fir_coef_datain_reg[5]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[6]" *) 
  FDRE \fir_coef_datain_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[6]),
        .Q(\fir_coef_datain_reg_n_0_[6] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[6]" *) 
  FDRE \fir_coef_datain_reg[6]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[6]),
        .Q(\fir_coef_datain_reg[6]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[6]" *) 
  FDRE \fir_coef_datain_reg[6]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[6]),
        .Q(\fir_coef_datain_reg[6]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[6]" *) 
  FDRE \fir_coef_datain_reg[6]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[6]),
        .Q(\fir_coef_datain_reg[6]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[6]" *) 
  FDRE \fir_coef_datain_reg[6]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[6]),
        .Q(\fir_coef_datain_reg[6]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[7]" *) 
  FDRE \fir_coef_datain_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[7]),
        .Q(\fir_coef_datain_reg_n_0_[7] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[7]" *) 
  FDRE \fir_coef_datain_reg[7]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[7]),
        .Q(\fir_coef_datain_reg[7]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[7]" *) 
  FDRE \fir_coef_datain_reg[7]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[7]),
        .Q(\fir_coef_datain_reg[7]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[7]" *) 
  FDRE \fir_coef_datain_reg[7]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[7]),
        .Q(\fir_coef_datain_reg[7]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[7]" *) 
  FDRE \fir_coef_datain_reg[7]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[7]),
        .Q(\fir_coef_datain_reg[7]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[8]" *) 
  FDRE \fir_coef_datain_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[8]),
        .Q(\fir_coef_datain_reg_n_0_[8] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[8]" *) 
  FDRE \fir_coef_datain_reg[8]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[8]),
        .Q(\fir_coef_datain_reg[8]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[8]" *) 
  FDRE \fir_coef_datain_reg[8]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[8]),
        .Q(\fir_coef_datain_reg[8]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[8]" *) 
  FDRE \fir_coef_datain_reg[8]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[8]),
        .Q(\fir_coef_datain_reg[8]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[8]" *) 
  FDRE \fir_coef_datain_reg[8]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[8]),
        .Q(\fir_coef_datain_reg[8]_rep__2_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[9]" *) 
  FDRE \fir_coef_datain_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[9]),
        .Q(\fir_coef_datain_reg_n_0_[9] ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[9]" *) 
  FDRE \fir_coef_datain_reg[9]_rep 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[9]),
        .Q(\fir_coef_datain_reg[9]_rep_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[9]" *) 
  FDRE \fir_coef_datain_reg[9]_rep__0 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[9]),
        .Q(\fir_coef_datain_reg[9]_rep__0_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[9]" *) 
  FDRE \fir_coef_datain_reg[9]_rep__1 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[9]),
        .Q(\fir_coef_datain_reg[9]_rep__1_n_0 ),
        .R(1'b0));
  (* ORIG_CELL_NAME = "fir_coef_datain_reg[9]" *) 
  FDRE \fir_coef_datain_reg[9]_rep__2 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(s00_axi_wdata[9]),
        .Q(\fir_coef_datain_reg[9]_rep__2_n_0 ),
        .R(1'b0));
  fir_design_firN_IP_0_0_loop_multplx__parameterized0 fir_in_multplx_inst
       (.ADDRARDADDR(fir_sample_count),
        .B(out__0),
        .Q(data0),
        .fir_sample_loopend(fir_sample_loopend));
  FDRE \fir_out_reg[24] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[24]),
        .Q(p_0_in[0]),
        .R(1'b0));
  FDRE \fir_out_reg[25] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[25]),
        .Q(p_0_in[1]),
        .R(1'b0));
  FDRE \fir_out_reg[26] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[26]),
        .Q(p_0_in[2]),
        .R(1'b0));
  FDRE \fir_out_reg[27] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[27]),
        .Q(p_0_in[3]),
        .R(1'b0));
  FDRE \fir_out_reg[28] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[28]),
        .Q(p_0_in[4]),
        .R(1'b0));
  FDRE \fir_out_reg[29] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[29]),
        .Q(p_0_in[5]),
        .R(1'b0));
  FDRE \fir_out_reg[30] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[30]),
        .Q(p_0_in[6]),
        .R(1'b0));
  FDRE \fir_out_reg[31] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[31]),
        .Q(p_0_in[7]),
        .R(1'b0));
  FDRE \fir_out_reg[32] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[32]),
        .Q(p_0_in[8]),
        .R(1'b0));
  FDRE \fir_out_reg[33] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[33]),
        .Q(p_0_in[9]),
        .R(1'b0));
  FDRE \fir_out_reg[34] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[34]),
        .Q(p_0_in[10]),
        .R(1'b0));
  FDRE \fir_out_reg[35] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[35]),
        .Q(p_0_in[11]),
        .R(1'b0));
  FDRE \fir_out_reg[36] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[36]),
        .Q(p_0_in[12]),
        .R(1'b0));
  FDRE \fir_out_reg[37] 
       (.C(fir_clk),
        .CE(fir_out_0),
        .D(fir_sum_loopend[37]),
        .Q(p_0_in[13]),
        .R(1'b0));
  fir_design_firN_IP_0_0_shiftby__parameterized1 fir_sample_count_shift
       (.ADDRARDADDR(fir_sample_count),
        .fir_clk(fir_clk),
        .\shift_reg[0][0] (ups_sample_count_shift_n_0),
        .\shift_reg[0][1] (ups_sample_count_shift_n_1),
        .\shift_reg[0][2] (ups_sample_count_shift_n_2),
        .\shift_reg[0][3] (ups_sample_count_shift_n_3),
        .\shift_reg[0][4] (ups_sample_count_shift_n_4),
        .\shift_reg[0][5] (ups_sample_count_shift_n_5),
        .\shift_reg[0][6] (ups_sample_count_shift_n_6));
  fir_design_firN_IP_0_0_shiftby__parameterized3 fir_sample_loop_sync
       (.fir_clk(fir_clk),
        .fir_sample_loopend(fir_sample_loopend),
        .\shift_reg[101][0] (\genblk3[38].fir_tap_inst_n_13 ),
        .\shift_reg[101][10] (\genblk3[38].fir_tap_inst_n_3 ),
        .\shift_reg[101][11] (\genblk3[38].fir_tap_inst_n_2 ),
        .\shift_reg[101][12] (\genblk3[38].fir_tap_inst_n_1 ),
        .\shift_reg[101][13] (\genblk3[38].fir_tap_inst_n_0 ),
        .\shift_reg[101][1] (\genblk3[38].fir_tap_inst_n_12 ),
        .\shift_reg[101][2] (\genblk3[38].fir_tap_inst_n_11 ),
        .\shift_reg[101][3] (\genblk3[38].fir_tap_inst_n_10 ),
        .\shift_reg[101][4] (\genblk3[38].fir_tap_inst_n_9 ),
        .\shift_reg[101][5] (\genblk3[38].fir_tap_inst_n_8 ),
        .\shift_reg[101][6] (\genblk3[38].fir_tap_inst_n_7 ),
        .\shift_reg[101][7] (\genblk3[38].fir_tap_inst_n_6 ),
        .\shift_reg[101][8] (\genblk3[38].fir_tap_inst_n_5 ),
        .\shift_reg[101][9] (\genblk3[38].fir_tap_inst_n_4 ));
  fir_design_firN_IP_0_0_shiftby__parameterized5 fir_sum_count_shift
       (.ADDRARDADDR(fir_sample_count),
        .C(\fir_sum_con[0]_129 ),
        .D(fir_sum_loopend),
        .E(p_263_out),
        .Q(axi_leds[5]),
        .\dbg_fir_coefs_reg[0][0] (p_434_out),
        .\dbg_fir_coefs_reg[10][0] (p_415_out),
        .\dbg_fir_coefs_reg[11][0] (p_413_out),
        .\dbg_fir_coefs_reg[12][0] (p_411_out),
        .\dbg_fir_coefs_reg[13][0] (p_409_out),
        .\dbg_fir_coefs_reg[14][0] (p_407_out),
        .\dbg_fir_coefs_reg[15][0] (p_405_out),
        .\dbg_fir_coefs_reg[16][0] (p_403_out),
        .\dbg_fir_coefs_reg[17][0] (p_401_out),
        .\dbg_fir_coefs_reg[18][0] (p_399_out),
        .\dbg_fir_coefs_reg[19][0] (p_397_out),
        .\dbg_fir_coefs_reg[1][0] (p_433_out),
        .\dbg_fir_coefs_reg[20][0] (p_395_out),
        .\dbg_fir_coefs_reg[21][0] (p_393_out),
        .\dbg_fir_coefs_reg[22][0] (p_391_out),
        .\dbg_fir_coefs_reg[23][0] (p_389_out),
        .\dbg_fir_coefs_reg[24][0] (p_387_out),
        .\dbg_fir_coefs_reg[25][0] (p_385_out),
        .\dbg_fir_coefs_reg[26][0] (p_383_out),
        .\dbg_fir_coefs_reg[27][0] (p_381_out),
        .\dbg_fir_coefs_reg[28][0] (p_379_out),
        .\dbg_fir_coefs_reg[29][0] (p_377_out),
        .\dbg_fir_coefs_reg[2][0] (p_431_out),
        .\dbg_fir_coefs_reg[30][0] (p_375_out),
        .\dbg_fir_coefs_reg[31][0] (p_373_out),
        .\dbg_fir_coefs_reg[32][0] (p_371_out),
        .\dbg_fir_coefs_reg[33][0] (p_369_out),
        .\dbg_fir_coefs_reg[34][0] (p_367_out),
        .\dbg_fir_coefs_reg[35][0] (p_365_out),
        .\dbg_fir_coefs_reg[36][0] (p_363_out),
        .\dbg_fir_coefs_reg[37][0] (p_361_out),
        .\dbg_fir_coefs_reg[38][0] (p_359_out),
        .\dbg_fir_coefs_reg[39][0] (p_357_out),
        .\dbg_fir_coefs_reg[3][0] (p_429_out),
        .\dbg_fir_coefs_reg[40][0] (p_355_out),
        .\dbg_fir_coefs_reg[41][0] (p_353_out),
        .\dbg_fir_coefs_reg[42][0] (p_351_out),
        .\dbg_fir_coefs_reg[43][0] (p_349_out),
        .\dbg_fir_coefs_reg[44][0] (p_347_out),
        .\dbg_fir_coefs_reg[45][0] (p_345_out),
        .\dbg_fir_coefs_reg[46][0] (p_343_out),
        .\dbg_fir_coefs_reg[47][0] (p_341_out),
        .\dbg_fir_coefs_reg[48][0] (p_339_out),
        .\dbg_fir_coefs_reg[49][0] (p_337_out),
        .\dbg_fir_coefs_reg[4][0] (p_427_out),
        .\dbg_fir_coefs_reg[50][0] (p_335_out),
        .\dbg_fir_coefs_reg[51][0] (p_333_out),
        .\dbg_fir_coefs_reg[52][0] (p_331_out),
        .\dbg_fir_coefs_reg[53][0] (p_329_out),
        .\dbg_fir_coefs_reg[54][0] (p_327_out),
        .\dbg_fir_coefs_reg[55][0] (p_325_out),
        .\dbg_fir_coefs_reg[56][0] (p_323_out),
        .\dbg_fir_coefs_reg[57][0] (p_321_out),
        .\dbg_fir_coefs_reg[58][0] (p_319_out),
        .\dbg_fir_coefs_reg[59][0] (p_317_out),
        .\dbg_fir_coefs_reg[5][0] (p_425_out),
        .\dbg_fir_coefs_reg[60][0] (p_315_out),
        .\dbg_fir_coefs_reg[61][0] (p_313_out),
        .\dbg_fir_coefs_reg[62][0] (p_311_out),
        .\dbg_fir_coefs_reg[63][0] (p_309_out),
        .\dbg_fir_coefs_reg[64][0] (p_307_out),
        .\dbg_fir_coefs_reg[65][0] (p_305_out),
        .\dbg_fir_coefs_reg[66][0] (p_303_out),
        .\dbg_fir_coefs_reg[67][0] (p_301_out),
        .\dbg_fir_coefs_reg[68][0] (p_299_out),
        .\dbg_fir_coefs_reg[69][0] (p_297_out),
        .\dbg_fir_coefs_reg[6][0] (p_423_out),
        .\dbg_fir_coefs_reg[70][0] (p_295_out),
        .\dbg_fir_coefs_reg[71][0] (p_293_out),
        .\dbg_fir_coefs_reg[72][0] (p_291_out),
        .\dbg_fir_coefs_reg[73][0] (p_289_out),
        .\dbg_fir_coefs_reg[74][0] (p_287_out),
        .\dbg_fir_coefs_reg[75][0] (p_285_out),
        .\dbg_fir_coefs_reg[76][0] (p_283_out),
        .\dbg_fir_coefs_reg[77][0] (p_281_out),
        .\dbg_fir_coefs_reg[78][0] (p_279_out),
        .\dbg_fir_coefs_reg[79][0] (p_277_out),
        .\dbg_fir_coefs_reg[7][0] (p_421_out),
        .\dbg_fir_coefs_reg[80][0] (p_275_out),
        .\dbg_fir_coefs_reg[81][0] (p_273_out),
        .\dbg_fir_coefs_reg[82][0] (p_271_out),
        .\dbg_fir_coefs_reg[83][0] (p_269_out),
        .\dbg_fir_coefs_reg[84][0] (p_267_out),
        .\dbg_fir_coefs_reg[85][0] (p_265_out),
        .\dbg_fir_coefs_reg[87][0] (p_261_out),
        .\dbg_fir_coefs_reg[88][0] (p_259_out),
        .\dbg_fir_coefs_reg[89][0] (p_257_out),
        .\dbg_fir_coefs_reg[8][0] (p_419_out),
        .\dbg_fir_coefs_reg[90][0] (p_255_out),
        .\dbg_fir_coefs_reg[91][0] (p_253_out),
        .\dbg_fir_coefs_reg[92][0] (p_251_out),
        .\dbg_fir_coefs_reg[93][0] (p_249_out),
        .\dbg_fir_coefs_reg[94][0] (p_247_out),
        .\dbg_fir_coefs_reg[95][0] (p_245_out),
        .\dbg_fir_coefs_reg[96][0] (p_243_out),
        .\dbg_fir_coefs_reg[97][0] (p_241_out),
        .\dbg_fir_coefs_reg[98][0] (p_239_out),
        .\dbg_fir_coefs_reg[99][0] (p_237_out),
        .\dbg_fir_coefs_reg[9][0] (p_417_out),
        .fir_clk(fir_clk),
        .\fir_out_reg[24] (fir_out_0),
        .fir_sum_count(fir_sum_count),
        .\shift_reg[22][0] (fir_sum_loop_sync_n_37),
        .\shift_reg[22][10] (fir_sum_loop_sync_n_27),
        .\shift_reg[22][11] (fir_sum_loop_sync_n_26),
        .\shift_reg[22][12] (fir_sum_loop_sync_n_25),
        .\shift_reg[22][13] (fir_sum_loop_sync_n_24),
        .\shift_reg[22][14] (fir_sum_loop_sync_n_23),
        .\shift_reg[22][15] (fir_sum_loop_sync_n_22),
        .\shift_reg[22][16] (fir_sum_loop_sync_n_21),
        .\shift_reg[22][17] (fir_sum_loop_sync_n_20),
        .\shift_reg[22][18] (fir_sum_loop_sync_n_19),
        .\shift_reg[22][19] (fir_sum_loop_sync_n_18),
        .\shift_reg[22][1] (fir_sum_loop_sync_n_36),
        .\shift_reg[22][20] (fir_sum_loop_sync_n_17),
        .\shift_reg[22][21] (fir_sum_loop_sync_n_16),
        .\shift_reg[22][22] (fir_sum_loop_sync_n_15),
        .\shift_reg[22][23] (fir_sum_loop_sync_n_14),
        .\shift_reg[22][2] (fir_sum_loop_sync_n_35),
        .\shift_reg[22][3] (fir_sum_loop_sync_n_34),
        .\shift_reg[22][4] (fir_sum_loop_sync_n_33),
        .\shift_reg[22][5] (fir_sum_loop_sync_n_32),
        .\shift_reg[22][6] (fir_sum_loop_sync_n_31),
        .\shift_reg[22][7] (fir_sum_loop_sync_n_30),
        .\shift_reg[22][8] (fir_sum_loop_sync_n_29),
        .\shift_reg[22][9] (fir_sum_loop_sync_n_28));
  fir_design_firN_IP_0_0_shiftby__parameterized4 fir_sum_loop_sync
       (.D(fir_sum_loopend),
        .P(\fir_sum_con[39]_147 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (fir_sum_loop_sync_n_14),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (fir_sum_loop_sync_n_15),
        .\dsp_bl.dsp_bl.DSP48E_BL_1 (fir_sum_loop_sync_n_16),
        .\dsp_bl.dsp_bl.DSP48E_BL_10 (fir_sum_loop_sync_n_25),
        .\dsp_bl.dsp_bl.DSP48E_BL_11 (fir_sum_loop_sync_n_26),
        .\dsp_bl.dsp_bl.DSP48E_BL_12 (fir_sum_loop_sync_n_27),
        .\dsp_bl.dsp_bl.DSP48E_BL_13 (fir_sum_loop_sync_n_28),
        .\dsp_bl.dsp_bl.DSP48E_BL_14 (fir_sum_loop_sync_n_29),
        .\dsp_bl.dsp_bl.DSP48E_BL_15 (fir_sum_loop_sync_n_30),
        .\dsp_bl.dsp_bl.DSP48E_BL_16 (fir_sum_loop_sync_n_31),
        .\dsp_bl.dsp_bl.DSP48E_BL_17 (fir_sum_loop_sync_n_32),
        .\dsp_bl.dsp_bl.DSP48E_BL_18 (fir_sum_loop_sync_n_33),
        .\dsp_bl.dsp_bl.DSP48E_BL_19 (fir_sum_loop_sync_n_34),
        .\dsp_bl.dsp_bl.DSP48E_BL_2 (fir_sum_loop_sync_n_17),
        .\dsp_bl.dsp_bl.DSP48E_BL_20 (fir_sum_loop_sync_n_35),
        .\dsp_bl.dsp_bl.DSP48E_BL_21 (fir_sum_loop_sync_n_36),
        .\dsp_bl.dsp_bl.DSP48E_BL_22 (fir_sum_loop_sync_n_37),
        .\dsp_bl.dsp_bl.DSP48E_BL_3 (fir_sum_loop_sync_n_18),
        .\dsp_bl.dsp_bl.DSP48E_BL_4 (fir_sum_loop_sync_n_19),
        .\dsp_bl.dsp_bl.DSP48E_BL_5 (fir_sum_loop_sync_n_20),
        .\dsp_bl.dsp_bl.DSP48E_BL_6 (fir_sum_loop_sync_n_21),
        .\dsp_bl.dsp_bl.DSP48E_BL_7 (fir_sum_loop_sync_n_22),
        .\dsp_bl.dsp_bl.DSP48E_BL_8 (fir_sum_loop_sync_n_23),
        .\dsp_bl.dsp_bl.DSP48E_BL_9 (fir_sum_loop_sync_n_24),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_counter flt_count_inst
       (.Q(flt_count),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap \genblk1[0].dws_tap_inst 
       (.A(\dws_coef_crr[0]_33 ),
        .B(in),
        .P(\dws_sum_con[1]_13 ),
        .Q(dws_in),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_0 \genblk1[10].dws_tap_inst 
       (.A(\dws_coef_crr[10]_10 ),
        .B({\genblk1[9].dws_tap_inst_n_0 ,\genblk1[9].dws_tap_inst_n_1 ,\genblk1[9].dws_tap_inst_n_2 ,\genblk1[9].dws_tap_inst_n_3 ,\genblk1[9].dws_tap_inst_n_4 ,\genblk1[9].dws_tap_inst_n_5 ,\genblk1[9].dws_tap_inst_n_6 ,\genblk1[9].dws_tap_inst_n_7 ,\genblk1[9].dws_tap_inst_n_8 ,\genblk1[9].dws_tap_inst_n_9 ,\genblk1[9].dws_tap_inst_n_10 ,\genblk1[9].dws_tap_inst_n_11 ,\genblk1[9].dws_tap_inst_n_12 ,\genblk1[9].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[11]_23 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk1[10].dws_tap_inst_n_0 ,\genblk1[10].dws_tap_inst_n_1 ,\genblk1[10].dws_tap_inst_n_2 ,\genblk1[10].dws_tap_inst_n_3 ,\genblk1[10].dws_tap_inst_n_4 ,\genblk1[10].dws_tap_inst_n_5 ,\genblk1[10].dws_tap_inst_n_6 ,\genblk1[10].dws_tap_inst_n_7 ,\genblk1[10].dws_tap_inst_n_8 ,\genblk1[10].dws_tap_inst_n_9 ,\genblk1[10].dws_tap_inst_n_10 ,\genblk1[10].dws_tap_inst_n_11 ,\genblk1[10].dws_tap_inst_n_12 ,\genblk1[10].dws_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[10]_22 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_1 \genblk1[11].dws_tap_inst 
       (.A(\dws_coef_crr[11]_9 ),
        .B({\genblk1[11].dws_tap_inst_n_0 ,\genblk1[11].dws_tap_inst_n_1 ,\genblk1[11].dws_tap_inst_n_2 ,\genblk1[11].dws_tap_inst_n_3 ,\genblk1[11].dws_tap_inst_n_4 ,\genblk1[11].dws_tap_inst_n_5 ,\genblk1[11].dws_tap_inst_n_6 ,\genblk1[11].dws_tap_inst_n_7 ,\genblk1[11].dws_tap_inst_n_8 ,\genblk1[11].dws_tap_inst_n_9 ,\genblk1[11].dws_tap_inst_n_10 ,\genblk1[11].dws_tap_inst_n_11 ,\genblk1[11].dws_tap_inst_n_12 ,\genblk1[11].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[12]_24 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dws_sum_con[11]_23 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk1[10].dws_tap_inst_n_0 ,\genblk1[10].dws_tap_inst_n_1 ,\genblk1[10].dws_tap_inst_n_2 ,\genblk1[10].dws_tap_inst_n_3 ,\genblk1[10].dws_tap_inst_n_4 ,\genblk1[10].dws_tap_inst_n_5 ,\genblk1[10].dws_tap_inst_n_6 ,\genblk1[10].dws_tap_inst_n_7 ,\genblk1[10].dws_tap_inst_n_8 ,\genblk1[10].dws_tap_inst_n_9 ,\genblk1[10].dws_tap_inst_n_10 ,\genblk1[10].dws_tap_inst_n_11 ,\genblk1[10].dws_tap_inst_n_12 ,\genblk1[10].dws_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_2 \genblk1[12].dws_tap_inst 
       (.A(\dws_coef_crr[12]_8 ),
        .B({\genblk1[11].dws_tap_inst_n_0 ,\genblk1[11].dws_tap_inst_n_1 ,\genblk1[11].dws_tap_inst_n_2 ,\genblk1[11].dws_tap_inst_n_3 ,\genblk1[11].dws_tap_inst_n_4 ,\genblk1[11].dws_tap_inst_n_5 ,\genblk1[11].dws_tap_inst_n_6 ,\genblk1[11].dws_tap_inst_n_7 ,\genblk1[11].dws_tap_inst_n_8 ,\genblk1[11].dws_tap_inst_n_9 ,\genblk1[11].dws_tap_inst_n_10 ,\genblk1[11].dws_tap_inst_n_11 ,\genblk1[11].dws_tap_inst_n_12 ,\genblk1[11].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[13]_25 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk1[12].dws_tap_inst_n_0 ,\genblk1[12].dws_tap_inst_n_1 ,\genblk1[12].dws_tap_inst_n_2 ,\genblk1[12].dws_tap_inst_n_3 ,\genblk1[12].dws_tap_inst_n_4 ,\genblk1[12].dws_tap_inst_n_5 ,\genblk1[12].dws_tap_inst_n_6 ,\genblk1[12].dws_tap_inst_n_7 ,\genblk1[12].dws_tap_inst_n_8 ,\genblk1[12].dws_tap_inst_n_9 ,\genblk1[12].dws_tap_inst_n_10 ,\genblk1[12].dws_tap_inst_n_11 ,\genblk1[12].dws_tap_inst_n_12 ,\genblk1[12].dws_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[12]_24 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_3 \genblk1[13].dws_tap_inst 
       (.A(\dws_coef_crr[13]_7 ),
        .B({\genblk1[13].dws_tap_inst_n_0 ,\genblk1[13].dws_tap_inst_n_1 ,\genblk1[13].dws_tap_inst_n_2 ,\genblk1[13].dws_tap_inst_n_3 ,\genblk1[13].dws_tap_inst_n_4 ,\genblk1[13].dws_tap_inst_n_5 ,\genblk1[13].dws_tap_inst_n_6 ,\genblk1[13].dws_tap_inst_n_7 ,\genblk1[13].dws_tap_inst_n_8 ,\genblk1[13].dws_tap_inst_n_9 ,\genblk1[13].dws_tap_inst_n_10 ,\genblk1[13].dws_tap_inst_n_11 ,\genblk1[13].dws_tap_inst_n_12 ,\genblk1[13].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[14]_26 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dws_sum_con[13]_25 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk1[12].dws_tap_inst_n_0 ,\genblk1[12].dws_tap_inst_n_1 ,\genblk1[12].dws_tap_inst_n_2 ,\genblk1[12].dws_tap_inst_n_3 ,\genblk1[12].dws_tap_inst_n_4 ,\genblk1[12].dws_tap_inst_n_5 ,\genblk1[12].dws_tap_inst_n_6 ,\genblk1[12].dws_tap_inst_n_7 ,\genblk1[12].dws_tap_inst_n_8 ,\genblk1[12].dws_tap_inst_n_9 ,\genblk1[12].dws_tap_inst_n_10 ,\genblk1[12].dws_tap_inst_n_11 ,\genblk1[12].dws_tap_inst_n_12 ,\genblk1[12].dws_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_4 \genblk1[14].dws_tap_inst 
       (.A(\dws_coef_crr[14]_41 ),
        .B({\genblk1[13].dws_tap_inst_n_0 ,\genblk1[13].dws_tap_inst_n_1 ,\genblk1[13].dws_tap_inst_n_2 ,\genblk1[13].dws_tap_inst_n_3 ,\genblk1[13].dws_tap_inst_n_4 ,\genblk1[13].dws_tap_inst_n_5 ,\genblk1[13].dws_tap_inst_n_6 ,\genblk1[13].dws_tap_inst_n_7 ,\genblk1[13].dws_tap_inst_n_8 ,\genblk1[13].dws_tap_inst_n_9 ,\genblk1[13].dws_tap_inst_n_10 ,\genblk1[13].dws_tap_inst_n_11 ,\genblk1[13].dws_tap_inst_n_12 ,\genblk1[13].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[15]_27 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk1[14].dws_tap_inst_n_0 ,\genblk1[14].dws_tap_inst_n_1 ,\genblk1[14].dws_tap_inst_n_2 ,\genblk1[14].dws_tap_inst_n_3 ,\genblk1[14].dws_tap_inst_n_4 ,\genblk1[14].dws_tap_inst_n_5 ,\genblk1[14].dws_tap_inst_n_6 ,\genblk1[14].dws_tap_inst_n_7 ,\genblk1[14].dws_tap_inst_n_8 ,\genblk1[14].dws_tap_inst_n_9 ,\genblk1[14].dws_tap_inst_n_10 ,\genblk1[14].dws_tap_inst_n_11 ,\genblk1[14].dws_tap_inst_n_12 ,\genblk1[14].dws_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[14]_26 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_5 \genblk1[15].dws_tap_inst 
       (.A(\dws_coef_crr[15]_42 ),
        .B({\genblk1[15].dws_tap_inst_n_0 ,\genblk1[15].dws_tap_inst_n_1 ,\genblk1[15].dws_tap_inst_n_2 ,\genblk1[15].dws_tap_inst_n_3 ,\genblk1[15].dws_tap_inst_n_4 ,\genblk1[15].dws_tap_inst_n_5 ,\genblk1[15].dws_tap_inst_n_6 ,\genblk1[15].dws_tap_inst_n_7 ,\genblk1[15].dws_tap_inst_n_8 ,\genblk1[15].dws_tap_inst_n_9 ,\genblk1[15].dws_tap_inst_n_10 ,\genblk1[15].dws_tap_inst_n_11 ,\genblk1[15].dws_tap_inst_n_12 ,\genblk1[15].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[16]_28 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dws_sum_con[15]_27 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk1[14].dws_tap_inst_n_0 ,\genblk1[14].dws_tap_inst_n_1 ,\genblk1[14].dws_tap_inst_n_2 ,\genblk1[14].dws_tap_inst_n_3 ,\genblk1[14].dws_tap_inst_n_4 ,\genblk1[14].dws_tap_inst_n_5 ,\genblk1[14].dws_tap_inst_n_6 ,\genblk1[14].dws_tap_inst_n_7 ,\genblk1[14].dws_tap_inst_n_8 ,\genblk1[14].dws_tap_inst_n_9 ,\genblk1[14].dws_tap_inst_n_10 ,\genblk1[14].dws_tap_inst_n_11 ,\genblk1[14].dws_tap_inst_n_12 ,\genblk1[14].dws_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_6 \genblk1[16].dws_tap_inst 
       (.A(\dws_coef_crr[16]_43 ),
        .B({\genblk1[15].dws_tap_inst_n_0 ,\genblk1[15].dws_tap_inst_n_1 ,\genblk1[15].dws_tap_inst_n_2 ,\genblk1[15].dws_tap_inst_n_3 ,\genblk1[15].dws_tap_inst_n_4 ,\genblk1[15].dws_tap_inst_n_5 ,\genblk1[15].dws_tap_inst_n_6 ,\genblk1[15].dws_tap_inst_n_7 ,\genblk1[15].dws_tap_inst_n_8 ,\genblk1[15].dws_tap_inst_n_9 ,\genblk1[15].dws_tap_inst_n_10 ,\genblk1[15].dws_tap_inst_n_11 ,\genblk1[15].dws_tap_inst_n_12 ,\genblk1[15].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[17]_29 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk1[16].dws_tap_inst_n_0 ,\genblk1[16].dws_tap_inst_n_1 ,\genblk1[16].dws_tap_inst_n_2 ,\genblk1[16].dws_tap_inst_n_3 ,\genblk1[16].dws_tap_inst_n_4 ,\genblk1[16].dws_tap_inst_n_5 ,\genblk1[16].dws_tap_inst_n_6 ,\genblk1[16].dws_tap_inst_n_7 ,\genblk1[16].dws_tap_inst_n_8 ,\genblk1[16].dws_tap_inst_n_9 ,\genblk1[16].dws_tap_inst_n_10 ,\genblk1[16].dws_tap_inst_n_11 ,\genblk1[16].dws_tap_inst_n_12 ,\genblk1[16].dws_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[16]_28 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_7 \genblk1[17].dws_tap_inst 
       (.A(\dws_coef_crr[17]_44 ),
        .B({\genblk1[17].dws_tap_inst_n_0 ,\genblk1[17].dws_tap_inst_n_1 ,\genblk1[17].dws_tap_inst_n_2 ,\genblk1[17].dws_tap_inst_n_3 ,\genblk1[17].dws_tap_inst_n_4 ,\genblk1[17].dws_tap_inst_n_5 ,\genblk1[17].dws_tap_inst_n_6 ,\genblk1[17].dws_tap_inst_n_7 ,\genblk1[17].dws_tap_inst_n_8 ,\genblk1[17].dws_tap_inst_n_9 ,\genblk1[17].dws_tap_inst_n_10 ,\genblk1[17].dws_tap_inst_n_11 ,\genblk1[17].dws_tap_inst_n_12 ,\genblk1[17].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[18]_30 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dws_sum_con[17]_29 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk1[16].dws_tap_inst_n_0 ,\genblk1[16].dws_tap_inst_n_1 ,\genblk1[16].dws_tap_inst_n_2 ,\genblk1[16].dws_tap_inst_n_3 ,\genblk1[16].dws_tap_inst_n_4 ,\genblk1[16].dws_tap_inst_n_5 ,\genblk1[16].dws_tap_inst_n_6 ,\genblk1[16].dws_tap_inst_n_7 ,\genblk1[16].dws_tap_inst_n_8 ,\genblk1[16].dws_tap_inst_n_9 ,\genblk1[16].dws_tap_inst_n_10 ,\genblk1[16].dws_tap_inst_n_11 ,\genblk1[16].dws_tap_inst_n_12 ,\genblk1[16].dws_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_8 \genblk1[18].dws_tap_inst 
       (.A(\dws_coef_crr[18]_45 ),
        .B({\genblk1[17].dws_tap_inst_n_0 ,\genblk1[17].dws_tap_inst_n_1 ,\genblk1[17].dws_tap_inst_n_2 ,\genblk1[17].dws_tap_inst_n_3 ,\genblk1[17].dws_tap_inst_n_4 ,\genblk1[17].dws_tap_inst_n_5 ,\genblk1[17].dws_tap_inst_n_6 ,\genblk1[17].dws_tap_inst_n_7 ,\genblk1[17].dws_tap_inst_n_8 ,\genblk1[17].dws_tap_inst_n_9 ,\genblk1[17].dws_tap_inst_n_10 ,\genblk1[17].dws_tap_inst_n_11 ,\genblk1[17].dws_tap_inst_n_12 ,\genblk1[17].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[19]_31 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk1[18].dws_tap_inst_n_0 ,\genblk1[18].dws_tap_inst_n_1 ,\genblk1[18].dws_tap_inst_n_2 ,\genblk1[18].dws_tap_inst_n_3 ,\genblk1[18].dws_tap_inst_n_4 ,\genblk1[18].dws_tap_inst_n_5 ,\genblk1[18].dws_tap_inst_n_6 ,\genblk1[18].dws_tap_inst_n_7 ,\genblk1[18].dws_tap_inst_n_8 ,\genblk1[18].dws_tap_inst_n_9 ,\genblk1[18].dws_tap_inst_n_10 ,\genblk1[18].dws_tap_inst_n_11 ,\genblk1[18].dws_tap_inst_n_12 ,\genblk1[18].dws_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[18]_30 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_9 \genblk1[19].dws_tap_inst 
       (.A(\dws_coef_crr[19]_46 ),
        .P(\dws_sum_con[19]_31 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dws_sum_con[20]_32 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk1[18].dws_tap_inst_n_0 ,\genblk1[18].dws_tap_inst_n_1 ,\genblk1[18].dws_tap_inst_n_2 ,\genblk1[18].dws_tap_inst_n_3 ,\genblk1[18].dws_tap_inst_n_4 ,\genblk1[18].dws_tap_inst_n_5 ,\genblk1[18].dws_tap_inst_n_6 ,\genblk1[18].dws_tap_inst_n_7 ,\genblk1[18].dws_tap_inst_n_8 ,\genblk1[18].dws_tap_inst_n_9 ,\genblk1[18].dws_tap_inst_n_10 ,\genblk1[18].dws_tap_inst_n_11 ,\genblk1[18].dws_tap_inst_n_12 ,\genblk1[18].dws_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_10 \genblk1[1].dws_tap_inst 
       (.A(\dws_coef_crr[1]_34 ),
        .B(in),
        .P(\dws_sum_con[2]_14 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk1[1].dws_tap_inst_n_0 ,\genblk1[1].dws_tap_inst_n_1 ,\genblk1[1].dws_tap_inst_n_2 ,\genblk1[1].dws_tap_inst_n_3 ,\genblk1[1].dws_tap_inst_n_4 ,\genblk1[1].dws_tap_inst_n_5 ,\genblk1[1].dws_tap_inst_n_6 ,\genblk1[1].dws_tap_inst_n_7 ,\genblk1[1].dws_tap_inst_n_8 ,\genblk1[1].dws_tap_inst_n_9 ,\genblk1[1].dws_tap_inst_n_10 ,\genblk1[1].dws_tap_inst_n_11 ,\genblk1[1].dws_tap_inst_n_12 ,\genblk1[1].dws_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[1]_13 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_11 \genblk1[2].dws_tap_inst 
       (.A(\dws_coef_crr[2]_35 ),
        .B({\genblk1[2].dws_tap_inst_n_0 ,\genblk1[2].dws_tap_inst_n_1 ,\genblk1[2].dws_tap_inst_n_2 ,\genblk1[2].dws_tap_inst_n_3 ,\genblk1[2].dws_tap_inst_n_4 ,\genblk1[2].dws_tap_inst_n_5 ,\genblk1[2].dws_tap_inst_n_6 ,\genblk1[2].dws_tap_inst_n_7 ,\genblk1[2].dws_tap_inst_n_8 ,\genblk1[2].dws_tap_inst_n_9 ,\genblk1[2].dws_tap_inst_n_10 ,\genblk1[2].dws_tap_inst_n_11 ,\genblk1[2].dws_tap_inst_n_12 ,\genblk1[2].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[3]_15 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dws_sum_con[2]_14 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk1[1].dws_tap_inst_n_0 ,\genblk1[1].dws_tap_inst_n_1 ,\genblk1[1].dws_tap_inst_n_2 ,\genblk1[1].dws_tap_inst_n_3 ,\genblk1[1].dws_tap_inst_n_4 ,\genblk1[1].dws_tap_inst_n_5 ,\genblk1[1].dws_tap_inst_n_6 ,\genblk1[1].dws_tap_inst_n_7 ,\genblk1[1].dws_tap_inst_n_8 ,\genblk1[1].dws_tap_inst_n_9 ,\genblk1[1].dws_tap_inst_n_10 ,\genblk1[1].dws_tap_inst_n_11 ,\genblk1[1].dws_tap_inst_n_12 ,\genblk1[1].dws_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_12 \genblk1[3].dws_tap_inst 
       (.A(\dws_coef_crr[3]_36 ),
        .B({\genblk1[2].dws_tap_inst_n_0 ,\genblk1[2].dws_tap_inst_n_1 ,\genblk1[2].dws_tap_inst_n_2 ,\genblk1[2].dws_tap_inst_n_3 ,\genblk1[2].dws_tap_inst_n_4 ,\genblk1[2].dws_tap_inst_n_5 ,\genblk1[2].dws_tap_inst_n_6 ,\genblk1[2].dws_tap_inst_n_7 ,\genblk1[2].dws_tap_inst_n_8 ,\genblk1[2].dws_tap_inst_n_9 ,\genblk1[2].dws_tap_inst_n_10 ,\genblk1[2].dws_tap_inst_n_11 ,\genblk1[2].dws_tap_inst_n_12 ,\genblk1[2].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[4]_16 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk1[3].dws_tap_inst_n_0 ,\genblk1[3].dws_tap_inst_n_1 ,\genblk1[3].dws_tap_inst_n_2 ,\genblk1[3].dws_tap_inst_n_3 ,\genblk1[3].dws_tap_inst_n_4 ,\genblk1[3].dws_tap_inst_n_5 ,\genblk1[3].dws_tap_inst_n_6 ,\genblk1[3].dws_tap_inst_n_7 ,\genblk1[3].dws_tap_inst_n_8 ,\genblk1[3].dws_tap_inst_n_9 ,\genblk1[3].dws_tap_inst_n_10 ,\genblk1[3].dws_tap_inst_n_11 ,\genblk1[3].dws_tap_inst_n_12 ,\genblk1[3].dws_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[3]_15 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_13 \genblk1[4].dws_tap_inst 
       (.A(\dws_coef_crr[4]_37 ),
        .B({\genblk1[4].dws_tap_inst_n_0 ,\genblk1[4].dws_tap_inst_n_1 ,\genblk1[4].dws_tap_inst_n_2 ,\genblk1[4].dws_tap_inst_n_3 ,\genblk1[4].dws_tap_inst_n_4 ,\genblk1[4].dws_tap_inst_n_5 ,\genblk1[4].dws_tap_inst_n_6 ,\genblk1[4].dws_tap_inst_n_7 ,\genblk1[4].dws_tap_inst_n_8 ,\genblk1[4].dws_tap_inst_n_9 ,\genblk1[4].dws_tap_inst_n_10 ,\genblk1[4].dws_tap_inst_n_11 ,\genblk1[4].dws_tap_inst_n_12 ,\genblk1[4].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[5]_17 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dws_sum_con[4]_16 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk1[3].dws_tap_inst_n_0 ,\genblk1[3].dws_tap_inst_n_1 ,\genblk1[3].dws_tap_inst_n_2 ,\genblk1[3].dws_tap_inst_n_3 ,\genblk1[3].dws_tap_inst_n_4 ,\genblk1[3].dws_tap_inst_n_5 ,\genblk1[3].dws_tap_inst_n_6 ,\genblk1[3].dws_tap_inst_n_7 ,\genblk1[3].dws_tap_inst_n_8 ,\genblk1[3].dws_tap_inst_n_9 ,\genblk1[3].dws_tap_inst_n_10 ,\genblk1[3].dws_tap_inst_n_11 ,\genblk1[3].dws_tap_inst_n_12 ,\genblk1[3].dws_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_14 \genblk1[5].dws_tap_inst 
       (.A(\dws_coef_crr[5]_38 ),
        .B({\genblk1[4].dws_tap_inst_n_0 ,\genblk1[4].dws_tap_inst_n_1 ,\genblk1[4].dws_tap_inst_n_2 ,\genblk1[4].dws_tap_inst_n_3 ,\genblk1[4].dws_tap_inst_n_4 ,\genblk1[4].dws_tap_inst_n_5 ,\genblk1[4].dws_tap_inst_n_6 ,\genblk1[4].dws_tap_inst_n_7 ,\genblk1[4].dws_tap_inst_n_8 ,\genblk1[4].dws_tap_inst_n_9 ,\genblk1[4].dws_tap_inst_n_10 ,\genblk1[4].dws_tap_inst_n_11 ,\genblk1[4].dws_tap_inst_n_12 ,\genblk1[4].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[6]_18 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk1[5].dws_tap_inst_n_0 ,\genblk1[5].dws_tap_inst_n_1 ,\genblk1[5].dws_tap_inst_n_2 ,\genblk1[5].dws_tap_inst_n_3 ,\genblk1[5].dws_tap_inst_n_4 ,\genblk1[5].dws_tap_inst_n_5 ,\genblk1[5].dws_tap_inst_n_6 ,\genblk1[5].dws_tap_inst_n_7 ,\genblk1[5].dws_tap_inst_n_8 ,\genblk1[5].dws_tap_inst_n_9 ,\genblk1[5].dws_tap_inst_n_10 ,\genblk1[5].dws_tap_inst_n_11 ,\genblk1[5].dws_tap_inst_n_12 ,\genblk1[5].dws_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[5]_17 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_15 \genblk1[6].dws_tap_inst 
       (.A(\dws_coef_crr[6]_39 ),
        .B({\genblk1[6].dws_tap_inst_n_0 ,\genblk1[6].dws_tap_inst_n_1 ,\genblk1[6].dws_tap_inst_n_2 ,\genblk1[6].dws_tap_inst_n_3 ,\genblk1[6].dws_tap_inst_n_4 ,\genblk1[6].dws_tap_inst_n_5 ,\genblk1[6].dws_tap_inst_n_6 ,\genblk1[6].dws_tap_inst_n_7 ,\genblk1[6].dws_tap_inst_n_8 ,\genblk1[6].dws_tap_inst_n_9 ,\genblk1[6].dws_tap_inst_n_10 ,\genblk1[6].dws_tap_inst_n_11 ,\genblk1[6].dws_tap_inst_n_12 ,\genblk1[6].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[7]_19 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dws_sum_con[6]_18 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk1[5].dws_tap_inst_n_0 ,\genblk1[5].dws_tap_inst_n_1 ,\genblk1[5].dws_tap_inst_n_2 ,\genblk1[5].dws_tap_inst_n_3 ,\genblk1[5].dws_tap_inst_n_4 ,\genblk1[5].dws_tap_inst_n_5 ,\genblk1[5].dws_tap_inst_n_6 ,\genblk1[5].dws_tap_inst_n_7 ,\genblk1[5].dws_tap_inst_n_8 ,\genblk1[5].dws_tap_inst_n_9 ,\genblk1[5].dws_tap_inst_n_10 ,\genblk1[5].dws_tap_inst_n_11 ,\genblk1[5].dws_tap_inst_n_12 ,\genblk1[5].dws_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_16 \genblk1[7].dws_tap_inst 
       (.A(\dws_coef_crr[7]_40 ),
        .B({\genblk1[6].dws_tap_inst_n_0 ,\genblk1[6].dws_tap_inst_n_1 ,\genblk1[6].dws_tap_inst_n_2 ,\genblk1[6].dws_tap_inst_n_3 ,\genblk1[6].dws_tap_inst_n_4 ,\genblk1[6].dws_tap_inst_n_5 ,\genblk1[6].dws_tap_inst_n_6 ,\genblk1[6].dws_tap_inst_n_7 ,\genblk1[6].dws_tap_inst_n_8 ,\genblk1[6].dws_tap_inst_n_9 ,\genblk1[6].dws_tap_inst_n_10 ,\genblk1[6].dws_tap_inst_n_11 ,\genblk1[6].dws_tap_inst_n_12 ,\genblk1[6].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[8]_20 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk1[7].dws_tap_inst_n_0 ,\genblk1[7].dws_tap_inst_n_1 ,\genblk1[7].dws_tap_inst_n_2 ,\genblk1[7].dws_tap_inst_n_3 ,\genblk1[7].dws_tap_inst_n_4 ,\genblk1[7].dws_tap_inst_n_5 ,\genblk1[7].dws_tap_inst_n_6 ,\genblk1[7].dws_tap_inst_n_7 ,\genblk1[7].dws_tap_inst_n_8 ,\genblk1[7].dws_tap_inst_n_9 ,\genblk1[7].dws_tap_inst_n_10 ,\genblk1[7].dws_tap_inst_n_11 ,\genblk1[7].dws_tap_inst_n_12 ,\genblk1[7].dws_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[7]_19 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_17 \genblk1[8].dws_tap_inst 
       (.A(\dws_coef_crr[8]_12 ),
        .B({\genblk1[8].dws_tap_inst_n_0 ,\genblk1[8].dws_tap_inst_n_1 ,\genblk1[8].dws_tap_inst_n_2 ,\genblk1[8].dws_tap_inst_n_3 ,\genblk1[8].dws_tap_inst_n_4 ,\genblk1[8].dws_tap_inst_n_5 ,\genblk1[8].dws_tap_inst_n_6 ,\genblk1[8].dws_tap_inst_n_7 ,\genblk1[8].dws_tap_inst_n_8 ,\genblk1[8].dws_tap_inst_n_9 ,\genblk1[8].dws_tap_inst_n_10 ,\genblk1[8].dws_tap_inst_n_11 ,\genblk1[8].dws_tap_inst_n_12 ,\genblk1[8].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[9]_21 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dws_sum_con[8]_20 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk1[7].dws_tap_inst_n_0 ,\genblk1[7].dws_tap_inst_n_1 ,\genblk1[7].dws_tap_inst_n_2 ,\genblk1[7].dws_tap_inst_n_3 ,\genblk1[7].dws_tap_inst_n_4 ,\genblk1[7].dws_tap_inst_n_5 ,\genblk1[7].dws_tap_inst_n_6 ,\genblk1[7].dws_tap_inst_n_7 ,\genblk1[7].dws_tap_inst_n_8 ,\genblk1[7].dws_tap_inst_n_9 ,\genblk1[7].dws_tap_inst_n_10 ,\genblk1[7].dws_tap_inst_n_11 ,\genblk1[7].dws_tap_inst_n_12 ,\genblk1[7].dws_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_18 \genblk1[9].dws_tap_inst 
       (.A(\dws_coef_crr[9]_11 ),
        .B({\genblk1[8].dws_tap_inst_n_0 ,\genblk1[8].dws_tap_inst_n_1 ,\genblk1[8].dws_tap_inst_n_2 ,\genblk1[8].dws_tap_inst_n_3 ,\genblk1[8].dws_tap_inst_n_4 ,\genblk1[8].dws_tap_inst_n_5 ,\genblk1[8].dws_tap_inst_n_6 ,\genblk1[8].dws_tap_inst_n_7 ,\genblk1[8].dws_tap_inst_n_8 ,\genblk1[8].dws_tap_inst_n_9 ,\genblk1[8].dws_tap_inst_n_10 ,\genblk1[8].dws_tap_inst_n_11 ,\genblk1[8].dws_tap_inst_n_12 ,\genblk1[8].dws_tap_inst_n_13 }),
        .P(\dws_sum_con[9]_21 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk1[9].dws_tap_inst_n_0 ,\genblk1[9].dws_tap_inst_n_1 ,\genblk1[9].dws_tap_inst_n_2 ,\genblk1[9].dws_tap_inst_n_3 ,\genblk1[9].dws_tap_inst_n_4 ,\genblk1[9].dws_tap_inst_n_5 ,\genblk1[9].dws_tap_inst_n_6 ,\genblk1[9].dws_tap_inst_n_7 ,\genblk1[9].dws_tap_inst_n_8 ,\genblk1[9].dws_tap_inst_n_9 ,\genblk1[9].dws_tap_inst_n_10 ,\genblk1[9].dws_tap_inst_n_11 ,\genblk1[9].dws_tap_inst_n_12 ,\genblk1[9].dws_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dws_sum_con[10]_22 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_coef_multplx \genblk2[0].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[0]_33 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .Q(flt_count),
        .\dws_bram_en_reg[0] (\dws_bram_en_reg_n_0_[0] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_19 \genblk2[10].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[10]_10 ),
        .ADDRARDADDR(\ups_coef_count_con[10]_189 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[10] (\dws_bram_en_reg_n_0_[10] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_20 \genblk2[11].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[11]_9 ),
        .ADDRARDADDR(\ups_coef_count_con[11]_190 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[11] (\dws_bram_en_reg_n_0_[11] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_21 \genblk2[12].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[12]_8 ),
        .ADDRARDADDR(\ups_coef_count_con[12]_191 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[12] (\dws_bram_en_reg_n_0_[12] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_22 \genblk2[13].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[13]_7 ),
        .ADDRARDADDR(\ups_coef_count_con[13]_192 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[13] (\dws_bram_en_reg_n_0_[13] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_23 \genblk2[14].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[14]_41 ),
        .ADDRARDADDR(\ups_coef_count_con[14]_193 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[14] (\dws_bram_en_reg_n_0_[14] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_24 \genblk2[15].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[15]_42 ),
        .ADDRARDADDR(\ups_coef_count_con[15]_194 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[15] (\dws_bram_en_reg_n_0_[15] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_25 \genblk2[16].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[16]_43 ),
        .ADDRARDADDR(\ups_coef_count_con[16]_195 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__1_n_0 ,\fir_coef_datain_reg[14]_rep__1_n_0 ,\fir_coef_datain_reg[13]_rep__1_n_0 ,\fir_coef_datain_reg[12]_rep__1_n_0 ,\fir_coef_datain_reg[11]_rep__1_n_0 ,\fir_coef_datain_reg[10]_rep__1_n_0 ,\fir_coef_datain_reg[9]_rep__1_n_0 ,\fir_coef_datain_reg[8]_rep__1_n_0 ,\fir_coef_datain_reg[7]_rep__1_n_0 ,\fir_coef_datain_reg[6]_rep__1_n_0 ,\fir_coef_datain_reg[5]_rep__1_n_0 ,\fir_coef_datain_reg[4]_rep__1_n_0 ,\fir_coef_datain_reg[3]_rep__1_n_0 ,\fir_coef_datain_reg[2]_rep__1_n_0 ,\fir_coef_datain_reg[1]_rep__1_n_0 ,\fir_coef_datain_reg[0]_rep__1_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__1_n_0 ,\fir_coef_datain_reg[23]_rep__1_n_0 ,\fir_coef_datain_reg[22]_rep__1_n_0 ,\fir_coef_datain_reg[21]_rep__1_n_0 ,\fir_coef_datain_reg[20]_rep__1_n_0 ,\fir_coef_datain_reg[19]_rep__1_n_0 ,\fir_coef_datain_reg[18]_rep__1_n_0 ,\fir_coef_datain_reg[17]_rep__1_n_0 ,\fir_coef_datain_reg[16]_rep__1_n_0 }),
        .\dws_bram_en_reg[16] (\dws_bram_en_reg_n_0_[16] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_26 \genblk2[17].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[17]_44 ),
        .ADDRARDADDR(\ups_coef_count_con[17]_196 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__1_n_0 ,\fir_coef_datain_reg[14]_rep__1_n_0 ,\fir_coef_datain_reg[13]_rep__1_n_0 ,\fir_coef_datain_reg[12]_rep__1_n_0 ,\fir_coef_datain_reg[11]_rep__1_n_0 ,\fir_coef_datain_reg[10]_rep__1_n_0 ,\fir_coef_datain_reg[9]_rep__1_n_0 ,\fir_coef_datain_reg[8]_rep__1_n_0 ,\fir_coef_datain_reg[7]_rep__1_n_0 ,\fir_coef_datain_reg[6]_rep__1_n_0 ,\fir_coef_datain_reg[5]_rep__1_n_0 ,\fir_coef_datain_reg[4]_rep__1_n_0 ,\fir_coef_datain_reg[3]_rep__1_n_0 ,\fir_coef_datain_reg[2]_rep__1_n_0 ,\fir_coef_datain_reg[1]_rep__1_n_0 ,\fir_coef_datain_reg[0]_rep__1_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__1_n_0 ,\fir_coef_datain_reg[23]_rep__1_n_0 ,\fir_coef_datain_reg[22]_rep__1_n_0 ,\fir_coef_datain_reg[21]_rep__1_n_0 ,\fir_coef_datain_reg[20]_rep__1_n_0 ,\fir_coef_datain_reg[19]_rep__1_n_0 ,\fir_coef_datain_reg[18]_rep__1_n_0 ,\fir_coef_datain_reg[17]_rep__1_n_0 ,\fir_coef_datain_reg[16]_rep__1_n_0 }),
        .\dws_bram_en_reg[17] (\dws_bram_en_reg_n_0_[17] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_27 \genblk2[18].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[18]_45 ),
        .ADDRARDADDR(\ups_coef_count_con[18]_197 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__1_n_0 ,\fir_coef_datain_reg[14]_rep__1_n_0 ,\fir_coef_datain_reg[13]_rep__1_n_0 ,\fir_coef_datain_reg[12]_rep__1_n_0 ,\fir_coef_datain_reg[11]_rep__1_n_0 ,\fir_coef_datain_reg[10]_rep__1_n_0 ,\fir_coef_datain_reg[9]_rep__1_n_0 ,\fir_coef_datain_reg[8]_rep__1_n_0 ,\fir_coef_datain_reg[7]_rep__1_n_0 ,\fir_coef_datain_reg[6]_rep__1_n_0 ,\fir_coef_datain_reg[5]_rep__1_n_0 ,\fir_coef_datain_reg[4]_rep__1_n_0 ,\fir_coef_datain_reg[3]_rep__1_n_0 ,\fir_coef_datain_reg[2]_rep__1_n_0 ,\fir_coef_datain_reg[1]_rep__1_n_0 ,\fir_coef_datain_reg[0]_rep__1_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__1_n_0 ,\fir_coef_datain_reg[23]_rep__1_n_0 ,\fir_coef_datain_reg[22]_rep__1_n_0 ,\fir_coef_datain_reg[21]_rep__1_n_0 ,\fir_coef_datain_reg[20]_rep__1_n_0 ,\fir_coef_datain_reg[19]_rep__1_n_0 ,\fir_coef_datain_reg[18]_rep__1_n_0 ,\fir_coef_datain_reg[17]_rep__1_n_0 ,\fir_coef_datain_reg[16]_rep__1_n_0 }),
        .\dws_bram_en_reg[18] (\dws_bram_en_reg_n_0_[18] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_28 \genblk2[19].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[19]_46 ),
        .ADDRARDADDR(\ups_coef_count_con[19]_198 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__1_n_0 ,\fir_coef_datain_reg[14]_rep__1_n_0 ,\fir_coef_datain_reg[13]_rep__1_n_0 ,\fir_coef_datain_reg[12]_rep__1_n_0 ,\fir_coef_datain_reg[11]_rep__1_n_0 ,\fir_coef_datain_reg[10]_rep__1_n_0 ,\fir_coef_datain_reg[9]_rep__1_n_0 ,\fir_coef_datain_reg[8]_rep__1_n_0 ,\fir_coef_datain_reg[7]_rep__1_n_0 ,\fir_coef_datain_reg[6]_rep__1_n_0 ,\fir_coef_datain_reg[5]_rep__1_n_0 ,\fir_coef_datain_reg[4]_rep__1_n_0 ,\fir_coef_datain_reg[3]_rep__1_n_0 ,\fir_coef_datain_reg[2]_rep__1_n_0 ,\fir_coef_datain_reg[1]_rep__1_n_0 ,\fir_coef_datain_reg[0]_rep__1_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__1_n_0 ,\fir_coef_datain_reg[23]_rep__1_n_0 ,\fir_coef_datain_reg[22]_rep__1_n_0 ,\fir_coef_datain_reg[21]_rep__1_n_0 ,\fir_coef_datain_reg[20]_rep__1_n_0 ,\fir_coef_datain_reg[19]_rep__1_n_0 ,\fir_coef_datain_reg[18]_rep__1_n_0 ,\fir_coef_datain_reg[17]_rep__1_n_0 ,\fir_coef_datain_reg[16]_rep__1_n_0 }),
        .\dws_bram_en_reg[19] (\dws_bram_en_reg_n_0_[19] ),
        .fir_clk(fir_clk),
        .\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 (in__1),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_29 \genblk2[1].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[1]_34 ),
        .ADDRARDADDR(fir_sample_count),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[1] (\dws_bram_en_reg_n_0_[1] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_30 \genblk2[2].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[2]_35 ),
        .ADDRARDADDR(\ups_coef_count_con[2]_181 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[2] (\dws_bram_en_reg_n_0_[2] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_31 \genblk2[3].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[3]_36 ),
        .ADDRARDADDR(\ups_coef_count_con[3]_182 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[3] (\dws_bram_en_reg_n_0_[3] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_32 \genblk2[4].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[4]_37 ),
        .ADDRARDADDR(\ups_coef_count_con[4]_183 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[4] (\dws_bram_en_reg_n_0_[4] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_33 \genblk2[5].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[5]_38 ),
        .ADDRARDADDR(\ups_coef_count_con[5]_184 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[5] (\dws_bram_en_reg_n_0_[5] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_34 \genblk2[6].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[6]_39 ),
        .ADDRARDADDR(\ups_coef_count_con[6]_185 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[6] (\dws_bram_en_reg_n_0_[6] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_35 \genblk2[7].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[7]_40 ),
        .ADDRARDADDR(\ups_coef_count_con[7]_186 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[7] (\dws_bram_en_reg_n_0_[7] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_36 \genblk2[8].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[8]_12 ),
        .ADDRARDADDR(\ups_coef_count_con[8]_187 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[8] (\dws_bram_en_reg_n_0_[8] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_37 \genblk2[9].dws_coef_multplx_inst 
       (.A(\dws_coef_crr[9]_11 ),
        .ADDRARDADDR(\ups_coef_count_con[9]_188 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__1_n_0 ,\axi_bram_addr_reg[7]_rep__1_n_0 ,\axi_bram_addr_reg[6]_rep__1_n_0 ,\axi_bram_addr_reg[5]_rep__1_n_0 ,\axi_bram_addr_reg[4]_rep__1_n_0 ,\axi_bram_addr_reg[3]_rep__1_n_0 ,\axi_bram_addr_reg[2]_rep__1_n_0 ,\axi_bram_addr_reg[1]_rep__1_n_0 ,\axi_bram_addr_reg[0]_rep__1_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__2_n_0 ,\fir_coef_datain_reg[14]_rep__2_n_0 ,\fir_coef_datain_reg[13]_rep__2_n_0 ,\fir_coef_datain_reg[12]_rep__2_n_0 ,\fir_coef_datain_reg[11]_rep__2_n_0 ,\fir_coef_datain_reg[10]_rep__2_n_0 ,\fir_coef_datain_reg[9]_rep__2_n_0 ,\fir_coef_datain_reg[8]_rep__2_n_0 ,\fir_coef_datain_reg[7]_rep__2_n_0 ,\fir_coef_datain_reg[6]_rep__2_n_0 ,\fir_coef_datain_reg[5]_rep__2_n_0 ,\fir_coef_datain_reg[4]_rep__2_n_0 ,\fir_coef_datain_reg[3]_rep__2_n_0 ,\fir_coef_datain_reg[2]_rep__2_n_0 ,\fir_coef_datain_reg[1]_rep__2_n_0 ,\fir_coef_datain_reg[0]_rep__2_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__2_n_0 ,\fir_coef_datain_reg[23]_rep__2_n_0 ,\fir_coef_datain_reg[22]_rep__2_n_0 ,\fir_coef_datain_reg[21]_rep__2_n_0 ,\fir_coef_datain_reg[20]_rep__2_n_0 ,\fir_coef_datain_reg[19]_rep__2_n_0 ,\fir_coef_datain_reg[18]_rep__2_n_0 ,\fir_coef_datain_reg[17]_rep__2_n_0 ,\fir_coef_datain_reg[16]_rep__2_n_0 }),
        .\dws_bram_en_reg[9] (\dws_bram_en_reg_n_0_[9] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_firtap_38 \genblk3[0].fir_tap_inst 
       (.A(\fir_coef_crr[0]_60 ),
        .B(out__0),
        .C(\fir_sum_con[0]_129 ),
        .P(\fir_sum_con[1]_47 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[0].fir_tap_inst_n_0 ,\genblk3[0].fir_tap_inst_n_1 ,\genblk3[0].fir_tap_inst_n_2 ,\genblk3[0].fir_tap_inst_n_3 ,\genblk3[0].fir_tap_inst_n_4 ,\genblk3[0].fir_tap_inst_n_5 ,\genblk3[0].fir_tap_inst_n_6 ,\genblk3[0].fir_tap_inst_n_7 ,\genblk3[0].fir_tap_inst_n_8 ,\genblk3[0].fir_tap_inst_n_9 ,\genblk3[0].fir_tap_inst_n_10 ,\genblk3[0].fir_tap_inst_n_11 ,\genblk3[0].fir_tap_inst_n_12 ,\genblk3[0].fir_tap_inst_n_13 }),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_39 \genblk3[10].fir_tap_inst 
       (.A(\fir_coef_crr[10]_78 ),
        .B({\genblk3[9].fir_tap_inst_n_0 ,\genblk3[9].fir_tap_inst_n_1 ,\genblk3[9].fir_tap_inst_n_2 ,\genblk3[9].fir_tap_inst_n_3 ,\genblk3[9].fir_tap_inst_n_4 ,\genblk3[9].fir_tap_inst_n_5 ,\genblk3[9].fir_tap_inst_n_6 ,\genblk3[9].fir_tap_inst_n_7 ,\genblk3[9].fir_tap_inst_n_8 ,\genblk3[9].fir_tap_inst_n_9 ,\genblk3[9].fir_tap_inst_n_10 ,\genblk3[9].fir_tap_inst_n_11 ,\genblk3[9].fir_tap_inst_n_12 ,\genblk3[9].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[11]_84 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[10].fir_tap_inst_n_0 ,\genblk3[10].fir_tap_inst_n_1 ,\genblk3[10].fir_tap_inst_n_2 ,\genblk3[10].fir_tap_inst_n_3 ,\genblk3[10].fir_tap_inst_n_4 ,\genblk3[10].fir_tap_inst_n_5 ,\genblk3[10].fir_tap_inst_n_6 ,\genblk3[10].fir_tap_inst_n_7 ,\genblk3[10].fir_tap_inst_n_8 ,\genblk3[10].fir_tap_inst_n_9 ,\genblk3[10].fir_tap_inst_n_10 ,\genblk3[10].fir_tap_inst_n_11 ,\genblk3[10].fir_tap_inst_n_12 ,\genblk3[10].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[10]_85 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_40 \genblk3[11].fir_tap_inst 
       (.A(\fir_coef_crr[11]_77 ),
        .B({\genblk3[11].fir_tap_inst_n_0 ,\genblk3[11].fir_tap_inst_n_1 ,\genblk3[11].fir_tap_inst_n_2 ,\genblk3[11].fir_tap_inst_n_3 ,\genblk3[11].fir_tap_inst_n_4 ,\genblk3[11].fir_tap_inst_n_5 ,\genblk3[11].fir_tap_inst_n_6 ,\genblk3[11].fir_tap_inst_n_7 ,\genblk3[11].fir_tap_inst_n_8 ,\genblk3[11].fir_tap_inst_n_9 ,\genblk3[11].fir_tap_inst_n_10 ,\genblk3[11].fir_tap_inst_n_11 ,\genblk3[11].fir_tap_inst_n_12 ,\genblk3[11].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[12]_83 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[11]_84 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[10].fir_tap_inst_n_0 ,\genblk3[10].fir_tap_inst_n_1 ,\genblk3[10].fir_tap_inst_n_2 ,\genblk3[10].fir_tap_inst_n_3 ,\genblk3[10].fir_tap_inst_n_4 ,\genblk3[10].fir_tap_inst_n_5 ,\genblk3[10].fir_tap_inst_n_6 ,\genblk3[10].fir_tap_inst_n_7 ,\genblk3[10].fir_tap_inst_n_8 ,\genblk3[10].fir_tap_inst_n_9 ,\genblk3[10].fir_tap_inst_n_10 ,\genblk3[10].fir_tap_inst_n_11 ,\genblk3[10].fir_tap_inst_n_12 ,\genblk3[10].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_41 \genblk3[12].fir_tap_inst 
       (.A(\fir_coef_crr[12]_76 ),
        .B({\genblk3[11].fir_tap_inst_n_0 ,\genblk3[11].fir_tap_inst_n_1 ,\genblk3[11].fir_tap_inst_n_2 ,\genblk3[11].fir_tap_inst_n_3 ,\genblk3[11].fir_tap_inst_n_4 ,\genblk3[11].fir_tap_inst_n_5 ,\genblk3[11].fir_tap_inst_n_6 ,\genblk3[11].fir_tap_inst_n_7 ,\genblk3[11].fir_tap_inst_n_8 ,\genblk3[11].fir_tap_inst_n_9 ,\genblk3[11].fir_tap_inst_n_10 ,\genblk3[11].fir_tap_inst_n_11 ,\genblk3[11].fir_tap_inst_n_12 ,\genblk3[11].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[13]_82 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[12].fir_tap_inst_n_0 ,\genblk3[12].fir_tap_inst_n_1 ,\genblk3[12].fir_tap_inst_n_2 ,\genblk3[12].fir_tap_inst_n_3 ,\genblk3[12].fir_tap_inst_n_4 ,\genblk3[12].fir_tap_inst_n_5 ,\genblk3[12].fir_tap_inst_n_6 ,\genblk3[12].fir_tap_inst_n_7 ,\genblk3[12].fir_tap_inst_n_8 ,\genblk3[12].fir_tap_inst_n_9 ,\genblk3[12].fir_tap_inst_n_10 ,\genblk3[12].fir_tap_inst_n_11 ,\genblk3[12].fir_tap_inst_n_12 ,\genblk3[12].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[12]_83 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_42 \genblk3[13].fir_tap_inst 
       (.A(\fir_coef_crr[13]_75 ),
        .B(\shift_reg[101]_2 ),
        .P(\fir_sum_con[14]_81 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[13]_82 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[12].fir_tap_inst_n_0 ,\genblk3[12].fir_tap_inst_n_1 ,\genblk3[12].fir_tap_inst_n_2 ,\genblk3[12].fir_tap_inst_n_3 ,\genblk3[12].fir_tap_inst_n_4 ,\genblk3[12].fir_tap_inst_n_5 ,\genblk3[12].fir_tap_inst_n_6 ,\genblk3[12].fir_tap_inst_n_7 ,\genblk3[12].fir_tap_inst_n_8 ,\genblk3[12].fir_tap_inst_n_9 ,\genblk3[12].fir_tap_inst_n_10 ,\genblk3[12].fir_tap_inst_n_11 ,\genblk3[12].fir_tap_inst_n_12 ,\genblk3[12].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_43 \genblk3[14].fir_tap_inst 
       (.A(\fir_coef_crr[14]_74 ),
        .B(\shift_reg[101]_2 ),
        .P(\fir_sum_con[15]_80 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sample_con[15]_3 ),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[14]_81 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_44 \genblk3[15].fir_tap_inst 
       (.A(\fir_coef_crr[15]_66 ),
        .B({\genblk3[15].fir_tap_inst_n_0 ,\genblk3[15].fir_tap_inst_n_1 ,\genblk3[15].fir_tap_inst_n_2 ,\genblk3[15].fir_tap_inst_n_3 ,\genblk3[15].fir_tap_inst_n_4 ,\genblk3[15].fir_tap_inst_n_5 ,\genblk3[15].fir_tap_inst_n_6 ,\genblk3[15].fir_tap_inst_n_7 ,\genblk3[15].fir_tap_inst_n_8 ,\genblk3[15].fir_tap_inst_n_9 ,\genblk3[15].fir_tap_inst_n_10 ,\genblk3[15].fir_tap_inst_n_11 ,\genblk3[15].fir_tap_inst_n_12 ,\genblk3[15].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[16]_53 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[15]_80 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\fir_sample_con[15]_3 ));
  fir_design_firN_IP_0_0_firtap_45 \genblk3[16].fir_tap_inst 
       (.A(\fir_coef_crr[16]_67 ),
        .B({\genblk3[15].fir_tap_inst_n_0 ,\genblk3[15].fir_tap_inst_n_1 ,\genblk3[15].fir_tap_inst_n_2 ,\genblk3[15].fir_tap_inst_n_3 ,\genblk3[15].fir_tap_inst_n_4 ,\genblk3[15].fir_tap_inst_n_5 ,\genblk3[15].fir_tap_inst_n_6 ,\genblk3[15].fir_tap_inst_n_7 ,\genblk3[15].fir_tap_inst_n_8 ,\genblk3[15].fir_tap_inst_n_9 ,\genblk3[15].fir_tap_inst_n_10 ,\genblk3[15].fir_tap_inst_n_11 ,\genblk3[15].fir_tap_inst_n_12 ,\genblk3[15].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[17]_54 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[16].fir_tap_inst_n_0 ,\genblk3[16].fir_tap_inst_n_1 ,\genblk3[16].fir_tap_inst_n_2 ,\genblk3[16].fir_tap_inst_n_3 ,\genblk3[16].fir_tap_inst_n_4 ,\genblk3[16].fir_tap_inst_n_5 ,\genblk3[16].fir_tap_inst_n_6 ,\genblk3[16].fir_tap_inst_n_7 ,\genblk3[16].fir_tap_inst_n_8 ,\genblk3[16].fir_tap_inst_n_9 ,\genblk3[16].fir_tap_inst_n_10 ,\genblk3[16].fir_tap_inst_n_11 ,\genblk3[16].fir_tap_inst_n_12 ,\genblk3[16].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[16]_53 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_46 \genblk3[17].fir_tap_inst 
       (.A(\fir_coef_crr[17]_68 ),
        .B({\genblk3[17].fir_tap_inst_n_0 ,\genblk3[17].fir_tap_inst_n_1 ,\genblk3[17].fir_tap_inst_n_2 ,\genblk3[17].fir_tap_inst_n_3 ,\genblk3[17].fir_tap_inst_n_4 ,\genblk3[17].fir_tap_inst_n_5 ,\genblk3[17].fir_tap_inst_n_6 ,\genblk3[17].fir_tap_inst_n_7 ,\genblk3[17].fir_tap_inst_n_8 ,\genblk3[17].fir_tap_inst_n_9 ,\genblk3[17].fir_tap_inst_n_10 ,\genblk3[17].fir_tap_inst_n_11 ,\genblk3[17].fir_tap_inst_n_12 ,\genblk3[17].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[18]_55 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[17]_54 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[16].fir_tap_inst_n_0 ,\genblk3[16].fir_tap_inst_n_1 ,\genblk3[16].fir_tap_inst_n_2 ,\genblk3[16].fir_tap_inst_n_3 ,\genblk3[16].fir_tap_inst_n_4 ,\genblk3[16].fir_tap_inst_n_5 ,\genblk3[16].fir_tap_inst_n_6 ,\genblk3[16].fir_tap_inst_n_7 ,\genblk3[16].fir_tap_inst_n_8 ,\genblk3[16].fir_tap_inst_n_9 ,\genblk3[16].fir_tap_inst_n_10 ,\genblk3[16].fir_tap_inst_n_11 ,\genblk3[16].fir_tap_inst_n_12 ,\genblk3[16].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_47 \genblk3[18].fir_tap_inst 
       (.A(\fir_coef_crr[18]_69 ),
        .B({\genblk3[17].fir_tap_inst_n_0 ,\genblk3[17].fir_tap_inst_n_1 ,\genblk3[17].fir_tap_inst_n_2 ,\genblk3[17].fir_tap_inst_n_3 ,\genblk3[17].fir_tap_inst_n_4 ,\genblk3[17].fir_tap_inst_n_5 ,\genblk3[17].fir_tap_inst_n_6 ,\genblk3[17].fir_tap_inst_n_7 ,\genblk3[17].fir_tap_inst_n_8 ,\genblk3[17].fir_tap_inst_n_9 ,\genblk3[17].fir_tap_inst_n_10 ,\genblk3[17].fir_tap_inst_n_11 ,\genblk3[17].fir_tap_inst_n_12 ,\genblk3[17].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[19]_56 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[18].fir_tap_inst_n_0 ,\genblk3[18].fir_tap_inst_n_1 ,\genblk3[18].fir_tap_inst_n_2 ,\genblk3[18].fir_tap_inst_n_3 ,\genblk3[18].fir_tap_inst_n_4 ,\genblk3[18].fir_tap_inst_n_5 ,\genblk3[18].fir_tap_inst_n_6 ,\genblk3[18].fir_tap_inst_n_7 ,\genblk3[18].fir_tap_inst_n_8 ,\genblk3[18].fir_tap_inst_n_9 ,\genblk3[18].fir_tap_inst_n_10 ,\genblk3[18].fir_tap_inst_n_11 ,\genblk3[18].fir_tap_inst_n_12 ,\genblk3[18].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[18]_55 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_48 \genblk3[19].fir_tap_inst 
       (.A(\fir_coef_crr[19]_70 ),
        .B({\genblk3[19].fir_tap_inst_n_0 ,\genblk3[19].fir_tap_inst_n_1 ,\genblk3[19].fir_tap_inst_n_2 ,\genblk3[19].fir_tap_inst_n_3 ,\genblk3[19].fir_tap_inst_n_4 ,\genblk3[19].fir_tap_inst_n_5 ,\genblk3[19].fir_tap_inst_n_6 ,\genblk3[19].fir_tap_inst_n_7 ,\genblk3[19].fir_tap_inst_n_8 ,\genblk3[19].fir_tap_inst_n_9 ,\genblk3[19].fir_tap_inst_n_10 ,\genblk3[19].fir_tap_inst_n_11 ,\genblk3[19].fir_tap_inst_n_12 ,\genblk3[19].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[20]_57 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[19]_56 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[18].fir_tap_inst_n_0 ,\genblk3[18].fir_tap_inst_n_1 ,\genblk3[18].fir_tap_inst_n_2 ,\genblk3[18].fir_tap_inst_n_3 ,\genblk3[18].fir_tap_inst_n_4 ,\genblk3[18].fir_tap_inst_n_5 ,\genblk3[18].fir_tap_inst_n_6 ,\genblk3[18].fir_tap_inst_n_7 ,\genblk3[18].fir_tap_inst_n_8 ,\genblk3[18].fir_tap_inst_n_9 ,\genblk3[18].fir_tap_inst_n_10 ,\genblk3[18].fir_tap_inst_n_11 ,\genblk3[18].fir_tap_inst_n_12 ,\genblk3[18].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_49 \genblk3[1].fir_tap_inst 
       (.A(\fir_coef_crr[1]_61 ),
        .B({\genblk3[1].fir_tap_inst_n_0 ,\genblk3[1].fir_tap_inst_n_1 ,\genblk3[1].fir_tap_inst_n_2 ,\genblk3[1].fir_tap_inst_n_3 ,\genblk3[1].fir_tap_inst_n_4 ,\genblk3[1].fir_tap_inst_n_5 ,\genblk3[1].fir_tap_inst_n_6 ,\genblk3[1].fir_tap_inst_n_7 ,\genblk3[1].fir_tap_inst_n_8 ,\genblk3[1].fir_tap_inst_n_9 ,\genblk3[1].fir_tap_inst_n_10 ,\genblk3[1].fir_tap_inst_n_11 ,\genblk3[1].fir_tap_inst_n_12 ,\genblk3[1].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[2]_48 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[1]_47 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[0].fir_tap_inst_n_0 ,\genblk3[0].fir_tap_inst_n_1 ,\genblk3[0].fir_tap_inst_n_2 ,\genblk3[0].fir_tap_inst_n_3 ,\genblk3[0].fir_tap_inst_n_4 ,\genblk3[0].fir_tap_inst_n_5 ,\genblk3[0].fir_tap_inst_n_6 ,\genblk3[0].fir_tap_inst_n_7 ,\genblk3[0].fir_tap_inst_n_8 ,\genblk3[0].fir_tap_inst_n_9 ,\genblk3[0].fir_tap_inst_n_10 ,\genblk3[0].fir_tap_inst_n_11 ,\genblk3[0].fir_tap_inst_n_12 ,\genblk3[0].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_50 \genblk3[20].fir_tap_inst 
       (.A(\fir_coef_crr[20]_71 ),
        .B({\genblk3[19].fir_tap_inst_n_0 ,\genblk3[19].fir_tap_inst_n_1 ,\genblk3[19].fir_tap_inst_n_2 ,\genblk3[19].fir_tap_inst_n_3 ,\genblk3[19].fir_tap_inst_n_4 ,\genblk3[19].fir_tap_inst_n_5 ,\genblk3[19].fir_tap_inst_n_6 ,\genblk3[19].fir_tap_inst_n_7 ,\genblk3[19].fir_tap_inst_n_8 ,\genblk3[19].fir_tap_inst_n_9 ,\genblk3[19].fir_tap_inst_n_10 ,\genblk3[19].fir_tap_inst_n_11 ,\genblk3[19].fir_tap_inst_n_12 ,\genblk3[19].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[21]_58 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[20].fir_tap_inst_n_0 ,\genblk3[20].fir_tap_inst_n_1 ,\genblk3[20].fir_tap_inst_n_2 ,\genblk3[20].fir_tap_inst_n_3 ,\genblk3[20].fir_tap_inst_n_4 ,\genblk3[20].fir_tap_inst_n_5 ,\genblk3[20].fir_tap_inst_n_6 ,\genblk3[20].fir_tap_inst_n_7 ,\genblk3[20].fir_tap_inst_n_8 ,\genblk3[20].fir_tap_inst_n_9 ,\genblk3[20].fir_tap_inst_n_10 ,\genblk3[20].fir_tap_inst_n_11 ,\genblk3[20].fir_tap_inst_n_12 ,\genblk3[20].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[20]_57 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_51 \genblk3[21].fir_tap_inst 
       (.A(\fir_coef_crr[21]_72 ),
        .B(\fir_sample_con[22]_1 ),
        .P(\fir_sum_con[22]_59 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[21]_58 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[20].fir_tap_inst_n_0 ,\genblk3[20].fir_tap_inst_n_1 ,\genblk3[20].fir_tap_inst_n_2 ,\genblk3[20].fir_tap_inst_n_3 ,\genblk3[20].fir_tap_inst_n_4 ,\genblk3[20].fir_tap_inst_n_5 ,\genblk3[20].fir_tap_inst_n_6 ,\genblk3[20].fir_tap_inst_n_7 ,\genblk3[20].fir_tap_inst_n_8 ,\genblk3[20].fir_tap_inst_n_9 ,\genblk3[20].fir_tap_inst_n_10 ,\genblk3[20].fir_tap_inst_n_11 ,\genblk3[20].fir_tap_inst_n_12 ,\genblk3[20].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_52 \genblk3[22].fir_tap_inst 
       (.A(\fir_coef_crr[22]_146 ),
        .B(\fir_sample_con[22]_1 ),
        .P(\fir_sum_con[23]_163 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[22].fir_tap_inst_n_0 ,\genblk3[22].fir_tap_inst_n_1 ,\genblk3[22].fir_tap_inst_n_2 ,\genblk3[22].fir_tap_inst_n_3 ,\genblk3[22].fir_tap_inst_n_4 ,\genblk3[22].fir_tap_inst_n_5 ,\genblk3[22].fir_tap_inst_n_6 ,\genblk3[22].fir_tap_inst_n_7 ,\genblk3[22].fir_tap_inst_n_8 ,\genblk3[22].fir_tap_inst_n_9 ,\genblk3[22].fir_tap_inst_n_10 ,\genblk3[22].fir_tap_inst_n_11 ,\genblk3[22].fir_tap_inst_n_12 ,\genblk3[22].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[22]_59 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_53 \genblk3[23].fir_tap_inst 
       (.A(\fir_coef_crr[23]_145 ),
        .B({\genblk3[23].fir_tap_inst_n_0 ,\genblk3[23].fir_tap_inst_n_1 ,\genblk3[23].fir_tap_inst_n_2 ,\genblk3[23].fir_tap_inst_n_3 ,\genblk3[23].fir_tap_inst_n_4 ,\genblk3[23].fir_tap_inst_n_5 ,\genblk3[23].fir_tap_inst_n_6 ,\genblk3[23].fir_tap_inst_n_7 ,\genblk3[23].fir_tap_inst_n_8 ,\genblk3[23].fir_tap_inst_n_9 ,\genblk3[23].fir_tap_inst_n_10 ,\genblk3[23].fir_tap_inst_n_11 ,\genblk3[23].fir_tap_inst_n_12 ,\genblk3[23].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[24]_162 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[23]_163 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[22].fir_tap_inst_n_0 ,\genblk3[22].fir_tap_inst_n_1 ,\genblk3[22].fir_tap_inst_n_2 ,\genblk3[22].fir_tap_inst_n_3 ,\genblk3[22].fir_tap_inst_n_4 ,\genblk3[22].fir_tap_inst_n_5 ,\genblk3[22].fir_tap_inst_n_6 ,\genblk3[22].fir_tap_inst_n_7 ,\genblk3[22].fir_tap_inst_n_8 ,\genblk3[22].fir_tap_inst_n_9 ,\genblk3[22].fir_tap_inst_n_10 ,\genblk3[22].fir_tap_inst_n_11 ,\genblk3[22].fir_tap_inst_n_12 ,\genblk3[22].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_54 \genblk3[24].fir_tap_inst 
       (.A(\fir_coef_crr[24]_144 ),
        .B({\genblk3[23].fir_tap_inst_n_0 ,\genblk3[23].fir_tap_inst_n_1 ,\genblk3[23].fir_tap_inst_n_2 ,\genblk3[23].fir_tap_inst_n_3 ,\genblk3[23].fir_tap_inst_n_4 ,\genblk3[23].fir_tap_inst_n_5 ,\genblk3[23].fir_tap_inst_n_6 ,\genblk3[23].fir_tap_inst_n_7 ,\genblk3[23].fir_tap_inst_n_8 ,\genblk3[23].fir_tap_inst_n_9 ,\genblk3[23].fir_tap_inst_n_10 ,\genblk3[23].fir_tap_inst_n_11 ,\genblk3[23].fir_tap_inst_n_12 ,\genblk3[23].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[25]_161 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[24].fir_tap_inst_n_0 ,\genblk3[24].fir_tap_inst_n_1 ,\genblk3[24].fir_tap_inst_n_2 ,\genblk3[24].fir_tap_inst_n_3 ,\genblk3[24].fir_tap_inst_n_4 ,\genblk3[24].fir_tap_inst_n_5 ,\genblk3[24].fir_tap_inst_n_6 ,\genblk3[24].fir_tap_inst_n_7 ,\genblk3[24].fir_tap_inst_n_8 ,\genblk3[24].fir_tap_inst_n_9 ,\genblk3[24].fir_tap_inst_n_10 ,\genblk3[24].fir_tap_inst_n_11 ,\genblk3[24].fir_tap_inst_n_12 ,\genblk3[24].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[24]_162 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_55 \genblk3[25].fir_tap_inst 
       (.A(\fir_coef_crr[25]_143 ),
        .B({\genblk3[25].fir_tap_inst_n_0 ,\genblk3[25].fir_tap_inst_n_1 ,\genblk3[25].fir_tap_inst_n_2 ,\genblk3[25].fir_tap_inst_n_3 ,\genblk3[25].fir_tap_inst_n_4 ,\genblk3[25].fir_tap_inst_n_5 ,\genblk3[25].fir_tap_inst_n_6 ,\genblk3[25].fir_tap_inst_n_7 ,\genblk3[25].fir_tap_inst_n_8 ,\genblk3[25].fir_tap_inst_n_9 ,\genblk3[25].fir_tap_inst_n_10 ,\genblk3[25].fir_tap_inst_n_11 ,\genblk3[25].fir_tap_inst_n_12 ,\genblk3[25].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[26]_160 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[25]_161 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[24].fir_tap_inst_n_0 ,\genblk3[24].fir_tap_inst_n_1 ,\genblk3[24].fir_tap_inst_n_2 ,\genblk3[24].fir_tap_inst_n_3 ,\genblk3[24].fir_tap_inst_n_4 ,\genblk3[24].fir_tap_inst_n_5 ,\genblk3[24].fir_tap_inst_n_6 ,\genblk3[24].fir_tap_inst_n_7 ,\genblk3[24].fir_tap_inst_n_8 ,\genblk3[24].fir_tap_inst_n_9 ,\genblk3[24].fir_tap_inst_n_10 ,\genblk3[24].fir_tap_inst_n_11 ,\genblk3[24].fir_tap_inst_n_12 ,\genblk3[24].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_56 \genblk3[26].fir_tap_inst 
       (.A(\fir_coef_crr[26]_142 ),
        .B({\genblk3[25].fir_tap_inst_n_0 ,\genblk3[25].fir_tap_inst_n_1 ,\genblk3[25].fir_tap_inst_n_2 ,\genblk3[25].fir_tap_inst_n_3 ,\genblk3[25].fir_tap_inst_n_4 ,\genblk3[25].fir_tap_inst_n_5 ,\genblk3[25].fir_tap_inst_n_6 ,\genblk3[25].fir_tap_inst_n_7 ,\genblk3[25].fir_tap_inst_n_8 ,\genblk3[25].fir_tap_inst_n_9 ,\genblk3[25].fir_tap_inst_n_10 ,\genblk3[25].fir_tap_inst_n_11 ,\genblk3[25].fir_tap_inst_n_12 ,\genblk3[25].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[27]_159 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[26].fir_tap_inst_n_0 ,\genblk3[26].fir_tap_inst_n_1 ,\genblk3[26].fir_tap_inst_n_2 ,\genblk3[26].fir_tap_inst_n_3 ,\genblk3[26].fir_tap_inst_n_4 ,\genblk3[26].fir_tap_inst_n_5 ,\genblk3[26].fir_tap_inst_n_6 ,\genblk3[26].fir_tap_inst_n_7 ,\genblk3[26].fir_tap_inst_n_8 ,\genblk3[26].fir_tap_inst_n_9 ,\genblk3[26].fir_tap_inst_n_10 ,\genblk3[26].fir_tap_inst_n_11 ,\genblk3[26].fir_tap_inst_n_12 ,\genblk3[26].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[26]_160 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_57 \genblk3[27].fir_tap_inst 
       (.A(\fir_coef_crr[27]_141 ),
        .B({\genblk3[27].fir_tap_inst_n_0 ,\genblk3[27].fir_tap_inst_n_1 ,\genblk3[27].fir_tap_inst_n_2 ,\genblk3[27].fir_tap_inst_n_3 ,\genblk3[27].fir_tap_inst_n_4 ,\genblk3[27].fir_tap_inst_n_5 ,\genblk3[27].fir_tap_inst_n_6 ,\genblk3[27].fir_tap_inst_n_7 ,\genblk3[27].fir_tap_inst_n_8 ,\genblk3[27].fir_tap_inst_n_9 ,\genblk3[27].fir_tap_inst_n_10 ,\genblk3[27].fir_tap_inst_n_11 ,\genblk3[27].fir_tap_inst_n_12 ,\genblk3[27].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[28]_158 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[27]_159 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[26].fir_tap_inst_n_0 ,\genblk3[26].fir_tap_inst_n_1 ,\genblk3[26].fir_tap_inst_n_2 ,\genblk3[26].fir_tap_inst_n_3 ,\genblk3[26].fir_tap_inst_n_4 ,\genblk3[26].fir_tap_inst_n_5 ,\genblk3[26].fir_tap_inst_n_6 ,\genblk3[26].fir_tap_inst_n_7 ,\genblk3[26].fir_tap_inst_n_8 ,\genblk3[26].fir_tap_inst_n_9 ,\genblk3[26].fir_tap_inst_n_10 ,\genblk3[26].fir_tap_inst_n_11 ,\genblk3[26].fir_tap_inst_n_12 ,\genblk3[26].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_58 \genblk3[28].fir_tap_inst 
       (.A(\fir_coef_crr[28]_140 ),
        .B({\genblk3[27].fir_tap_inst_n_0 ,\genblk3[27].fir_tap_inst_n_1 ,\genblk3[27].fir_tap_inst_n_2 ,\genblk3[27].fir_tap_inst_n_3 ,\genblk3[27].fir_tap_inst_n_4 ,\genblk3[27].fir_tap_inst_n_5 ,\genblk3[27].fir_tap_inst_n_6 ,\genblk3[27].fir_tap_inst_n_7 ,\genblk3[27].fir_tap_inst_n_8 ,\genblk3[27].fir_tap_inst_n_9 ,\genblk3[27].fir_tap_inst_n_10 ,\genblk3[27].fir_tap_inst_n_11 ,\genblk3[27].fir_tap_inst_n_12 ,\genblk3[27].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[29]_157 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[28].fir_tap_inst_n_0 ,\genblk3[28].fir_tap_inst_n_1 ,\genblk3[28].fir_tap_inst_n_2 ,\genblk3[28].fir_tap_inst_n_3 ,\genblk3[28].fir_tap_inst_n_4 ,\genblk3[28].fir_tap_inst_n_5 ,\genblk3[28].fir_tap_inst_n_6 ,\genblk3[28].fir_tap_inst_n_7 ,\genblk3[28].fir_tap_inst_n_8 ,\genblk3[28].fir_tap_inst_n_9 ,\genblk3[28].fir_tap_inst_n_10 ,\genblk3[28].fir_tap_inst_n_11 ,\genblk3[28].fir_tap_inst_n_12 ,\genblk3[28].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[28]_158 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_59 \genblk3[29].fir_tap_inst 
       (.A(\fir_coef_crr[29]_139 ),
        .B({\genblk3[29].fir_tap_inst_n_0 ,\genblk3[29].fir_tap_inst_n_1 ,\genblk3[29].fir_tap_inst_n_2 ,\genblk3[29].fir_tap_inst_n_3 ,\genblk3[29].fir_tap_inst_n_4 ,\genblk3[29].fir_tap_inst_n_5 ,\genblk3[29].fir_tap_inst_n_6 ,\genblk3[29].fir_tap_inst_n_7 ,\genblk3[29].fir_tap_inst_n_8 ,\genblk3[29].fir_tap_inst_n_9 ,\genblk3[29].fir_tap_inst_n_10 ,\genblk3[29].fir_tap_inst_n_11 ,\genblk3[29].fir_tap_inst_n_12 ,\genblk3[29].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[30]_156 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[29]_157 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[28].fir_tap_inst_n_0 ,\genblk3[28].fir_tap_inst_n_1 ,\genblk3[28].fir_tap_inst_n_2 ,\genblk3[28].fir_tap_inst_n_3 ,\genblk3[28].fir_tap_inst_n_4 ,\genblk3[28].fir_tap_inst_n_5 ,\genblk3[28].fir_tap_inst_n_6 ,\genblk3[28].fir_tap_inst_n_7 ,\genblk3[28].fir_tap_inst_n_8 ,\genblk3[28].fir_tap_inst_n_9 ,\genblk3[28].fir_tap_inst_n_10 ,\genblk3[28].fir_tap_inst_n_11 ,\genblk3[28].fir_tap_inst_n_12 ,\genblk3[28].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_60 \genblk3[2].fir_tap_inst 
       (.A(\fir_coef_crr[2]_62 ),
        .B({\genblk3[1].fir_tap_inst_n_0 ,\genblk3[1].fir_tap_inst_n_1 ,\genblk3[1].fir_tap_inst_n_2 ,\genblk3[1].fir_tap_inst_n_3 ,\genblk3[1].fir_tap_inst_n_4 ,\genblk3[1].fir_tap_inst_n_5 ,\genblk3[1].fir_tap_inst_n_6 ,\genblk3[1].fir_tap_inst_n_7 ,\genblk3[1].fir_tap_inst_n_8 ,\genblk3[1].fir_tap_inst_n_9 ,\genblk3[1].fir_tap_inst_n_10 ,\genblk3[1].fir_tap_inst_n_11 ,\genblk3[1].fir_tap_inst_n_12 ,\genblk3[1].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[3]_49 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[2].fir_tap_inst_n_0 ,\genblk3[2].fir_tap_inst_n_1 ,\genblk3[2].fir_tap_inst_n_2 ,\genblk3[2].fir_tap_inst_n_3 ,\genblk3[2].fir_tap_inst_n_4 ,\genblk3[2].fir_tap_inst_n_5 ,\genblk3[2].fir_tap_inst_n_6 ,\genblk3[2].fir_tap_inst_n_7 ,\genblk3[2].fir_tap_inst_n_8 ,\genblk3[2].fir_tap_inst_n_9 ,\genblk3[2].fir_tap_inst_n_10 ,\genblk3[2].fir_tap_inst_n_11 ,\genblk3[2].fir_tap_inst_n_12 ,\genblk3[2].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[2]_48 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_61 \genblk3[30].fir_tap_inst 
       (.A(\fir_coef_crr[30]_138 ),
        .B({\genblk3[29].fir_tap_inst_n_0 ,\genblk3[29].fir_tap_inst_n_1 ,\genblk3[29].fir_tap_inst_n_2 ,\genblk3[29].fir_tap_inst_n_3 ,\genblk3[29].fir_tap_inst_n_4 ,\genblk3[29].fir_tap_inst_n_5 ,\genblk3[29].fir_tap_inst_n_6 ,\genblk3[29].fir_tap_inst_n_7 ,\genblk3[29].fir_tap_inst_n_8 ,\genblk3[29].fir_tap_inst_n_9 ,\genblk3[29].fir_tap_inst_n_10 ,\genblk3[29].fir_tap_inst_n_11 ,\genblk3[29].fir_tap_inst_n_12 ,\genblk3[29].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[31]_155 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[30].fir_tap_inst_n_0 ,\genblk3[30].fir_tap_inst_n_1 ,\genblk3[30].fir_tap_inst_n_2 ,\genblk3[30].fir_tap_inst_n_3 ,\genblk3[30].fir_tap_inst_n_4 ,\genblk3[30].fir_tap_inst_n_5 ,\genblk3[30].fir_tap_inst_n_6 ,\genblk3[30].fir_tap_inst_n_7 ,\genblk3[30].fir_tap_inst_n_8 ,\genblk3[30].fir_tap_inst_n_9 ,\genblk3[30].fir_tap_inst_n_10 ,\genblk3[30].fir_tap_inst_n_11 ,\genblk3[30].fir_tap_inst_n_12 ,\genblk3[30].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[30]_156 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_62 \genblk3[31].fir_tap_inst 
       (.A(\fir_coef_crr[31]_137 ),
        .B({\genblk3[31].fir_tap_inst_n_0 ,\genblk3[31].fir_tap_inst_n_1 ,\genblk3[31].fir_tap_inst_n_2 ,\genblk3[31].fir_tap_inst_n_3 ,\genblk3[31].fir_tap_inst_n_4 ,\genblk3[31].fir_tap_inst_n_5 ,\genblk3[31].fir_tap_inst_n_6 ,\genblk3[31].fir_tap_inst_n_7 ,\genblk3[31].fir_tap_inst_n_8 ,\genblk3[31].fir_tap_inst_n_9 ,\genblk3[31].fir_tap_inst_n_10 ,\genblk3[31].fir_tap_inst_n_11 ,\genblk3[31].fir_tap_inst_n_12 ,\genblk3[31].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[32]_154 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[31]_155 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[30].fir_tap_inst_n_0 ,\genblk3[30].fir_tap_inst_n_1 ,\genblk3[30].fir_tap_inst_n_2 ,\genblk3[30].fir_tap_inst_n_3 ,\genblk3[30].fir_tap_inst_n_4 ,\genblk3[30].fir_tap_inst_n_5 ,\genblk3[30].fir_tap_inst_n_6 ,\genblk3[30].fir_tap_inst_n_7 ,\genblk3[30].fir_tap_inst_n_8 ,\genblk3[30].fir_tap_inst_n_9 ,\genblk3[30].fir_tap_inst_n_10 ,\genblk3[30].fir_tap_inst_n_11 ,\genblk3[30].fir_tap_inst_n_12 ,\genblk3[30].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_63 \genblk3[32].fir_tap_inst 
       (.A(\fir_coef_crr[32]_136 ),
        .B({\genblk3[31].fir_tap_inst_n_0 ,\genblk3[31].fir_tap_inst_n_1 ,\genblk3[31].fir_tap_inst_n_2 ,\genblk3[31].fir_tap_inst_n_3 ,\genblk3[31].fir_tap_inst_n_4 ,\genblk3[31].fir_tap_inst_n_5 ,\genblk3[31].fir_tap_inst_n_6 ,\genblk3[31].fir_tap_inst_n_7 ,\genblk3[31].fir_tap_inst_n_8 ,\genblk3[31].fir_tap_inst_n_9 ,\genblk3[31].fir_tap_inst_n_10 ,\genblk3[31].fir_tap_inst_n_11 ,\genblk3[31].fir_tap_inst_n_12 ,\genblk3[31].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[33]_153 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[32].fir_tap_inst_n_0 ,\genblk3[32].fir_tap_inst_n_1 ,\genblk3[32].fir_tap_inst_n_2 ,\genblk3[32].fir_tap_inst_n_3 ,\genblk3[32].fir_tap_inst_n_4 ,\genblk3[32].fir_tap_inst_n_5 ,\genblk3[32].fir_tap_inst_n_6 ,\genblk3[32].fir_tap_inst_n_7 ,\genblk3[32].fir_tap_inst_n_8 ,\genblk3[32].fir_tap_inst_n_9 ,\genblk3[32].fir_tap_inst_n_10 ,\genblk3[32].fir_tap_inst_n_11 ,\genblk3[32].fir_tap_inst_n_12 ,\genblk3[32].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[32]_154 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_64 \genblk3[33].fir_tap_inst 
       (.A(\fir_coef_crr[33]_135 ),
        .B({\genblk3[33].fir_tap_inst_n_0 ,\genblk3[33].fir_tap_inst_n_1 ,\genblk3[33].fir_tap_inst_n_2 ,\genblk3[33].fir_tap_inst_n_3 ,\genblk3[33].fir_tap_inst_n_4 ,\genblk3[33].fir_tap_inst_n_5 ,\genblk3[33].fir_tap_inst_n_6 ,\genblk3[33].fir_tap_inst_n_7 ,\genblk3[33].fir_tap_inst_n_8 ,\genblk3[33].fir_tap_inst_n_9 ,\genblk3[33].fir_tap_inst_n_10 ,\genblk3[33].fir_tap_inst_n_11 ,\genblk3[33].fir_tap_inst_n_12 ,\genblk3[33].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[34]_152 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[33]_153 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[32].fir_tap_inst_n_0 ,\genblk3[32].fir_tap_inst_n_1 ,\genblk3[32].fir_tap_inst_n_2 ,\genblk3[32].fir_tap_inst_n_3 ,\genblk3[32].fir_tap_inst_n_4 ,\genblk3[32].fir_tap_inst_n_5 ,\genblk3[32].fir_tap_inst_n_6 ,\genblk3[32].fir_tap_inst_n_7 ,\genblk3[32].fir_tap_inst_n_8 ,\genblk3[32].fir_tap_inst_n_9 ,\genblk3[32].fir_tap_inst_n_10 ,\genblk3[32].fir_tap_inst_n_11 ,\genblk3[32].fir_tap_inst_n_12 ,\genblk3[32].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_65 \genblk3[34].fir_tap_inst 
       (.A(\fir_coef_crr[34]_134 ),
        .B({\genblk3[33].fir_tap_inst_n_0 ,\genblk3[33].fir_tap_inst_n_1 ,\genblk3[33].fir_tap_inst_n_2 ,\genblk3[33].fir_tap_inst_n_3 ,\genblk3[33].fir_tap_inst_n_4 ,\genblk3[33].fir_tap_inst_n_5 ,\genblk3[33].fir_tap_inst_n_6 ,\genblk3[33].fir_tap_inst_n_7 ,\genblk3[33].fir_tap_inst_n_8 ,\genblk3[33].fir_tap_inst_n_9 ,\genblk3[33].fir_tap_inst_n_10 ,\genblk3[33].fir_tap_inst_n_11 ,\genblk3[33].fir_tap_inst_n_12 ,\genblk3[33].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[35]_151 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[34].fir_tap_inst_n_0 ,\genblk3[34].fir_tap_inst_n_1 ,\genblk3[34].fir_tap_inst_n_2 ,\genblk3[34].fir_tap_inst_n_3 ,\genblk3[34].fir_tap_inst_n_4 ,\genblk3[34].fir_tap_inst_n_5 ,\genblk3[34].fir_tap_inst_n_6 ,\genblk3[34].fir_tap_inst_n_7 ,\genblk3[34].fir_tap_inst_n_8 ,\genblk3[34].fir_tap_inst_n_9 ,\genblk3[34].fir_tap_inst_n_10 ,\genblk3[34].fir_tap_inst_n_11 ,\genblk3[34].fir_tap_inst_n_12 ,\genblk3[34].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[34]_152 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_66 \genblk3[35].fir_tap_inst 
       (.A(\fir_coef_crr[35]_133 ),
        .B({\genblk3[35].fir_tap_inst_n_0 ,\genblk3[35].fir_tap_inst_n_1 ,\genblk3[35].fir_tap_inst_n_2 ,\genblk3[35].fir_tap_inst_n_3 ,\genblk3[35].fir_tap_inst_n_4 ,\genblk3[35].fir_tap_inst_n_5 ,\genblk3[35].fir_tap_inst_n_6 ,\genblk3[35].fir_tap_inst_n_7 ,\genblk3[35].fir_tap_inst_n_8 ,\genblk3[35].fir_tap_inst_n_9 ,\genblk3[35].fir_tap_inst_n_10 ,\genblk3[35].fir_tap_inst_n_11 ,\genblk3[35].fir_tap_inst_n_12 ,\genblk3[35].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[36]_150 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[35]_151 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[34].fir_tap_inst_n_0 ,\genblk3[34].fir_tap_inst_n_1 ,\genblk3[34].fir_tap_inst_n_2 ,\genblk3[34].fir_tap_inst_n_3 ,\genblk3[34].fir_tap_inst_n_4 ,\genblk3[34].fir_tap_inst_n_5 ,\genblk3[34].fir_tap_inst_n_6 ,\genblk3[34].fir_tap_inst_n_7 ,\genblk3[34].fir_tap_inst_n_8 ,\genblk3[34].fir_tap_inst_n_9 ,\genblk3[34].fir_tap_inst_n_10 ,\genblk3[34].fir_tap_inst_n_11 ,\genblk3[34].fir_tap_inst_n_12 ,\genblk3[34].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_67 \genblk3[36].fir_tap_inst 
       (.A(\fir_coef_crr[36]_132 ),
        .B({\genblk3[35].fir_tap_inst_n_0 ,\genblk3[35].fir_tap_inst_n_1 ,\genblk3[35].fir_tap_inst_n_2 ,\genblk3[35].fir_tap_inst_n_3 ,\genblk3[35].fir_tap_inst_n_4 ,\genblk3[35].fir_tap_inst_n_5 ,\genblk3[35].fir_tap_inst_n_6 ,\genblk3[35].fir_tap_inst_n_7 ,\genblk3[35].fir_tap_inst_n_8 ,\genblk3[35].fir_tap_inst_n_9 ,\genblk3[35].fir_tap_inst_n_10 ,\genblk3[35].fir_tap_inst_n_11 ,\genblk3[35].fir_tap_inst_n_12 ,\genblk3[35].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[37]_149 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[36].fir_tap_inst_n_0 ,\genblk3[36].fir_tap_inst_n_1 ,\genblk3[36].fir_tap_inst_n_2 ,\genblk3[36].fir_tap_inst_n_3 ,\genblk3[36].fir_tap_inst_n_4 ,\genblk3[36].fir_tap_inst_n_5 ,\genblk3[36].fir_tap_inst_n_6 ,\genblk3[36].fir_tap_inst_n_7 ,\genblk3[36].fir_tap_inst_n_8 ,\genblk3[36].fir_tap_inst_n_9 ,\genblk3[36].fir_tap_inst_n_10 ,\genblk3[36].fir_tap_inst_n_11 ,\genblk3[36].fir_tap_inst_n_12 ,\genblk3[36].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[36]_150 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_68 \genblk3[37].fir_tap_inst 
       (.A(\fir_coef_crr[37]_131 ),
        .B(\shift_reg[101]__0 ),
        .P(\fir_sum_con[38]_148 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[37]_149 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[36].fir_tap_inst_n_0 ,\genblk3[36].fir_tap_inst_n_1 ,\genblk3[36].fir_tap_inst_n_2 ,\genblk3[36].fir_tap_inst_n_3 ,\genblk3[36].fir_tap_inst_n_4 ,\genblk3[36].fir_tap_inst_n_5 ,\genblk3[36].fir_tap_inst_n_6 ,\genblk3[36].fir_tap_inst_n_7 ,\genblk3[36].fir_tap_inst_n_8 ,\genblk3[36].fir_tap_inst_n_9 ,\genblk3[36].fir_tap_inst_n_10 ,\genblk3[36].fir_tap_inst_n_11 ,\genblk3[36].fir_tap_inst_n_12 ,\genblk3[36].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_69 \genblk3[38].fir_tap_inst 
       (.A(\fir_coef_crr[38]_130 ),
        .B(\shift_reg[101]__0 ),
        .P(\fir_sum_con[39]_147 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[38]_148 ),
        .fir_clk(fir_clk),
        .\shift_reg[22][0] (\genblk3[38].fir_tap_inst_n_13 ),
        .\shift_reg[22][10] (\genblk3[38].fir_tap_inst_n_3 ),
        .\shift_reg[22][11] (\genblk3[38].fir_tap_inst_n_2 ),
        .\shift_reg[22][12] (\genblk3[38].fir_tap_inst_n_1 ),
        .\shift_reg[22][13] (\genblk3[38].fir_tap_inst_n_0 ),
        .\shift_reg[22][1] (\genblk3[38].fir_tap_inst_n_12 ),
        .\shift_reg[22][2] (\genblk3[38].fir_tap_inst_n_11 ),
        .\shift_reg[22][3] (\genblk3[38].fir_tap_inst_n_10 ),
        .\shift_reg[22][4] (\genblk3[38].fir_tap_inst_n_9 ),
        .\shift_reg[22][5] (\genblk3[38].fir_tap_inst_n_8 ),
        .\shift_reg[22][6] (\genblk3[38].fir_tap_inst_n_7 ),
        .\shift_reg[22][7] (\genblk3[38].fir_tap_inst_n_6 ),
        .\shift_reg[22][8] (\genblk3[38].fir_tap_inst_n_5 ),
        .\shift_reg[22][9] (\genblk3[38].fir_tap_inst_n_4 ));
  fir_design_firN_IP_0_0_firtap_70 \genblk3[3].fir_tap_inst 
       (.A(\fir_coef_crr[3]_63 ),
        .B({\genblk3[3].fir_tap_inst_n_0 ,\genblk3[3].fir_tap_inst_n_1 ,\genblk3[3].fir_tap_inst_n_2 ,\genblk3[3].fir_tap_inst_n_3 ,\genblk3[3].fir_tap_inst_n_4 ,\genblk3[3].fir_tap_inst_n_5 ,\genblk3[3].fir_tap_inst_n_6 ,\genblk3[3].fir_tap_inst_n_7 ,\genblk3[3].fir_tap_inst_n_8 ,\genblk3[3].fir_tap_inst_n_9 ,\genblk3[3].fir_tap_inst_n_10 ,\genblk3[3].fir_tap_inst_n_11 ,\genblk3[3].fir_tap_inst_n_12 ,\genblk3[3].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[4]_50 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[3]_49 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[2].fir_tap_inst_n_0 ,\genblk3[2].fir_tap_inst_n_1 ,\genblk3[2].fir_tap_inst_n_2 ,\genblk3[2].fir_tap_inst_n_3 ,\genblk3[2].fir_tap_inst_n_4 ,\genblk3[2].fir_tap_inst_n_5 ,\genblk3[2].fir_tap_inst_n_6 ,\genblk3[2].fir_tap_inst_n_7 ,\genblk3[2].fir_tap_inst_n_8 ,\genblk3[2].fir_tap_inst_n_9 ,\genblk3[2].fir_tap_inst_n_10 ,\genblk3[2].fir_tap_inst_n_11 ,\genblk3[2].fir_tap_inst_n_12 ,\genblk3[2].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_71 \genblk3[4].fir_tap_inst 
       (.A(\fir_coef_crr[4]_64 ),
        .B({\genblk3[3].fir_tap_inst_n_0 ,\genblk3[3].fir_tap_inst_n_1 ,\genblk3[3].fir_tap_inst_n_2 ,\genblk3[3].fir_tap_inst_n_3 ,\genblk3[3].fir_tap_inst_n_4 ,\genblk3[3].fir_tap_inst_n_5 ,\genblk3[3].fir_tap_inst_n_6 ,\genblk3[3].fir_tap_inst_n_7 ,\genblk3[3].fir_tap_inst_n_8 ,\genblk3[3].fir_tap_inst_n_9 ,\genblk3[3].fir_tap_inst_n_10 ,\genblk3[3].fir_tap_inst_n_11 ,\genblk3[3].fir_tap_inst_n_12 ,\genblk3[3].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[5]_51 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[4].fir_tap_inst_n_0 ,\genblk3[4].fir_tap_inst_n_1 ,\genblk3[4].fir_tap_inst_n_2 ,\genblk3[4].fir_tap_inst_n_3 ,\genblk3[4].fir_tap_inst_n_4 ,\genblk3[4].fir_tap_inst_n_5 ,\genblk3[4].fir_tap_inst_n_6 ,\genblk3[4].fir_tap_inst_n_7 ,\genblk3[4].fir_tap_inst_n_8 ,\genblk3[4].fir_tap_inst_n_9 ,\genblk3[4].fir_tap_inst_n_10 ,\genblk3[4].fir_tap_inst_n_11 ,\genblk3[4].fir_tap_inst_n_12 ,\genblk3[4].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[4]_50 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_72 \genblk3[5].fir_tap_inst 
       (.A(\fir_coef_crr[5]_65 ),
        .B(\fir_sample_con[6]_0 ),
        .P(\fir_sum_con[6]_52 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[5]_51 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[4].fir_tap_inst_n_0 ,\genblk3[4].fir_tap_inst_n_1 ,\genblk3[4].fir_tap_inst_n_2 ,\genblk3[4].fir_tap_inst_n_3 ,\genblk3[4].fir_tap_inst_n_4 ,\genblk3[4].fir_tap_inst_n_5 ,\genblk3[4].fir_tap_inst_n_6 ,\genblk3[4].fir_tap_inst_n_7 ,\genblk3[4].fir_tap_inst_n_8 ,\genblk3[4].fir_tap_inst_n_9 ,\genblk3[4].fir_tap_inst_n_10 ,\genblk3[4].fir_tap_inst_n_11 ,\genblk3[4].fir_tap_inst_n_12 ,\genblk3[4].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_73 \genblk3[6].fir_tap_inst 
       (.A(\fir_coef_crr[6]_6 ),
        .B(\fir_sample_con[6]_0 ),
        .P(\fir_sum_con[7]_88 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[6].fir_tap_inst_n_0 ,\genblk3[6].fir_tap_inst_n_1 ,\genblk3[6].fir_tap_inst_n_2 ,\genblk3[6].fir_tap_inst_n_3 ,\genblk3[6].fir_tap_inst_n_4 ,\genblk3[6].fir_tap_inst_n_5 ,\genblk3[6].fir_tap_inst_n_6 ,\genblk3[6].fir_tap_inst_n_7 ,\genblk3[6].fir_tap_inst_n_8 ,\genblk3[6].fir_tap_inst_n_9 ,\genblk3[6].fir_tap_inst_n_10 ,\genblk3[6].fir_tap_inst_n_11 ,\genblk3[6].fir_tap_inst_n_12 ,\genblk3[6].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[6]_52 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_74 \genblk3[7].fir_tap_inst 
       (.A(\fir_coef_crr[7]_5 ),
        .B({\genblk3[7].fir_tap_inst_n_0 ,\genblk3[7].fir_tap_inst_n_1 ,\genblk3[7].fir_tap_inst_n_2 ,\genblk3[7].fir_tap_inst_n_3 ,\genblk3[7].fir_tap_inst_n_4 ,\genblk3[7].fir_tap_inst_n_5 ,\genblk3[7].fir_tap_inst_n_6 ,\genblk3[7].fir_tap_inst_n_7 ,\genblk3[7].fir_tap_inst_n_8 ,\genblk3[7].fir_tap_inst_n_9 ,\genblk3[7].fir_tap_inst_n_10 ,\genblk3[7].fir_tap_inst_n_11 ,\genblk3[7].fir_tap_inst_n_12 ,\genblk3[7].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[8]_87 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[7]_88 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[6].fir_tap_inst_n_0 ,\genblk3[6].fir_tap_inst_n_1 ,\genblk3[6].fir_tap_inst_n_2 ,\genblk3[6].fir_tap_inst_n_3 ,\genblk3[6].fir_tap_inst_n_4 ,\genblk3[6].fir_tap_inst_n_5 ,\genblk3[6].fir_tap_inst_n_6 ,\genblk3[6].fir_tap_inst_n_7 ,\genblk3[6].fir_tap_inst_n_8 ,\genblk3[6].fir_tap_inst_n_9 ,\genblk3[6].fir_tap_inst_n_10 ,\genblk3[6].fir_tap_inst_n_11 ,\genblk3[6].fir_tap_inst_n_12 ,\genblk3[6].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_75 \genblk3[8].fir_tap_inst 
       (.A(\fir_coef_crr[8]_4 ),
        .B({\genblk3[7].fir_tap_inst_n_0 ,\genblk3[7].fir_tap_inst_n_1 ,\genblk3[7].fir_tap_inst_n_2 ,\genblk3[7].fir_tap_inst_n_3 ,\genblk3[7].fir_tap_inst_n_4 ,\genblk3[7].fir_tap_inst_n_5 ,\genblk3[7].fir_tap_inst_n_6 ,\genblk3[7].fir_tap_inst_n_7 ,\genblk3[7].fir_tap_inst_n_8 ,\genblk3[7].fir_tap_inst_n_9 ,\genblk3[7].fir_tap_inst_n_10 ,\genblk3[7].fir_tap_inst_n_11 ,\genblk3[7].fir_tap_inst_n_12 ,\genblk3[7].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[9]_86 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk3[8].fir_tap_inst_n_0 ,\genblk3[8].fir_tap_inst_n_1 ,\genblk3[8].fir_tap_inst_n_2 ,\genblk3[8].fir_tap_inst_n_3 ,\genblk3[8].fir_tap_inst_n_4 ,\genblk3[8].fir_tap_inst_n_5 ,\genblk3[8].fir_tap_inst_n_6 ,\genblk3[8].fir_tap_inst_n_7 ,\genblk3[8].fir_tap_inst_n_8 ,\genblk3[8].fir_tap_inst_n_9 ,\genblk3[8].fir_tap_inst_n_10 ,\genblk3[8].fir_tap_inst_n_11 ,\genblk3[8].fir_tap_inst_n_12 ,\genblk3[8].fir_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\fir_sum_con[8]_87 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_76 \genblk3[9].fir_tap_inst 
       (.A(\fir_coef_crr[9]_79 ),
        .B({\genblk3[9].fir_tap_inst_n_0 ,\genblk3[9].fir_tap_inst_n_1 ,\genblk3[9].fir_tap_inst_n_2 ,\genblk3[9].fir_tap_inst_n_3 ,\genblk3[9].fir_tap_inst_n_4 ,\genblk3[9].fir_tap_inst_n_5 ,\genblk3[9].fir_tap_inst_n_6 ,\genblk3[9].fir_tap_inst_n_7 ,\genblk3[9].fir_tap_inst_n_8 ,\genblk3[9].fir_tap_inst_n_9 ,\genblk3[9].fir_tap_inst_n_10 ,\genblk3[9].fir_tap_inst_n_11 ,\genblk3[9].fir_tap_inst_n_12 ,\genblk3[9].fir_tap_inst_n_13 }),
        .P(\fir_sum_con[9]_86 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\fir_sum_con[10]_85 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk3[8].fir_tap_inst_n_0 ,\genblk3[8].fir_tap_inst_n_1 ,\genblk3[8].fir_tap_inst_n_2 ,\genblk3[8].fir_tap_inst_n_3 ,\genblk3[8].fir_tap_inst_n_4 ,\genblk3[8].fir_tap_inst_n_5 ,\genblk3[8].fir_tap_inst_n_6 ,\genblk3[8].fir_tap_inst_n_7 ,\genblk3[8].fir_tap_inst_n_8 ,\genblk3[8].fir_tap_inst_n_9 ,\genblk3[8].fir_tap_inst_n_10 ,\genblk3[8].fir_tap_inst_n_11 ,\genblk3[8].fir_tap_inst_n_12 ,\genblk3[8].fir_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_coef_multplx_77 \genblk4[0].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[0]_60 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .Q(flt_count),
        .\fir_bram_en_reg[0] (\fir_bram_en_reg_n_0_[0] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_78 \genblk4[10].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[10]_78 ),
        .ADDRARDADDR(\ups_coef_count_con[10]_189 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[10] (\fir_bram_en_reg_n_0_[10] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_79 \genblk4[11].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[11]_77 ),
        .ADDRARDADDR(\ups_coef_count_con[11]_190 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[11] (\fir_bram_en_reg_n_0_[11] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_80 \genblk4[12].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[12]_76 ),
        .ADDRARDADDR(\ups_coef_count_con[12]_191 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[12] (\fir_bram_en_reg_n_0_[12] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_81 \genblk4[13].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[13]_75 ),
        .ADDRARDADDR(\ups_coef_count_con[13]_192 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[13] (\fir_bram_en_reg_n_0_[13] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_82 \genblk4[14].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[14]_74 ),
        .ADDRARDADDR(\ups_coef_count_con[14]_193 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[14] (\fir_bram_en_reg_n_0_[14] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_83 \genblk4[15].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[15]_66 ),
        .ADDRARDADDR(\ups_coef_count_con[15]_194 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[15] (\fir_bram_en_reg_n_0_[15] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_84 \genblk4[16].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[16]_67 ),
        .ADDRARDADDR(\ups_coef_count_con[16]_195 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[16] (\fir_bram_en_reg_n_0_[16] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_85 \genblk4[17].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[17]_68 ),
        .ADDRARDADDR(\ups_coef_count_con[17]_196 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .\fir_bram_en_reg[17] (\fir_bram_en_reg_n_0_[17] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_86 \genblk4[18].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[18]_69 ),
        .ADDRARDADDR(\ups_coef_count_con[18]_197 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .\fir_bram_en_reg[18] (\fir_bram_en_reg_n_0_[18] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_87 \genblk4[19].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[19]_70 ),
        .ADDRARDADDR(\ups_coef_count_con[19]_198 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .\fir_bram_en_reg[19] (\fir_bram_en_reg_n_0_[19] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_88 \genblk4[1].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[1]_61 ),
        .ADDRARDADDR(fir_sample_count),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[1] (\fir_bram_en_reg_n_0_[1] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_89 \genblk4[20].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[20]_71 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .\fir_bram_en_reg[20] (\fir_bram_en_reg_n_0_[20] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (in__1));
  fir_design_firN_IP_0_0_coef_multplx_90 \genblk4[21].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[21]_72 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(dws_endacc_count),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[22]_73 ),
        .\fir_bram_en_reg[21] (\fir_bram_en_reg_n_0_[21] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] ({dws_endacc_count_shift_n_0,dws_endacc_count_shift_n_1,dws_endacc_count_shift_n_2,dws_endacc_count_shift_n_3,dws_endacc_count_shift_n_4,dws_endacc_count_shift_n_5,dws_endacc_count_shift_n_6}));
  fir_design_firN_IP_0_0_coef_multplx_91 \genblk4[22].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[22]_146 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[22]_73 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[23]_164 ),
        .\fir_bram_en_reg[22] (\fir_bram_en_reg_n_0_[22] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_92 \genblk4[23].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[23]_145 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[23]_164 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[24]_165 ),
        .\fir_bram_en_reg[23] (\fir_bram_en_reg_n_0_[23] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_93 \genblk4[24].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[24]_144 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[24]_165 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[25]_166 ),
        .\fir_bram_en_reg[24] (\fir_bram_en_reg_n_0_[24] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_94 \genblk4[25].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[25]_143 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[25]_166 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[26]_167 ),
        .\fir_bram_en_reg[25] (\fir_bram_en_reg_n_0_[25] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_95 \genblk4[26].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[26]_142 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[26]_167 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[27]_168 ),
        .\fir_bram_en_reg[26] (\fir_bram_en_reg_n_0_[26] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_96 \genblk4[27].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[27]_141 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[27]_168 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[28]_169 ),
        .\fir_bram_en_reg[27] (\fir_bram_en_reg_n_0_[27] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_97 \genblk4[28].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[28]_140 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[28]_169 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[29]_170 ),
        .\fir_bram_en_reg[28] (\fir_bram_en_reg_n_0_[28] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_98 \genblk4[29].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[29]_139 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[29]_170 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[30]_171 ),
        .\fir_bram_en_reg[29] (\fir_bram_en_reg_n_0_[29] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_99 \genblk4[2].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[2]_62 ),
        .ADDRARDADDR(\ups_coef_count_con[2]_181 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[2] (\fir_bram_en_reg_n_0_[2] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_100 \genblk4[30].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[30]_138 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[30]_171 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[31]_172 ),
        .\fir_bram_en_reg[30] (\fir_bram_en_reg_n_0_[30] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_101 \genblk4[31].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[31]_137 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[31]_172 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[32]_173 ),
        .\fir_bram_en_reg[31] (\fir_bram_en_reg_n_0_[31] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_102 \genblk4[32].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[32]_136 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[32]_173 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[33]_174 ),
        .\fir_bram_en_reg[32] (\fir_bram_en_reg_n_0_[32] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_103 \genblk4[33].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[33]_135 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[33]_174 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[34]_175 ),
        .\fir_bram_en_reg[33] (\fir_bram_en_reg_n_0_[33] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_104 \genblk4[34].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[34]_134 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[34]_175 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[35]_176 ),
        .\fir_bram_en_reg[34] (\fir_bram_en_reg_n_0_[34] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_105 \genblk4[35].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[35]_133 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .D(\fir_coef_count_con[35]_176 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(\fir_coef_count_con[36]_177 ),
        .\fir_bram_en_reg[35] (\fir_bram_en_reg_n_0_[35] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_106 \genblk4[36].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[36]_132 ),
        .D(\fir_coef_count_con[36]_177 ),
        .DIADI({\fir_coef_datain_reg[15]_rep_n_0 ,\fir_coef_datain_reg[14]_rep_n_0 ,\fir_coef_datain_reg[13]_rep_n_0 ,\fir_coef_datain_reg[12]_rep_n_0 ,\fir_coef_datain_reg[11]_rep_n_0 ,\fir_coef_datain_reg[10]_rep_n_0 ,\fir_coef_datain_reg[9]_rep_n_0 ,\fir_coef_datain_reg[8]_rep_n_0 ,\fir_coef_datain_reg[7]_rep_n_0 ,\fir_coef_datain_reg[6]_rep_n_0 ,\fir_coef_datain_reg[5]_rep_n_0 ,\fir_coef_datain_reg[4]_rep_n_0 ,\fir_coef_datain_reg[3]_rep_n_0 ,\fir_coef_datain_reg[2]_rep_n_0 ,\fir_coef_datain_reg[1]_rep_n_0 ,\fir_coef_datain_reg[0]_rep_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep_n_0 ,\fir_coef_datain_reg[23]_rep_n_0 ,\fir_coef_datain_reg[22]_rep_n_0 ,\fir_coef_datain_reg[21]_rep_n_0 ,\fir_coef_datain_reg[20]_rep_n_0 ,\fir_coef_datain_reg[19]_rep_n_0 ,\fir_coef_datain_reg[18]_rep_n_0 ,\fir_coef_datain_reg[17]_rep_n_0 ,\fir_coef_datain_reg[16]_rep_n_0 }),
        .Q(axi_bram_addr),
        .\fir_bram_en_reg[36] (\fir_bram_en_reg_n_0_[36] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[0][6] (\fir_coef_count_con[37]_178 ));
  fir_design_firN_IP_0_0_coef_multplx_107 \genblk4[37].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[37]_131 ),
        .D(\fir_coef_count_con[37]_178 ),
        .DIADI({\fir_coef_datain_reg[15]_rep__1_n_0 ,\fir_coef_datain_reg[14]_rep__1_n_0 ,\fir_coef_datain_reg[13]_rep__1_n_0 ,\fir_coef_datain_reg[12]_rep__1_n_0 ,\fir_coef_datain_reg[11]_rep__1_n_0 ,\fir_coef_datain_reg[10]_rep__1_n_0 ,\fir_coef_datain_reg[9]_rep__1_n_0 ,\fir_coef_datain_reg[8]_rep__1_n_0 ,\fir_coef_datain_reg[7]_rep__1_n_0 ,\fir_coef_datain_reg[6]_rep__1_n_0 ,\fir_coef_datain_reg[5]_rep__1_n_0 ,\fir_coef_datain_reg[4]_rep__1_n_0 ,\fir_coef_datain_reg[3]_rep__1_n_0 ,\fir_coef_datain_reg[2]_rep__1_n_0 ,\fir_coef_datain_reg[1]_rep__1_n_0 ,\fir_coef_datain_reg[0]_rep__1_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__1_n_0 ,\fir_coef_datain_reg[23]_rep__1_n_0 ,\fir_coef_datain_reg[22]_rep__1_n_0 ,\fir_coef_datain_reg[21]_rep__1_n_0 ,\fir_coef_datain_reg[20]_rep__1_n_0 ,\fir_coef_datain_reg[19]_rep__1_n_0 ,\fir_coef_datain_reg[18]_rep__1_n_0 ,\fir_coef_datain_reg[17]_rep__1_n_0 ,\fir_coef_datain_reg[16]_rep__1_n_0 }),
        .Q(axi_bram_addr),
        .\fir_bram_en_reg[37] (\fir_bram_en_reg_n_0_[37] ),
        .fir_clk(fir_clk),
        .\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 (\fir_coef_count_con[38]_180 ),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_108 \genblk4[38].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[38]_130 ),
        .DIADI({\fir_coef_datain_reg[15]_rep__1_n_0 ,\fir_coef_datain_reg[14]_rep__1_n_0 ,\fir_coef_datain_reg[13]_rep__1_n_0 ,\fir_coef_datain_reg[12]_rep__1_n_0 ,\fir_coef_datain_reg[11]_rep__1_n_0 ,\fir_coef_datain_reg[10]_rep__1_n_0 ,\fir_coef_datain_reg[9]_rep__1_n_0 ,\fir_coef_datain_reg[8]_rep__1_n_0 ,\fir_coef_datain_reg[7]_rep__1_n_0 ,\fir_coef_datain_reg[6]_rep__1_n_0 ,\fir_coef_datain_reg[5]_rep__1_n_0 ,\fir_coef_datain_reg[4]_rep__1_n_0 ,\fir_coef_datain_reg[3]_rep__1_n_0 ,\fir_coef_datain_reg[2]_rep__1_n_0 ,\fir_coef_datain_reg[1]_rep__1_n_0 ,\fir_coef_datain_reg[0]_rep__1_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__1_n_0 ,\fir_coef_datain_reg[23]_rep__1_n_0 ,\fir_coef_datain_reg[22]_rep__1_n_0 ,\fir_coef_datain_reg[21]_rep__1_n_0 ,\fir_coef_datain_reg[20]_rep__1_n_0 ,\fir_coef_datain_reg[19]_rep__1_n_0 ,\fir_coef_datain_reg[18]_rep__1_n_0 ,\fir_coef_datain_reg[17]_rep__1_n_0 ,\fir_coef_datain_reg[16]_rep__1_n_0 }),
        .Q(axi_bram_addr),
        .\fir_bram_en_reg[38] (\fir_bram_en_reg_n_0_[38] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\fir_coef_count_con[38]_180 ));
  fir_design_firN_IP_0_0_coef_multplx_109 \genblk4[3].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[3]_63 ),
        .ADDRARDADDR(\ups_coef_count_con[3]_182 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[3] (\fir_bram_en_reg_n_0_[3] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_110 \genblk4[4].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[4]_64 ),
        .ADDRARDADDR(\ups_coef_count_con[4]_183 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[4] (\fir_bram_en_reg_n_0_[4] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_111 \genblk4[5].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[5]_65 ),
        .ADDRARDADDR(\ups_coef_count_con[5]_184 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[5] (\fir_bram_en_reg_n_0_[5] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_112 \genblk4[6].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[6]_6 ),
        .ADDRARDADDR(\ups_coef_count_con[6]_185 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[6] (\fir_bram_en_reg_n_0_[6] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_113 \genblk4[7].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[7]_5 ),
        .ADDRARDADDR(\ups_coef_count_con[7]_186 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[7] (\fir_bram_en_reg_n_0_[7] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_114 \genblk4[8].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[8]_4 ),
        .ADDRARDADDR(\ups_coef_count_con[8]_187 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[8] (\fir_bram_en_reg_n_0_[8] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_coef_multplx_115 \genblk4[9].fir_coef_multplx_inst 
       (.A(\fir_coef_crr[9]_79 ),
        .ADDRARDADDR(\ups_coef_count_con[9]_188 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep__0_n_0 ,\axi_bram_addr_reg[7]_rep__0_n_0 ,\axi_bram_addr_reg[6]_rep__0_n_0 ,\axi_bram_addr_reg[5]_rep__0_n_0 ,\axi_bram_addr_reg[4]_rep__0_n_0 ,\axi_bram_addr_reg[3]_rep__0_n_0 ,\axi_bram_addr_reg[2]_rep__0_n_0 ,\axi_bram_addr_reg[1]_rep__0_n_0 ,\axi_bram_addr_reg[0]_rep__0_n_0 }),
        .DIADI({\fir_coef_datain_reg[15]_rep__0_n_0 ,\fir_coef_datain_reg[14]_rep__0_n_0 ,\fir_coef_datain_reg[13]_rep__0_n_0 ,\fir_coef_datain_reg[12]_rep__0_n_0 ,\fir_coef_datain_reg[11]_rep__0_n_0 ,\fir_coef_datain_reg[10]_rep__0_n_0 ,\fir_coef_datain_reg[9]_rep__0_n_0 ,\fir_coef_datain_reg[8]_rep__0_n_0 ,\fir_coef_datain_reg[7]_rep__0_n_0 ,\fir_coef_datain_reg[6]_rep__0_n_0 ,\fir_coef_datain_reg[5]_rep__0_n_0 ,\fir_coef_datain_reg[4]_rep__0_n_0 ,\fir_coef_datain_reg[3]_rep__0_n_0 ,\fir_coef_datain_reg[2]_rep__0_n_0 ,\fir_coef_datain_reg[1]_rep__0_n_0 ,\fir_coef_datain_reg[0]_rep__0_n_0 }),
        .DIBDI({\fir_coef_datain_reg[24]_rep__0_n_0 ,\fir_coef_datain_reg[23]_rep__0_n_0 ,\fir_coef_datain_reg[22]_rep__0_n_0 ,\fir_coef_datain_reg[21]_rep__0_n_0 ,\fir_coef_datain_reg[20]_rep__0_n_0 ,\fir_coef_datain_reg[19]_rep__0_n_0 ,\fir_coef_datain_reg[18]_rep__0_n_0 ,\fir_coef_datain_reg[17]_rep__0_n_0 ,\fir_coef_datain_reg[16]_rep__0_n_0 }),
        .\fir_bram_en_reg[9] (\fir_bram_en_reg_n_0_[9] ),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk));
  fir_design_firN_IP_0_0_firtap_116 \genblk5[0].ups_tap_inst 
       (.A(\ups_coef_crr[0]_113 ),
        .B(in__0),
        .P(\ups_sum_con[1]_89 ),
        .Q({\ups_in_reg_n_0_[13] ,\ups_in_reg_n_0_[12] ,\ups_in_reg_n_0_[11] ,\ups_in_reg_n_0_[10] ,\ups_in_reg_n_0_[9] ,\ups_in_reg_n_0_[8] ,\ups_in_reg_n_0_[7] ,\ups_in_reg_n_0_[6] ,\ups_in_reg_n_0_[5] ,\ups_in_reg_n_0_[4] ,\ups_in_reg_n_0_[3] ,\ups_in_reg_n_0_[2] ,\ups_in_reg_n_0_[1] ,\ups_in_reg_n_0_[0] }),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_117 \genblk5[10].ups_tap_inst 
       (.A(\ups_coef_crr[10]_123 ),
        .B({\genblk5[9].ups_tap_inst_n_0 ,\genblk5[9].ups_tap_inst_n_1 ,\genblk5[9].ups_tap_inst_n_2 ,\genblk5[9].ups_tap_inst_n_3 ,\genblk5[9].ups_tap_inst_n_4 ,\genblk5[9].ups_tap_inst_n_5 ,\genblk5[9].ups_tap_inst_n_6 ,\genblk5[9].ups_tap_inst_n_7 ,\genblk5[9].ups_tap_inst_n_8 ,\genblk5[9].ups_tap_inst_n_9 ,\genblk5[9].ups_tap_inst_n_10 ,\genblk5[9].ups_tap_inst_n_11 ,\genblk5[9].ups_tap_inst_n_12 ,\genblk5[9].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[11]_99 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk5[10].ups_tap_inst_n_0 ,\genblk5[10].ups_tap_inst_n_1 ,\genblk5[10].ups_tap_inst_n_2 ,\genblk5[10].ups_tap_inst_n_3 ,\genblk5[10].ups_tap_inst_n_4 ,\genblk5[10].ups_tap_inst_n_5 ,\genblk5[10].ups_tap_inst_n_6 ,\genblk5[10].ups_tap_inst_n_7 ,\genblk5[10].ups_tap_inst_n_8 ,\genblk5[10].ups_tap_inst_n_9 ,\genblk5[10].ups_tap_inst_n_10 ,\genblk5[10].ups_tap_inst_n_11 ,\genblk5[10].ups_tap_inst_n_12 ,\genblk5[10].ups_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\ups_sum_con[10]_98 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_118 \genblk5[11].ups_tap_inst 
       (.A(\ups_coef_crr[11]_124 ),
        .B({\genblk5[11].ups_tap_inst_n_0 ,\genblk5[11].ups_tap_inst_n_1 ,\genblk5[11].ups_tap_inst_n_2 ,\genblk5[11].ups_tap_inst_n_3 ,\genblk5[11].ups_tap_inst_n_4 ,\genblk5[11].ups_tap_inst_n_5 ,\genblk5[11].ups_tap_inst_n_6 ,\genblk5[11].ups_tap_inst_n_7 ,\genblk5[11].ups_tap_inst_n_8 ,\genblk5[11].ups_tap_inst_n_9 ,\genblk5[11].ups_tap_inst_n_10 ,\genblk5[11].ups_tap_inst_n_11 ,\genblk5[11].ups_tap_inst_n_12 ,\genblk5[11].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[12]_104 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\ups_sum_con[11]_99 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk5[10].ups_tap_inst_n_0 ,\genblk5[10].ups_tap_inst_n_1 ,\genblk5[10].ups_tap_inst_n_2 ,\genblk5[10].ups_tap_inst_n_3 ,\genblk5[10].ups_tap_inst_n_4 ,\genblk5[10].ups_tap_inst_n_5 ,\genblk5[10].ups_tap_inst_n_6 ,\genblk5[10].ups_tap_inst_n_7 ,\genblk5[10].ups_tap_inst_n_8 ,\genblk5[10].ups_tap_inst_n_9 ,\genblk5[10].ups_tap_inst_n_10 ,\genblk5[10].ups_tap_inst_n_11 ,\genblk5[10].ups_tap_inst_n_12 ,\genblk5[10].ups_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_119 \genblk5[12].ups_tap_inst 
       (.A(\ups_coef_crr[12]_125 ),
        .B({\genblk5[11].ups_tap_inst_n_0 ,\genblk5[11].ups_tap_inst_n_1 ,\genblk5[11].ups_tap_inst_n_2 ,\genblk5[11].ups_tap_inst_n_3 ,\genblk5[11].ups_tap_inst_n_4 ,\genblk5[11].ups_tap_inst_n_5 ,\genblk5[11].ups_tap_inst_n_6 ,\genblk5[11].ups_tap_inst_n_7 ,\genblk5[11].ups_tap_inst_n_8 ,\genblk5[11].ups_tap_inst_n_9 ,\genblk5[11].ups_tap_inst_n_10 ,\genblk5[11].ups_tap_inst_n_11 ,\genblk5[11].ups_tap_inst_n_12 ,\genblk5[11].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[13]_105 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk5[12].ups_tap_inst_n_0 ,\genblk5[12].ups_tap_inst_n_1 ,\genblk5[12].ups_tap_inst_n_2 ,\genblk5[12].ups_tap_inst_n_3 ,\genblk5[12].ups_tap_inst_n_4 ,\genblk5[12].ups_tap_inst_n_5 ,\genblk5[12].ups_tap_inst_n_6 ,\genblk5[12].ups_tap_inst_n_7 ,\genblk5[12].ups_tap_inst_n_8 ,\genblk5[12].ups_tap_inst_n_9 ,\genblk5[12].ups_tap_inst_n_10 ,\genblk5[12].ups_tap_inst_n_11 ,\genblk5[12].ups_tap_inst_n_12 ,\genblk5[12].ups_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\ups_sum_con[12]_104 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_120 \genblk5[13].ups_tap_inst 
       (.A(\ups_coef_crr[13]_126 ),
        .B({\genblk5[13].ups_tap_inst_n_0 ,\genblk5[13].ups_tap_inst_n_1 ,\genblk5[13].ups_tap_inst_n_2 ,\genblk5[13].ups_tap_inst_n_3 ,\genblk5[13].ups_tap_inst_n_4 ,\genblk5[13].ups_tap_inst_n_5 ,\genblk5[13].ups_tap_inst_n_6 ,\genblk5[13].ups_tap_inst_n_7 ,\genblk5[13].ups_tap_inst_n_8 ,\genblk5[13].ups_tap_inst_n_9 ,\genblk5[13].ups_tap_inst_n_10 ,\genblk5[13].ups_tap_inst_n_11 ,\genblk5[13].ups_tap_inst_n_12 ,\genblk5[13].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[14]_106 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\ups_sum_con[13]_105 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk5[12].ups_tap_inst_n_0 ,\genblk5[12].ups_tap_inst_n_1 ,\genblk5[12].ups_tap_inst_n_2 ,\genblk5[12].ups_tap_inst_n_3 ,\genblk5[12].ups_tap_inst_n_4 ,\genblk5[12].ups_tap_inst_n_5 ,\genblk5[12].ups_tap_inst_n_6 ,\genblk5[12].ups_tap_inst_n_7 ,\genblk5[12].ups_tap_inst_n_8 ,\genblk5[12].ups_tap_inst_n_9 ,\genblk5[12].ups_tap_inst_n_10 ,\genblk5[12].ups_tap_inst_n_11 ,\genblk5[12].ups_tap_inst_n_12 ,\genblk5[12].ups_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_121 \genblk5[14].ups_tap_inst 
       (.A(\ups_coef_crr[14]_127 ),
        .B({\genblk5[13].ups_tap_inst_n_0 ,\genblk5[13].ups_tap_inst_n_1 ,\genblk5[13].ups_tap_inst_n_2 ,\genblk5[13].ups_tap_inst_n_3 ,\genblk5[13].ups_tap_inst_n_4 ,\genblk5[13].ups_tap_inst_n_5 ,\genblk5[13].ups_tap_inst_n_6 ,\genblk5[13].ups_tap_inst_n_7 ,\genblk5[13].ups_tap_inst_n_8 ,\genblk5[13].ups_tap_inst_n_9 ,\genblk5[13].ups_tap_inst_n_10 ,\genblk5[13].ups_tap_inst_n_11 ,\genblk5[13].ups_tap_inst_n_12 ,\genblk5[13].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[15]_107 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk5[14].ups_tap_inst_n_0 ,\genblk5[14].ups_tap_inst_n_1 ,\genblk5[14].ups_tap_inst_n_2 ,\genblk5[14].ups_tap_inst_n_3 ,\genblk5[14].ups_tap_inst_n_4 ,\genblk5[14].ups_tap_inst_n_5 ,\genblk5[14].ups_tap_inst_n_6 ,\genblk5[14].ups_tap_inst_n_7 ,\genblk5[14].ups_tap_inst_n_8 ,\genblk5[14].ups_tap_inst_n_9 ,\genblk5[14].ups_tap_inst_n_10 ,\genblk5[14].ups_tap_inst_n_11 ,\genblk5[14].ups_tap_inst_n_12 ,\genblk5[14].ups_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\ups_sum_con[14]_106 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_122 \genblk5[15].ups_tap_inst 
       (.A(\ups_coef_crr[15]_128 ),
        .B({\genblk5[15].ups_tap_inst_n_0 ,\genblk5[15].ups_tap_inst_n_1 ,\genblk5[15].ups_tap_inst_n_2 ,\genblk5[15].ups_tap_inst_n_3 ,\genblk5[15].ups_tap_inst_n_4 ,\genblk5[15].ups_tap_inst_n_5 ,\genblk5[15].ups_tap_inst_n_6 ,\genblk5[15].ups_tap_inst_n_7 ,\genblk5[15].ups_tap_inst_n_8 ,\genblk5[15].ups_tap_inst_n_9 ,\genblk5[15].ups_tap_inst_n_10 ,\genblk5[15].ups_tap_inst_n_11 ,\genblk5[15].ups_tap_inst_n_12 ,\genblk5[15].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[16]_108 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\ups_sum_con[15]_107 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk5[14].ups_tap_inst_n_0 ,\genblk5[14].ups_tap_inst_n_1 ,\genblk5[14].ups_tap_inst_n_2 ,\genblk5[14].ups_tap_inst_n_3 ,\genblk5[14].ups_tap_inst_n_4 ,\genblk5[14].ups_tap_inst_n_5 ,\genblk5[14].ups_tap_inst_n_6 ,\genblk5[14].ups_tap_inst_n_7 ,\genblk5[14].ups_tap_inst_n_8 ,\genblk5[14].ups_tap_inst_n_9 ,\genblk5[14].ups_tap_inst_n_10 ,\genblk5[14].ups_tap_inst_n_11 ,\genblk5[14].ups_tap_inst_n_12 ,\genblk5[14].ups_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_123 \genblk5[16].ups_tap_inst 
       (.A(\ups_coef_crr[16]_103 ),
        .B({\genblk5[15].ups_tap_inst_n_0 ,\genblk5[15].ups_tap_inst_n_1 ,\genblk5[15].ups_tap_inst_n_2 ,\genblk5[15].ups_tap_inst_n_3 ,\genblk5[15].ups_tap_inst_n_4 ,\genblk5[15].ups_tap_inst_n_5 ,\genblk5[15].ups_tap_inst_n_6 ,\genblk5[15].ups_tap_inst_n_7 ,\genblk5[15].ups_tap_inst_n_8 ,\genblk5[15].ups_tap_inst_n_9 ,\genblk5[15].ups_tap_inst_n_10 ,\genblk5[15].ups_tap_inst_n_11 ,\genblk5[15].ups_tap_inst_n_12 ,\genblk5[15].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[17]_109 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk5[16].ups_tap_inst_n_0 ,\genblk5[16].ups_tap_inst_n_1 ,\genblk5[16].ups_tap_inst_n_2 ,\genblk5[16].ups_tap_inst_n_3 ,\genblk5[16].ups_tap_inst_n_4 ,\genblk5[16].ups_tap_inst_n_5 ,\genblk5[16].ups_tap_inst_n_6 ,\genblk5[16].ups_tap_inst_n_7 ,\genblk5[16].ups_tap_inst_n_8 ,\genblk5[16].ups_tap_inst_n_9 ,\genblk5[16].ups_tap_inst_n_10 ,\genblk5[16].ups_tap_inst_n_11 ,\genblk5[16].ups_tap_inst_n_12 ,\genblk5[16].ups_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\ups_sum_con[16]_108 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_124 \genblk5[17].ups_tap_inst 
       (.A(\ups_coef_crr[17]_102 ),
        .B({\genblk5[17].ups_tap_inst_n_0 ,\genblk5[17].ups_tap_inst_n_1 ,\genblk5[17].ups_tap_inst_n_2 ,\genblk5[17].ups_tap_inst_n_3 ,\genblk5[17].ups_tap_inst_n_4 ,\genblk5[17].ups_tap_inst_n_5 ,\genblk5[17].ups_tap_inst_n_6 ,\genblk5[17].ups_tap_inst_n_7 ,\genblk5[17].ups_tap_inst_n_8 ,\genblk5[17].ups_tap_inst_n_9 ,\genblk5[17].ups_tap_inst_n_10 ,\genblk5[17].ups_tap_inst_n_11 ,\genblk5[17].ups_tap_inst_n_12 ,\genblk5[17].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[18]_110 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\ups_sum_con[17]_109 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk5[16].ups_tap_inst_n_0 ,\genblk5[16].ups_tap_inst_n_1 ,\genblk5[16].ups_tap_inst_n_2 ,\genblk5[16].ups_tap_inst_n_3 ,\genblk5[16].ups_tap_inst_n_4 ,\genblk5[16].ups_tap_inst_n_5 ,\genblk5[16].ups_tap_inst_n_6 ,\genblk5[16].ups_tap_inst_n_7 ,\genblk5[16].ups_tap_inst_n_8 ,\genblk5[16].ups_tap_inst_n_9 ,\genblk5[16].ups_tap_inst_n_10 ,\genblk5[16].ups_tap_inst_n_11 ,\genblk5[16].ups_tap_inst_n_12 ,\genblk5[16].ups_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_125 \genblk5[18].ups_tap_inst 
       (.A(\ups_coef_crr[18]_101 ),
        .B({\genblk5[17].ups_tap_inst_n_0 ,\genblk5[17].ups_tap_inst_n_1 ,\genblk5[17].ups_tap_inst_n_2 ,\genblk5[17].ups_tap_inst_n_3 ,\genblk5[17].ups_tap_inst_n_4 ,\genblk5[17].ups_tap_inst_n_5 ,\genblk5[17].ups_tap_inst_n_6 ,\genblk5[17].ups_tap_inst_n_7 ,\genblk5[17].ups_tap_inst_n_8 ,\genblk5[17].ups_tap_inst_n_9 ,\genblk5[17].ups_tap_inst_n_10 ,\genblk5[17].ups_tap_inst_n_11 ,\genblk5[17].ups_tap_inst_n_12 ,\genblk5[17].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[19]_111 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk5[18].ups_tap_inst_n_0 ,\genblk5[18].ups_tap_inst_n_1 ,\genblk5[18].ups_tap_inst_n_2 ,\genblk5[18].ups_tap_inst_n_3 ,\genblk5[18].ups_tap_inst_n_4 ,\genblk5[18].ups_tap_inst_n_5 ,\genblk5[18].ups_tap_inst_n_6 ,\genblk5[18].ups_tap_inst_n_7 ,\genblk5[18].ups_tap_inst_n_8 ,\genblk5[18].ups_tap_inst_n_9 ,\genblk5[18].ups_tap_inst_n_10 ,\genblk5[18].ups_tap_inst_n_11 ,\genblk5[18].ups_tap_inst_n_12 ,\genblk5[18].ups_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\ups_sum_con[18]_110 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_126 \genblk5[19].ups_tap_inst 
       (.A(\ups_coef_crr[19]_100 ),
        .P(\ups_sum_con[19]_111 ),
        .Q(axi_leds[1]),
        .fir_clk(fir_clk),
        .fir_in(fir_in),
        .fir_out(fir_out),
        .\shift_reg[101][13] ({\genblk5[18].ups_tap_inst_n_0 ,\genblk5[18].ups_tap_inst_n_1 ,\genblk5[18].ups_tap_inst_n_2 ,\genblk5[18].ups_tap_inst_n_3 ,\genblk5[18].ups_tap_inst_n_4 ,\genblk5[18].ups_tap_inst_n_5 ,\genblk5[18].ups_tap_inst_n_6 ,\genblk5[18].ups_tap_inst_n_7 ,\genblk5[18].ups_tap_inst_n_8 ,\genblk5[18].ups_tap_inst_n_9 ,\genblk5[18].ups_tap_inst_n_10 ,\genblk5[18].ups_tap_inst_n_11 ,\genblk5[18].ups_tap_inst_n_12 ,\genblk5[18].ups_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_127 \genblk5[1].ups_tap_inst 
       (.A(\ups_coef_crr[1]_114 ),
        .B(in__0),
        .P(\ups_sum_con[2]_90 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk5[1].ups_tap_inst_n_0 ,\genblk5[1].ups_tap_inst_n_1 ,\genblk5[1].ups_tap_inst_n_2 ,\genblk5[1].ups_tap_inst_n_3 ,\genblk5[1].ups_tap_inst_n_4 ,\genblk5[1].ups_tap_inst_n_5 ,\genblk5[1].ups_tap_inst_n_6 ,\genblk5[1].ups_tap_inst_n_7 ,\genblk5[1].ups_tap_inst_n_8 ,\genblk5[1].ups_tap_inst_n_9 ,\genblk5[1].ups_tap_inst_n_10 ,\genblk5[1].ups_tap_inst_n_11 ,\genblk5[1].ups_tap_inst_n_12 ,\genblk5[1].ups_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\ups_sum_con[1]_89 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_128 \genblk5[2].ups_tap_inst 
       (.A(\ups_coef_crr[2]_115 ),
        .B({\genblk5[2].ups_tap_inst_n_0 ,\genblk5[2].ups_tap_inst_n_1 ,\genblk5[2].ups_tap_inst_n_2 ,\genblk5[2].ups_tap_inst_n_3 ,\genblk5[2].ups_tap_inst_n_4 ,\genblk5[2].ups_tap_inst_n_5 ,\genblk5[2].ups_tap_inst_n_6 ,\genblk5[2].ups_tap_inst_n_7 ,\genblk5[2].ups_tap_inst_n_8 ,\genblk5[2].ups_tap_inst_n_9 ,\genblk5[2].ups_tap_inst_n_10 ,\genblk5[2].ups_tap_inst_n_11 ,\genblk5[2].ups_tap_inst_n_12 ,\genblk5[2].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[3]_91 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\ups_sum_con[2]_90 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk5[1].ups_tap_inst_n_0 ,\genblk5[1].ups_tap_inst_n_1 ,\genblk5[1].ups_tap_inst_n_2 ,\genblk5[1].ups_tap_inst_n_3 ,\genblk5[1].ups_tap_inst_n_4 ,\genblk5[1].ups_tap_inst_n_5 ,\genblk5[1].ups_tap_inst_n_6 ,\genblk5[1].ups_tap_inst_n_7 ,\genblk5[1].ups_tap_inst_n_8 ,\genblk5[1].ups_tap_inst_n_9 ,\genblk5[1].ups_tap_inst_n_10 ,\genblk5[1].ups_tap_inst_n_11 ,\genblk5[1].ups_tap_inst_n_12 ,\genblk5[1].ups_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_129 \genblk5[3].ups_tap_inst 
       (.A(\ups_coef_crr[3]_116 ),
        .B({\genblk5[2].ups_tap_inst_n_0 ,\genblk5[2].ups_tap_inst_n_1 ,\genblk5[2].ups_tap_inst_n_2 ,\genblk5[2].ups_tap_inst_n_3 ,\genblk5[2].ups_tap_inst_n_4 ,\genblk5[2].ups_tap_inst_n_5 ,\genblk5[2].ups_tap_inst_n_6 ,\genblk5[2].ups_tap_inst_n_7 ,\genblk5[2].ups_tap_inst_n_8 ,\genblk5[2].ups_tap_inst_n_9 ,\genblk5[2].ups_tap_inst_n_10 ,\genblk5[2].ups_tap_inst_n_11 ,\genblk5[2].ups_tap_inst_n_12 ,\genblk5[2].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[4]_92 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk5[3].ups_tap_inst_n_0 ,\genblk5[3].ups_tap_inst_n_1 ,\genblk5[3].ups_tap_inst_n_2 ,\genblk5[3].ups_tap_inst_n_3 ,\genblk5[3].ups_tap_inst_n_4 ,\genblk5[3].ups_tap_inst_n_5 ,\genblk5[3].ups_tap_inst_n_6 ,\genblk5[3].ups_tap_inst_n_7 ,\genblk5[3].ups_tap_inst_n_8 ,\genblk5[3].ups_tap_inst_n_9 ,\genblk5[3].ups_tap_inst_n_10 ,\genblk5[3].ups_tap_inst_n_11 ,\genblk5[3].ups_tap_inst_n_12 ,\genblk5[3].ups_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\ups_sum_con[3]_91 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_130 \genblk5[4].ups_tap_inst 
       (.A(\ups_coef_crr[4]_117 ),
        .B({\genblk5[4].ups_tap_inst_n_0 ,\genblk5[4].ups_tap_inst_n_1 ,\genblk5[4].ups_tap_inst_n_2 ,\genblk5[4].ups_tap_inst_n_3 ,\genblk5[4].ups_tap_inst_n_4 ,\genblk5[4].ups_tap_inst_n_5 ,\genblk5[4].ups_tap_inst_n_6 ,\genblk5[4].ups_tap_inst_n_7 ,\genblk5[4].ups_tap_inst_n_8 ,\genblk5[4].ups_tap_inst_n_9 ,\genblk5[4].ups_tap_inst_n_10 ,\genblk5[4].ups_tap_inst_n_11 ,\genblk5[4].ups_tap_inst_n_12 ,\genblk5[4].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[5]_93 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\ups_sum_con[4]_92 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk5[3].ups_tap_inst_n_0 ,\genblk5[3].ups_tap_inst_n_1 ,\genblk5[3].ups_tap_inst_n_2 ,\genblk5[3].ups_tap_inst_n_3 ,\genblk5[3].ups_tap_inst_n_4 ,\genblk5[3].ups_tap_inst_n_5 ,\genblk5[3].ups_tap_inst_n_6 ,\genblk5[3].ups_tap_inst_n_7 ,\genblk5[3].ups_tap_inst_n_8 ,\genblk5[3].ups_tap_inst_n_9 ,\genblk5[3].ups_tap_inst_n_10 ,\genblk5[3].ups_tap_inst_n_11 ,\genblk5[3].ups_tap_inst_n_12 ,\genblk5[3].ups_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_131 \genblk5[5].ups_tap_inst 
       (.A(\ups_coef_crr[5]_118 ),
        .B({\genblk5[4].ups_tap_inst_n_0 ,\genblk5[4].ups_tap_inst_n_1 ,\genblk5[4].ups_tap_inst_n_2 ,\genblk5[4].ups_tap_inst_n_3 ,\genblk5[4].ups_tap_inst_n_4 ,\genblk5[4].ups_tap_inst_n_5 ,\genblk5[4].ups_tap_inst_n_6 ,\genblk5[4].ups_tap_inst_n_7 ,\genblk5[4].ups_tap_inst_n_8 ,\genblk5[4].ups_tap_inst_n_9 ,\genblk5[4].ups_tap_inst_n_10 ,\genblk5[4].ups_tap_inst_n_11 ,\genblk5[4].ups_tap_inst_n_12 ,\genblk5[4].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[6]_94 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk5[5].ups_tap_inst_n_0 ,\genblk5[5].ups_tap_inst_n_1 ,\genblk5[5].ups_tap_inst_n_2 ,\genblk5[5].ups_tap_inst_n_3 ,\genblk5[5].ups_tap_inst_n_4 ,\genblk5[5].ups_tap_inst_n_5 ,\genblk5[5].ups_tap_inst_n_6 ,\genblk5[5].ups_tap_inst_n_7 ,\genblk5[5].ups_tap_inst_n_8 ,\genblk5[5].ups_tap_inst_n_9 ,\genblk5[5].ups_tap_inst_n_10 ,\genblk5[5].ups_tap_inst_n_11 ,\genblk5[5].ups_tap_inst_n_12 ,\genblk5[5].ups_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\ups_sum_con[5]_93 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_132 \genblk5[6].ups_tap_inst 
       (.A(\ups_coef_crr[6]_119 ),
        .B({\genblk5[6].ups_tap_inst_n_0 ,\genblk5[6].ups_tap_inst_n_1 ,\genblk5[6].ups_tap_inst_n_2 ,\genblk5[6].ups_tap_inst_n_3 ,\genblk5[6].ups_tap_inst_n_4 ,\genblk5[6].ups_tap_inst_n_5 ,\genblk5[6].ups_tap_inst_n_6 ,\genblk5[6].ups_tap_inst_n_7 ,\genblk5[6].ups_tap_inst_n_8 ,\genblk5[6].ups_tap_inst_n_9 ,\genblk5[6].ups_tap_inst_n_10 ,\genblk5[6].ups_tap_inst_n_11 ,\genblk5[6].ups_tap_inst_n_12 ,\genblk5[6].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[7]_95 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\ups_sum_con[6]_94 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk5[5].ups_tap_inst_n_0 ,\genblk5[5].ups_tap_inst_n_1 ,\genblk5[5].ups_tap_inst_n_2 ,\genblk5[5].ups_tap_inst_n_3 ,\genblk5[5].ups_tap_inst_n_4 ,\genblk5[5].ups_tap_inst_n_5 ,\genblk5[5].ups_tap_inst_n_6 ,\genblk5[5].ups_tap_inst_n_7 ,\genblk5[5].ups_tap_inst_n_8 ,\genblk5[5].ups_tap_inst_n_9 ,\genblk5[5].ups_tap_inst_n_10 ,\genblk5[5].ups_tap_inst_n_11 ,\genblk5[5].ups_tap_inst_n_12 ,\genblk5[5].ups_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_133 \genblk5[7].ups_tap_inst 
       (.A(\ups_coef_crr[7]_120 ),
        .B({\genblk5[6].ups_tap_inst_n_0 ,\genblk5[6].ups_tap_inst_n_1 ,\genblk5[6].ups_tap_inst_n_2 ,\genblk5[6].ups_tap_inst_n_3 ,\genblk5[6].ups_tap_inst_n_4 ,\genblk5[6].ups_tap_inst_n_5 ,\genblk5[6].ups_tap_inst_n_6 ,\genblk5[6].ups_tap_inst_n_7 ,\genblk5[6].ups_tap_inst_n_8 ,\genblk5[6].ups_tap_inst_n_9 ,\genblk5[6].ups_tap_inst_n_10 ,\genblk5[6].ups_tap_inst_n_11 ,\genblk5[6].ups_tap_inst_n_12 ,\genblk5[6].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[8]_96 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk5[7].ups_tap_inst_n_0 ,\genblk5[7].ups_tap_inst_n_1 ,\genblk5[7].ups_tap_inst_n_2 ,\genblk5[7].ups_tap_inst_n_3 ,\genblk5[7].ups_tap_inst_n_4 ,\genblk5[7].ups_tap_inst_n_5 ,\genblk5[7].ups_tap_inst_n_6 ,\genblk5[7].ups_tap_inst_n_7 ,\genblk5[7].ups_tap_inst_n_8 ,\genblk5[7].ups_tap_inst_n_9 ,\genblk5[7].ups_tap_inst_n_10 ,\genblk5[7].ups_tap_inst_n_11 ,\genblk5[7].ups_tap_inst_n_12 ,\genblk5[7].ups_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\ups_sum_con[7]_95 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_firtap_134 \genblk5[8].ups_tap_inst 
       (.A(\ups_coef_crr[8]_121 ),
        .B({\genblk5[8].ups_tap_inst_n_0 ,\genblk5[8].ups_tap_inst_n_1 ,\genblk5[8].ups_tap_inst_n_2 ,\genblk5[8].ups_tap_inst_n_3 ,\genblk5[8].ups_tap_inst_n_4 ,\genblk5[8].ups_tap_inst_n_5 ,\genblk5[8].ups_tap_inst_n_6 ,\genblk5[8].ups_tap_inst_n_7 ,\genblk5[8].ups_tap_inst_n_8 ,\genblk5[8].ups_tap_inst_n_9 ,\genblk5[8].ups_tap_inst_n_10 ,\genblk5[8].ups_tap_inst_n_11 ,\genblk5[8].ups_tap_inst_n_12 ,\genblk5[8].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[9]_97 ),
        .\dsp_bl.dsp_bl.DSP48E_BL (\ups_sum_con[8]_96 ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] ({\genblk5[7].ups_tap_inst_n_0 ,\genblk5[7].ups_tap_inst_n_1 ,\genblk5[7].ups_tap_inst_n_2 ,\genblk5[7].ups_tap_inst_n_3 ,\genblk5[7].ups_tap_inst_n_4 ,\genblk5[7].ups_tap_inst_n_5 ,\genblk5[7].ups_tap_inst_n_6 ,\genblk5[7].ups_tap_inst_n_7 ,\genblk5[7].ups_tap_inst_n_8 ,\genblk5[7].ups_tap_inst_n_9 ,\genblk5[7].ups_tap_inst_n_10 ,\genblk5[7].ups_tap_inst_n_11 ,\genblk5[7].ups_tap_inst_n_12 ,\genblk5[7].ups_tap_inst_n_13 }));
  fir_design_firN_IP_0_0_firtap_135 \genblk5[9].ups_tap_inst 
       (.A(\ups_coef_crr[9]_122 ),
        .B({\genblk5[8].ups_tap_inst_n_0 ,\genblk5[8].ups_tap_inst_n_1 ,\genblk5[8].ups_tap_inst_n_2 ,\genblk5[8].ups_tap_inst_n_3 ,\genblk5[8].ups_tap_inst_n_4 ,\genblk5[8].ups_tap_inst_n_5 ,\genblk5[8].ups_tap_inst_n_6 ,\genblk5[8].ups_tap_inst_n_7 ,\genblk5[8].ups_tap_inst_n_8 ,\genblk5[8].ups_tap_inst_n_9 ,\genblk5[8].ups_tap_inst_n_10 ,\genblk5[8].ups_tap_inst_n_11 ,\genblk5[8].ups_tap_inst_n_12 ,\genblk5[8].ups_tap_inst_n_13 }),
        .P(\ups_sum_con[9]_97 ),
        .\dsp_bl.dsp_bl.DSP48E_BL ({\genblk5[9].ups_tap_inst_n_0 ,\genblk5[9].ups_tap_inst_n_1 ,\genblk5[9].ups_tap_inst_n_2 ,\genblk5[9].ups_tap_inst_n_3 ,\genblk5[9].ups_tap_inst_n_4 ,\genblk5[9].ups_tap_inst_n_5 ,\genblk5[9].ups_tap_inst_n_6 ,\genblk5[9].ups_tap_inst_n_7 ,\genblk5[9].ups_tap_inst_n_8 ,\genblk5[9].ups_tap_inst_n_9 ,\genblk5[9].ups_tap_inst_n_10 ,\genblk5[9].ups_tap_inst_n_11 ,\genblk5[9].ups_tap_inst_n_12 ,\genblk5[9].ups_tap_inst_n_13 }),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\ups_sum_con[10]_98 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_coef_multplx_136 \genblk6[0].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[0]_113 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q(flt_count),
        .fir_clk(fir_clk),
        .\fir_coef_datain_reg[24] ({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[0] (\ups_bram_en_reg_n_0_[0] ));
  fir_design_firN_IP_0_0_coef_multplx_137 \genblk6[10].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[10]_123 ),
        .ADDRARDADDR(\ups_coef_count_con[10]_189 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[0][6] (\ups_coef_count_con[11]_190 ),
        .\ups_bram_en_reg[10] (\ups_bram_en_reg_n_0_[10] ));
  fir_design_firN_IP_0_0_coef_multplx_138 \genblk6[11].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[11]_124 ),
        .ADDRARDADDR(\ups_coef_count_con[12]_191 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\ups_coef_count_con[11]_190 ),
        .\ups_bram_en_reg[11] (\ups_bram_en_reg_n_0_[11] ));
  fir_design_firN_IP_0_0_coef_multplx_139 \genblk6[12].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[12]_125 ),
        .ADDRARDADDR(\ups_coef_count_con[12]_191 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[0][6] (\ups_coef_count_con[13]_192 ),
        .\ups_bram_en_reg[12] (\ups_bram_en_reg_n_0_[12] ));
  fir_design_firN_IP_0_0_coef_multplx_140 \genblk6[13].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[13]_126 ),
        .ADDRARDADDR(\ups_coef_count_con[14]_193 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\ups_coef_count_con[13]_192 ),
        .\ups_bram_en_reg[13] (\ups_bram_en_reg_n_0_[13] ));
  fir_design_firN_IP_0_0_coef_multplx_141 \genblk6[14].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[14]_127 ),
        .ADDRARDADDR(\ups_coef_count_con[14]_193 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[0][6] (\ups_coef_count_con[15]_194 ),
        .\ups_bram_en_reg[14] (\ups_bram_en_reg_n_0_[14] ));
  fir_design_firN_IP_0_0_coef_multplx_142 \genblk6[15].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[15]_128 ),
        .ADDRARDADDR(\ups_coef_count_con[16]_195 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\ups_coef_count_con[15]_194 ),
        .\ups_bram_en_reg[15] (\ups_bram_en_reg_n_0_[15] ));
  fir_design_firN_IP_0_0_coef_multplx_143 \genblk6[16].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[16]_103 ),
        .ADDRARDADDR(\ups_coef_count_con[16]_195 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[0][6] (\ups_coef_count_con[17]_196 ),
        .\ups_bram_en_reg[16] (\ups_bram_en_reg_n_0_[16] ));
  fir_design_firN_IP_0_0_coef_multplx_144 \genblk6[17].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[17]_102 ),
        .ADDRARDADDR(\ups_coef_count_con[18]_197 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\ups_coef_count_con[17]_196 ),
        .\ups_bram_en_reg[17] (\ups_bram_en_reg_n_0_[17] ));
  fir_design_firN_IP_0_0_coef_multplx_145 \genblk6[18].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[18]_101 ),
        .ADDRARDADDR(\ups_coef_count_con[18]_197 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 (\ups_coef_count_con[19]_198 ),
        .s00_axi_aclk(s00_axi_aclk),
        .\ups_bram_en_reg[18] (\ups_bram_en_reg_n_0_[18] ));
  fir_design_firN_IP_0_0_coef_multplx_146 \genblk6[19].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[19]_100 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\ups_coef_count_con[19]_198 ),
        .\ups_bram_en_reg[19] (\ups_bram_en_reg_n_0_[19] ));
  fir_design_firN_IP_0_0_coef_multplx_147 \genblk6[1].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[1]_114 ),
        .ADDRARDADDR(fir_sample_count),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .fir_sum_count(fir_sum_count),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[0][6] (\ups_coef_count_con[2]_181 ),
        .\ups_bram_en_reg[1] (\ups_bram_en_reg_n_0_[1] ));
  fir_design_firN_IP_0_0_coef_multplx_148 \genblk6[2].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[2]_115 ),
        .ADDRARDADDR(\ups_coef_count_con[3]_182 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\ups_coef_count_con[2]_181 ),
        .\ups_bram_en_reg[2] (\ups_bram_en_reg_n_0_[2] ));
  fir_design_firN_IP_0_0_coef_multplx_149 \genblk6[3].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[3]_116 ),
        .ADDRARDADDR(\ups_coef_count_con[3]_182 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[0][6] (\ups_coef_count_con[4]_183 ),
        .\ups_bram_en_reg[3] (\ups_bram_en_reg_n_0_[3] ));
  fir_design_firN_IP_0_0_coef_multplx_150 \genblk6[4].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[4]_117 ),
        .ADDRARDADDR(\ups_coef_count_con[5]_184 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\ups_coef_count_con[4]_183 ),
        .\ups_bram_en_reg[4] (\ups_bram_en_reg_n_0_[4] ));
  fir_design_firN_IP_0_0_coef_multplx_151 \genblk6[5].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[5]_118 ),
        .ADDRARDADDR(\ups_coef_count_con[5]_184 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[0][6] (\ups_coef_count_con[6]_185 ),
        .\ups_bram_en_reg[5] (\ups_bram_en_reg_n_0_[5] ));
  fir_design_firN_IP_0_0_coef_multplx_152 \genblk6[6].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[6]_119 ),
        .ADDRARDADDR(\ups_coef_count_con[7]_186 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\ups_coef_count_con[6]_185 ),
        .\ups_bram_en_reg[6] (\ups_bram_en_reg_n_0_[6] ));
  fir_design_firN_IP_0_0_coef_multplx_153 \genblk6[7].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[7]_120 ),
        .ADDRARDADDR(\ups_coef_count_con[7]_186 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[0][6] (\ups_coef_count_con[8]_187 ),
        .\ups_bram_en_reg[7] (\ups_bram_en_reg_n_0_[7] ));
  fir_design_firN_IP_0_0_coef_multplx_154 \genblk6[8].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[8]_121 ),
        .ADDRARDADDR(\ups_coef_count_con[9]_188 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[1][6] (\ups_coef_count_con[8]_187 ),
        .\ups_bram_en_reg[8] (\ups_bram_en_reg_n_0_[8] ));
  fir_design_firN_IP_0_0_coef_multplx_155 \genblk6[9].ups_coef_multplx_inst 
       (.A(\ups_coef_crr[9]_122 ),
        .ADDRARDADDR(\ups_coef_count_con[9]_188 ),
        .ADDRBWRADDR({\axi_bram_addr_reg[8]_rep_n_0 ,\axi_bram_addr_reg[7]_rep_n_0 ,\axi_bram_addr_reg[6]_rep_n_0 ,\axi_bram_addr_reg[5]_rep_n_0 ,\axi_bram_addr_reg[4]_rep_n_0 ,\axi_bram_addr_reg[3]_rep_n_0 ,\axi_bram_addr_reg[2]_rep_n_0 ,\axi_bram_addr_reg[1]_rep_n_0 ,\axi_bram_addr_reg[0]_rep_n_0 }),
        .Q({\fir_coef_datain_reg_n_0_[24] ,\fir_coef_datain_reg_n_0_[23] ,\fir_coef_datain_reg_n_0_[22] ,\fir_coef_datain_reg_n_0_[21] ,\fir_coef_datain_reg_n_0_[20] ,\fir_coef_datain_reg_n_0_[19] ,\fir_coef_datain_reg_n_0_[18] ,\fir_coef_datain_reg_n_0_[17] ,\fir_coef_datain_reg_n_0_[16] ,\fir_coef_datain_reg_n_0_[15] ,\fir_coef_datain_reg_n_0_[14] ,\fir_coef_datain_reg_n_0_[13] ,\fir_coef_datain_reg_n_0_[12] ,\fir_coef_datain_reg_n_0_[11] ,\fir_coef_datain_reg_n_0_[10] ,\fir_coef_datain_reg_n_0_[9] ,\fir_coef_datain_reg_n_0_[8] ,\fir_coef_datain_reg_n_0_[7] ,\fir_coef_datain_reg_n_0_[6] ,\fir_coef_datain_reg_n_0_[5] ,\fir_coef_datain_reg_n_0_[4] ,\fir_coef_datain_reg_n_0_[3] ,\fir_coef_datain_reg_n_0_[2] ,\fir_coef_datain_reg_n_0_[1] ,\fir_coef_datain_reg_n_0_[0] }),
        .fir_clk(fir_clk),
        .s00_axi_aclk(s00_axi_aclk),
        .\shift_reg[0][6] (\ups_coef_count_con[10]_189 ),
        .\ups_bram_en_reg[9] (\ups_bram_en_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \ups_bram_en[0]_i_1 
       (.I0(axi_dsp_addr[3]),
        .I1(axi_dsp_addr[2]),
        .I2(axi_dsp_addr[1]),
        .I3(\ups_bram_en[14]_i_2_n_0 ),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[0] ),
        .O(\ups_bram_en[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    \ups_bram_en[10]_i_1 
       (.I0(\ups_bram_en[14]_i_2_n_0 ),
        .I1(axi_dsp_addr[3]),
        .I2(axi_dsp_addr[1]),
        .I3(axi_dsp_addr[2]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[10] ),
        .O(\ups_bram_en[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800080)) 
    \ups_bram_en[11]_i_1 
       (.I0(\ups_bram_en[15]_i_2_n_0 ),
        .I1(axi_dsp_addr[3]),
        .I2(axi_dsp_addr[1]),
        .I3(axi_dsp_addr[2]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[11] ),
        .O(\ups_bram_en[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \ups_bram_en[12]_i_1 
       (.I0(\ups_bram_en[14]_i_2_n_0 ),
        .I1(axi_dsp_addr[1]),
        .I2(axi_dsp_addr[3]),
        .I3(axi_dsp_addr[2]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[12] ),
        .O(\ups_bram_en[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \ups_bram_en[13]_i_1 
       (.I0(\ups_bram_en[15]_i_2_n_0 ),
        .I1(axi_dsp_addr[1]),
        .I2(axi_dsp_addr[3]),
        .I3(axi_dsp_addr[2]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[13] ),
        .O(\ups_bram_en[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \ups_bram_en[14]_i_1 
       (.I0(\ups_bram_en[14]_i_2_n_0 ),
        .I1(axi_dsp_addr[3]),
        .I2(axi_dsp_addr[1]),
        .I3(axi_dsp_addr[2]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[14] ),
        .O(\ups_bram_en[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \ups_bram_en[14]_i_2 
       (.I0(\axi_switches[7]_i_3_n_0 ),
        .I1(axi_dsp_addr[0]),
        .I2(axi_dsp_addr[8]),
        .O(\ups_bram_en[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \ups_bram_en[15]_i_1 
       (.I0(\ups_bram_en[15]_i_2_n_0 ),
        .I1(axi_dsp_addr[3]),
        .I2(axi_dsp_addr[1]),
        .I3(axi_dsp_addr[2]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[15] ),
        .O(\ups_bram_en[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ups_bram_en[15]_i_2 
       (.I0(\axi_switches[7]_i_3_n_0 ),
        .I1(axi_dsp_addr[8]),
        .I2(axi_dsp_addr[0]),
        .O(\ups_bram_en[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \ups_bram_en[16]_i_1 
       (.I0(\ups_bram_en[19]_i_2_n_0 ),
        .I1(\ups_bram_en[17]_i_2_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[8]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[16] ),
        .O(\ups_bram_en[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \ups_bram_en[17]_i_1 
       (.I0(\ups_bram_en[19]_i_2_n_0 ),
        .I1(\ups_bram_en[17]_i_2_n_0 ),
        .I2(axi_dsp_addr[8]),
        .I3(axi_dsp_addr[0]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[17] ),
        .O(\ups_bram_en[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ups_bram_en[17]_i_2 
       (.I0(axi_dsp_addr[3]),
        .I1(axi_dsp_addr[2]),
        .I2(axi_dsp_addr[1]),
        .O(\ups_bram_en[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0800FFFF08000800)) 
    \ups_bram_en[18]_i_1 
       (.I0(\ups_bram_en[19]_i_2_n_0 ),
        .I1(\ups_bram_en[19]_i_3_n_0 ),
        .I2(axi_dsp_addr[0]),
        .I3(axi_dsp_addr[8]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[18] ),
        .O(\ups_bram_en[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8000FFFF80008000)) 
    \ups_bram_en[19]_i_1 
       (.I0(\ups_bram_en[19]_i_2_n_0 ),
        .I1(\ups_bram_en[19]_i_3_n_0 ),
        .I2(axi_dsp_addr[8]),
        .I3(axi_dsp_addr[0]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[19] ),
        .O(\ups_bram_en[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ups_bram_en[19]_i_2 
       (.I0(\fir_bram_en[17]_i_4_n_0 ),
        .I1(dbg_axi_write_address0),
        .O(\ups_bram_en[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \ups_bram_en[19]_i_3 
       (.I0(axi_dsp_addr[3]),
        .I1(axi_dsp_addr[2]),
        .I2(axi_dsp_addr[1]),
        .O(\ups_bram_en[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0100FFFF01000100)) 
    \ups_bram_en[1]_i_1 
       (.I0(axi_dsp_addr[3]),
        .I1(axi_dsp_addr[2]),
        .I2(axi_dsp_addr[1]),
        .I3(\ups_bram_en[15]_i_2_n_0 ),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[1] ),
        .O(\ups_bram_en[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \ups_bram_en[2]_i_1 
       (.I0(axi_dsp_addr[3]),
        .I1(axi_dsp_addr[2]),
        .I2(axi_dsp_addr[1]),
        .I3(\ups_bram_en[14]_i_2_n_0 ),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[2] ),
        .O(\ups_bram_en[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1000FFFF10001000)) 
    \ups_bram_en[3]_i_1 
       (.I0(axi_dsp_addr[3]),
        .I1(axi_dsp_addr[2]),
        .I2(axi_dsp_addr[1]),
        .I3(\ups_bram_en[15]_i_2_n_0 ),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[3] ),
        .O(\ups_bram_en[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \ups_bram_en[4]_i_1 
       (.I0(axi_dsp_addr[3]),
        .I1(axi_dsp_addr[2]),
        .I2(axi_dsp_addr[1]),
        .I3(\ups_bram_en[14]_i_2_n_0 ),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[4] ),
        .O(\ups_bram_en[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400FFFF04000400)) 
    \ups_bram_en[5]_i_1 
       (.I0(axi_dsp_addr[3]),
        .I1(axi_dsp_addr[2]),
        .I2(axi_dsp_addr[1]),
        .I3(\ups_bram_en[15]_i_2_n_0 ),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[5] ),
        .O(\ups_bram_en[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \ups_bram_en[6]_i_1 
       (.I0(\ups_bram_en[14]_i_2_n_0 ),
        .I1(axi_dsp_addr[3]),
        .I2(axi_dsp_addr[2]),
        .I3(axi_dsp_addr[1]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[6] ),
        .O(\ups_bram_en[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2000FFFF20002000)) 
    \ups_bram_en[7]_i_1 
       (.I0(\ups_bram_en[15]_i_2_n_0 ),
        .I1(axi_dsp_addr[3]),
        .I2(axi_dsp_addr[2]),
        .I3(axi_dsp_addr[1]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[7] ),
        .O(\ups_bram_en[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \ups_bram_en[8]_i_1 
       (.I0(\ups_bram_en[14]_i_2_n_0 ),
        .I1(axi_dsp_addr[1]),
        .I2(axi_dsp_addr[3]),
        .I3(axi_dsp_addr[2]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[8] ),
        .O(\ups_bram_en[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0020FFFF00200020)) 
    \ups_bram_en[9]_i_1 
       (.I0(\ups_bram_en[15]_i_2_n_0 ),
        .I1(axi_dsp_addr[1]),
        .I2(axi_dsp_addr[3]),
        .I3(axi_dsp_addr[2]),
        .I4(\fir_bram_en[17]_i_2_n_0 ),
        .I5(\ups_bram_en_reg_n_0_[9] ),
        .O(\ups_bram_en[9]_i_1_n_0 ));
  FDRE \ups_bram_en_reg[0] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[0]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[10] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[10]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[11] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[11]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[12] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[12]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[13] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[13]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[14] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[14]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[15] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[15]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[16] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[16]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[17] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[17]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[18] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[18]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[19] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[19]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[1] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[1]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[2] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[2]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[3] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[3]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[4] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[4]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[5] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[5]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[6] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[6]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[7] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[7]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[8] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[8]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \ups_bram_en_reg[9] 
       (.C(s00_axi_aclk),
        .CE(1'b1),
        .D(\ups_bram_en[9]_i_1_n_0 ),
        .Q(\ups_bram_en_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0001)) 
    \ups_in[13]_i_1 
       (.I0(ups_sample_count_shift_n_6),
        .I1(ups_sample_count_shift_n_4),
        .I2(ups_sample_count_shift_n_5),
        .I3(\ups_in[13]_i_2_n_0 ),
        .O(ups_in__0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \ups_in[13]_i_2 
       (.I0(ups_sample_count_shift_n_2),
        .I1(ups_sample_count_shift_n_3),
        .I2(ups_sample_count_shift_n_0),
        .I3(ups_sample_count_shift_n_1),
        .O(\ups_in[13]_i_2_n_0 ));
  FDRE \ups_in_reg[0] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[0]),
        .Q(\ups_in_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \ups_in_reg[10] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[10]),
        .Q(\ups_in_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \ups_in_reg[11] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[11]),
        .Q(\ups_in_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \ups_in_reg[12] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[12]),
        .Q(\ups_in_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \ups_in_reg[13] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[13]),
        .Q(\ups_in_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \ups_in_reg[1] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[1]),
        .Q(\ups_in_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \ups_in_reg[2] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[2]),
        .Q(\ups_in_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \ups_in_reg[3] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[3]),
        .Q(\ups_in_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \ups_in_reg[4] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[4]),
        .Q(\ups_in_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \ups_in_reg[5] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[5]),
        .Q(\ups_in_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \ups_in_reg[6] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[6]),
        .Q(\ups_in_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \ups_in_reg[7] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[7]),
        .Q(\ups_in_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \ups_in_reg[8] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[8]),
        .Q(\ups_in_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \ups_in_reg[9] 
       (.C(fir_clk),
        .CE(ups_in__0),
        .D(p_0_in[9]),
        .Q(\ups_in_reg_n_0_[9] ),
        .R(1'b0));
  fir_design_firN_IP_0_0_shiftby__parameterized5_156 ups_sample_count_shift
       (.Q(flt_count),
        .fir_clk(fir_clk),
        .\shift_reg[1][0] (ups_sample_count_shift_n_0),
        .\shift_reg[1][1] (ups_sample_count_shift_n_1),
        .\shift_reg[1][2] (ups_sample_count_shift_n_2),
        .\shift_reg[1][3] (ups_sample_count_shift_n_3),
        .\shift_reg[1][4] (ups_sample_count_shift_n_4),
        .\shift_reg[1][5] (ups_sample_count_shift_n_5),
        .\shift_reg[1][6] (ups_sample_count_shift_n_6));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap
   (B,
    P,
    Q,
    fir_clk,
    A);
  output [13:0]B;
  output [37:0]P;
  input [13:0]Q;
  input fir_clk;
  input [24:0]A;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]Q;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_423 macc_inst
       (.A(A),
        .P(P),
        .Q(Q),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_424 shiftX
       (.B(B),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_0
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_421 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_422 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_1
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_419 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_420 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_10
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_402 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_403 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_11
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_400 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_401 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_116
   (B,
    P,
    Q,
    fir_clk,
    A);
  output [13:0]B;
  output [37:0]P;
  input [13:0]Q;
  input fir_clk;
  input [24:0]A;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]Q;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_229 macc_inst
       (.A(A),
        .P(P),
        .Q(Q),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_230 shiftX
       (.B(B),
        .Q(Q),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_117
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_227 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_228 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_118
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_225 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_226 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_119
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_223 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_224 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_12
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_398 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_399 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_120
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_221 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_222 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_121
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_219 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_220 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_122
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_217 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_218 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_123
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_215 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_216 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_124
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_213 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_214 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_125
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_211 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_212 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_126
   (fir_out,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    P,
    fir_in,
    Q);
  output [13:0]fir_out;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]P;
  input [13:0]fir_in;
  input [0:0]Q;

  wire [24:0]A;
  wire [37:0]P;
  wire [0:0]Q;
  wire fir_clk;
  wire [13:0]fir_in;
  wire [13:0]fir_out;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_210 macc_inst
       (.A(A),
        .P(P),
        .Q(Q),
        .fir_clk(fir_clk),
        .fir_in(fir_in),
        .fir_out(fir_out),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_127
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_208 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_209 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_128
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_206 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_207 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_129
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_204 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_205 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_13
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_396 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_397 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_130
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_202 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_203 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_131
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_200 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_201 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_132
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_198 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_199 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_133
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_196 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_197 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_134
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_194 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_195 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_135
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    \dsp_bl.dsp_bl.DSP48E_BL_0 ,
    B,
    fir_clk,
    A,
    P);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]P;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_14
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_394 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_395 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_15
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_392 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_393 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_16
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_390 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_391 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_17
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_388 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_389 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_18
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    \dsp_bl.dsp_bl.DSP48E_BL_0 ,
    B,
    fir_clk,
    A,
    P);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]P;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_386 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_387 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_2
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_417 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_418 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_3
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_415 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_416 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_38
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    C);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]C;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]C;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_363 macc_inst
       (.A(A),
        .B(B),
        .C(C),
        .P(P),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_364 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_39
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_361 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_362 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_4
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_413 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_414 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_40
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_359 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_360 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_41
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_357 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_358 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_42
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_355 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_356 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_43
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_353 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_354 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_44
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_351 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_352 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_45
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_349 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_350 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_46
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_347 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_348 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_47
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_345 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_346 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_48
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_343 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_344 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_49
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_341 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_342 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_5
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_411 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_412 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_50
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_339 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_340 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_51
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_337 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_338 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_52
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_335 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_336 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_53
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_333 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_334 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_54
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_331 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_332 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_55
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_329 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_330 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_56
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_327 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_328 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_57
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_325 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_326 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_58
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_323 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_324 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_59
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_321 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_322 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_6
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_409 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_410 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_60
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_319 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_320 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_61
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_317 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_318 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_62
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_315 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_316 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_63
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_313 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_314 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_64
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_311 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_312 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_65
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_309 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_310 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_66
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_307 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_308 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_67
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_305 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_306 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_68
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_303 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_304 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_69
   (\shift_reg[22][13] ,
    \shift_reg[22][12] ,
    \shift_reg[22][11] ,
    \shift_reg[22][10] ,
    \shift_reg[22][9] ,
    \shift_reg[22][8] ,
    \shift_reg[22][7] ,
    \shift_reg[22][6] ,
    \shift_reg[22][5] ,
    \shift_reg[22][4] ,
    \shift_reg[22][3] ,
    \shift_reg[22][2] ,
    \shift_reg[22][1] ,
    \shift_reg[22][0] ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output \shift_reg[22][13] ;
  output \shift_reg[22][12] ;
  output \shift_reg[22][11] ;
  output \shift_reg[22][10] ;
  output \shift_reg[22][9] ;
  output \shift_reg[22][8] ;
  output \shift_reg[22][7] ;
  output \shift_reg[22][6] ;
  output \shift_reg[22][5] ;
  output \shift_reg[22][4] ;
  output \shift_reg[22][3] ;
  output \shift_reg[22][2] ;
  output \shift_reg[22][1] ;
  output \shift_reg[22][0] ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[22][0] ;
  wire \shift_reg[22][10] ;
  wire \shift_reg[22][11] ;
  wire \shift_reg[22][12] ;
  wire \shift_reg[22][13] ;
  wire \shift_reg[22][1] ;
  wire \shift_reg[22][2] ;
  wire \shift_reg[22][3] ;
  wire \shift_reg[22][4] ;
  wire \shift_reg[22][5] ;
  wire \shift_reg[22][6] ;
  wire \shift_reg[22][7] ;
  wire \shift_reg[22][8] ;
  wire \shift_reg[22][9] ;

  fir_design_firN_IP_0_0_MACC_MACRO_301 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_302 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[22][0] (\shift_reg[22][0] ),
        .\shift_reg[22][10] (\shift_reg[22][10] ),
        .\shift_reg[22][11] (\shift_reg[22][11] ),
        .\shift_reg[22][12] (\shift_reg[22][12] ),
        .\shift_reg[22][13] (\shift_reg[22][13] ),
        .\shift_reg[22][1] (\shift_reg[22][1] ),
        .\shift_reg[22][2] (\shift_reg[22][2] ),
        .\shift_reg[22][3] (\shift_reg[22][3] ),
        .\shift_reg[22][4] (\shift_reg[22][4] ),
        .\shift_reg[22][5] (\shift_reg[22][5] ),
        .\shift_reg[22][6] (\shift_reg[22][6] ),
        .\shift_reg[22][7] (\shift_reg[22][7] ),
        .\shift_reg[22][8] (\shift_reg[22][8] ),
        .\shift_reg[22][9] (\shift_reg[22][9] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_7
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_407 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_408 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_70
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_299 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_300 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_71
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_297 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_298 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_72
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_295 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_296 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_73
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_293 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_294 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_74
   (B,
    P,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL );
  output [13:0]B;
  output [37:0]P;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_291 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_292 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_75
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_289 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_290 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_76
   (B,
    \dsp_bl.dsp_bl.DSP48E_BL ,
    \shift_reg[101][13] ,
    fir_clk,
    A,
    P);
  output [13:0]B;
  output [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]\shift_reg[101][13] ;
  input fir_clk;
  input [24:0]A;
  input [37:0]P;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_287 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
  fir_design_firN_IP_0_0_shiftby_288 shiftX
       (.B(B),
        .fir_clk(fir_clk),
        .\shift_reg[101][13]_0 (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_8
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    P,
    B,
    fir_clk,
    A,
    \dsp_bl.dsp_bl.DSP48E_BL_0 );
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  output [37:0]P;
  input [13:0]B;
  input fir_clk;
  input [24:0]A;
  input [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;

  wire [24:0]A;
  wire [13:0]B;
  wire [37:0]P;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire fir_clk;

  fir_design_firN_IP_0_0_MACC_MACRO_405 macc_inst
       (.A(A),
        .B(B),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .fir_clk(fir_clk));
  fir_design_firN_IP_0_0_shiftby_406 shiftX
       (.B(B),
        .\dsp_bl.dsp_bl.DSP48E_BL (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk));
endmodule

(* ORIG_REF_NAME = "firtap" *) 
module fir_design_firN_IP_0_0_firtap_9
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    fir_clk,
    \shift_reg[101][13] ,
    A,
    P);
  output [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input fir_clk;
  input [13:0]\shift_reg[101][13] ;
  input [24:0]A;
  input [37:0]P;

  wire [24:0]A;
  wire [37:0]P;
  wire [37:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire [13:0]\shift_reg[101][13] ;

  fir_design_firN_IP_0_0_MACC_MACRO_404 macc_inst
       (.A(A),
        .P(P),
        .\dsp_bl.dsp_bl.DSP48E_BL_0 (\dsp_bl.dsp_bl.DSP48E_BL ),
        .fir_clk(fir_clk),
        .\shift_reg[101][13] (\shift_reg[101][13] ));
endmodule

(* ORIG_REF_NAME = "loop_multplx" *) 
module fir_design_firN_IP_0_0_loop_multplx
   (dws_endacc_loop,
    D,
    P);
  output [37:0]dws_endacc_loop;
  input [6:0]D;
  input [37:0]P;

  wire [6:0]D;
  wire [37:0]P;
  wire \dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ;
  wire [37:0]dws_endacc_loop;

  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_1 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[7]),
        .O(dws_endacc_loop[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_10 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[36]),
        .O(dws_endacc_loop[36]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_11 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[35]),
        .O(dws_endacc_loop[35]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_12 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[34]),
        .O(dws_endacc_loop[34]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_13 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[33]),
        .O(dws_endacc_loop[33]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_14 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[32]),
        .O(dws_endacc_loop[32]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_15 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[31]),
        .O(dws_endacc_loop[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_16 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[30]),
        .O(dws_endacc_loop[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_17 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[29]),
        .O(dws_endacc_loop[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_18 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[28]),
        .O(dws_endacc_loop[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_19 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[27]),
        .O(dws_endacc_loop[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_2 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[6]),
        .O(dws_endacc_loop[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_20 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[26]),
        .O(dws_endacc_loop[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_21 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[25]),
        .O(dws_endacc_loop[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_22 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[24]),
        .O(dws_endacc_loop[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_23 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[23]),
        .O(dws_endacc_loop[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_24 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[22]),
        .O(dws_endacc_loop[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_25 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[21]),
        .O(dws_endacc_loop[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_26 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[20]),
        .O(dws_endacc_loop[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_27 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[19]),
        .O(dws_endacc_loop[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_28 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[18]),
        .O(dws_endacc_loop[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_29 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[17]),
        .O(dws_endacc_loop[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_3 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[5]),
        .O(dws_endacc_loop[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_30 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[16]),
        .O(dws_endacc_loop[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_31 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[15]),
        .O(dws_endacc_loop[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_32 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[14]),
        .O(dws_endacc_loop[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_33 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[13]),
        .O(dws_endacc_loop[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_34 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[12]),
        .O(dws_endacc_loop[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_35 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[11]),
        .O(dws_endacc_loop[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_36 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[10]),
        .O(dws_endacc_loop[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_37 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[9]),
        .O(dws_endacc_loop[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_38 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[8]),
        .O(dws_endacc_loop[8]));
  LUT3 #(
    .INIT(8'hFE)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_39 
       (.I0(D[2]),
        .I1(D[0]),
        .I2(D[1]),
        .O(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_4 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[4]),
        .O(dws_endacc_loop[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_5 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[3]),
        .O(dws_endacc_loop[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_6 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[2]),
        .O(dws_endacc_loop[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_7 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[1]),
        .O(dws_endacc_loop[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_8 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[0]),
        .O(dws_endacc_loop[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_9 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[3]),
        .I3(D[5]),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_39_n_0 ),
        .I5(P[37]),
        .O(dws_endacc_loop[37]));
endmodule

(* ORIG_REF_NAME = "loop_multplx" *) 
module fir_design_firN_IP_0_0_loop_multplx__parameterized0
   (B,
    fir_sample_loopend,
    ADDRARDADDR,
    Q);
  output [13:0]B;
  input [13:0]fir_sample_loopend;
  input [6:0]ADDRARDADDR;
  input [13:0]Q;

  wire [6:0]ADDRARDADDR;
  wire [13:0]B;
  wire [13:0]Q;
  wire \dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ;
  wire [13:0]fir_sample_loopend;

  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_1 
       (.I0(fir_sample_loopend[13]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[13]),
        .O(B[13]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_10 
       (.I0(fir_sample_loopend[4]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[4]),
        .O(B[4]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_11 
       (.I0(fir_sample_loopend[3]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[3]),
        .O(B[3]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_12 
       (.I0(fir_sample_loopend[2]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[2]),
        .O(B[2]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_13 
       (.I0(fir_sample_loopend[1]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[1]),
        .O(B[1]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_14 
       (.I0(fir_sample_loopend[0]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[0]),
        .O(B[0]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_2 
       (.I0(fir_sample_loopend[12]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[12]),
        .O(B[12]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_3 
       (.I0(fir_sample_loopend[11]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[11]),
        .O(B[11]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_4 
       (.I0(fir_sample_loopend[10]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[10]),
        .O(B[10]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_5 
       (.I0(fir_sample_loopend[9]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[9]),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_53 
       (.I0(ADDRARDADDR[2]),
        .I1(ADDRARDADDR[1]),
        .I2(ADDRARDADDR[4]),
        .I3(ADDRARDADDR[3]),
        .O(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_6 
       (.I0(fir_sample_loopend[8]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[8]),
        .O(B[8]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_7 
       (.I0(fir_sample_loopend[7]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[7]),
        .O(B[7]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_8 
       (.I0(fir_sample_loopend[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[6]),
        .O(B[6]));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAA8)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_9 
       (.I0(fir_sample_loopend[5]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_53_n_0 ),
        .I2(ADDRARDADDR[0]),
        .I3(ADDRARDADDR[5]),
        .I4(ADDRARDADDR[6]),
        .I5(Q[5]),
        .O(B[5]));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_195
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_197
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_199
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_201
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_203
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_205
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_207
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_209
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_212
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_214
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_216
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_218
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_220
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_222
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_224
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_226
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_228
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_230
   (B,
    Q,
    fir_clk);
  output [13:0]B;
  input [13:0]Q;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]Q;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_288
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_290
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_292
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_294
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_296
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_298
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_300
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_302
   (\shift_reg[22][13] ,
    \shift_reg[22][12] ,
    \shift_reg[22][11] ,
    \shift_reg[22][10] ,
    \shift_reg[22][9] ,
    \shift_reg[22][8] ,
    \shift_reg[22][7] ,
    \shift_reg[22][6] ,
    \shift_reg[22][5] ,
    \shift_reg[22][4] ,
    \shift_reg[22][3] ,
    \shift_reg[22][2] ,
    \shift_reg[22][1] ,
    \shift_reg[22][0] ,
    B,
    fir_clk);
  output \shift_reg[22][13] ;
  output \shift_reg[22][12] ;
  output \shift_reg[22][11] ;
  output \shift_reg[22][10] ;
  output \shift_reg[22][9] ;
  output \shift_reg[22][8] ;
  output \shift_reg[22][7] ;
  output \shift_reg[22][6] ;
  output \shift_reg[22][5] ;
  output \shift_reg[22][4] ;
  output \shift_reg[22][3] ;
  output \shift_reg[22][2] ;
  output \shift_reg[22][1] ;
  output \shift_reg[22][0] ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[22][0] ;
  wire \shift_reg[22][10] ;
  wire \shift_reg[22][11] ;
  wire \shift_reg[22][12] ;
  wire \shift_reg[22][13] ;
  wire \shift_reg[22][1] ;
  wire \shift_reg[22][2] ;
  wire \shift_reg[22][3] ;
  wire \shift_reg[22][4] ;
  wire \shift_reg[22][5] ;
  wire \shift_reg[22][6] ;
  wire \shift_reg[22][7] ;
  wire \shift_reg[22][8] ;
  wire \shift_reg[22][9] ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][0] ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][10] ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][11] ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][12] ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][13] ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][1] ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][2] ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][3] ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][4] ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][5] ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][6] ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][7] ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][8] ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[22][9] ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_304
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_306
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_308
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_310
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_312
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_314
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_316
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_318
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_320
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_322
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_324
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_326
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_328
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_330
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_332
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_334
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_336
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_338
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_340
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_342
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_344
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_346
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_348
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_350
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_352
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_354
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_356
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_358
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_360
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_362
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_364
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_387
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_389
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_391
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_393
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_395
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_397
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_399
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_401
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_403
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_406
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_408
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_410
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_412
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_414
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_416
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_418
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_420
   (B,
    \shift_reg[101][13]_0 ,
    fir_clk);
  output [13:0]B;
  input [13:0]\shift_reg[101][13]_0 ;
  input fir_clk;

  wire [13:0]B;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire [13:0]\shift_reg[101][13]_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13]_0 [9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_422
   (\dsp_bl.dsp_bl.DSP48E_BL ,
    B,
    fir_clk);
  output [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  input [13:0]B;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]\dsp_bl.dsp_bl.DSP48E_BL ;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL [9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(B[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby_424
   (B,
    Q,
    fir_clk);
  output [13:0]B;
  input [13:0]Q;
  input fir_clk;

  wire [13:0]B;
  wire [13:0]Q;
  wire fir_clk;
  wire \shift_reg[100][0]_srl5_n_0 ;
  wire \shift_reg[100][10]_srl5_n_0 ;
  wire \shift_reg[100][11]_srl5_n_0 ;
  wire \shift_reg[100][12]_srl5_n_0 ;
  wire \shift_reg[100][13]_srl5_n_0 ;
  wire \shift_reg[100][1]_srl5_n_0 ;
  wire \shift_reg[100][2]_srl5_n_0 ;
  wire \shift_reg[100][3]_srl5_n_0 ;
  wire \shift_reg[100][4]_srl5_n_0 ;
  wire \shift_reg[100][5]_srl5_n_0 ;
  wire \shift_reg[100][6]_srl5_n_0 ;
  wire \shift_reg[100][7]_srl5_n_0 ;
  wire \shift_reg[100][8]_srl5_n_0 ;
  wire \shift_reg[100][9]_srl5_n_0 ;
  wire \shift_reg[31][0]_srl32_n_1 ;
  wire \shift_reg[31][10]_srl32_n_1 ;
  wire \shift_reg[31][11]_srl32_n_1 ;
  wire \shift_reg[31][12]_srl32_n_1 ;
  wire \shift_reg[31][13]_srl32_n_1 ;
  wire \shift_reg[31][1]_srl32_n_1 ;
  wire \shift_reg[31][2]_srl32_n_1 ;
  wire \shift_reg[31][3]_srl32_n_1 ;
  wire \shift_reg[31][4]_srl32_n_1 ;
  wire \shift_reg[31][5]_srl32_n_1 ;
  wire \shift_reg[31][6]_srl32_n_1 ;
  wire \shift_reg[31][7]_srl32_n_1 ;
  wire \shift_reg[31][8]_srl32_n_1 ;
  wire \shift_reg[31][9]_srl32_n_1 ;
  wire \shift_reg[63][0]_srl32_n_1 ;
  wire \shift_reg[63][10]_srl32_n_1 ;
  wire \shift_reg[63][11]_srl32_n_1 ;
  wire \shift_reg[63][12]_srl32_n_1 ;
  wire \shift_reg[63][13]_srl32_n_1 ;
  wire \shift_reg[63][1]_srl32_n_1 ;
  wire \shift_reg[63][2]_srl32_n_1 ;
  wire \shift_reg[63][3]_srl32_n_1 ;
  wire \shift_reg[63][4]_srl32_n_1 ;
  wire \shift_reg[63][5]_srl32_n_1 ;
  wire \shift_reg[63][6]_srl32_n_1 ;
  wire \shift_reg[63][7]_srl32_n_1 ;
  wire \shift_reg[63][8]_srl32_n_1 ;
  wire \shift_reg[63][9]_srl32_n_1 ;
  wire \shift_reg[95][0]_srl32_n_1 ;
  wire \shift_reg[95][10]_srl32_n_1 ;
  wire \shift_reg[95][11]_srl32_n_1 ;
  wire \shift_reg[95][12]_srl32_n_1 ;
  wire \shift_reg[95][13]_srl32_n_1 ;
  wire \shift_reg[95][1]_srl32_n_1 ;
  wire \shift_reg[95][2]_srl32_n_1 ;
  wire \shift_reg[95][3]_srl32_n_1 ;
  wire \shift_reg[95][4]_srl32_n_1 ;
  wire \shift_reg[95][5]_srl32_n_1 ;
  wire \shift_reg[95][6]_srl32_n_1 ;
  wire \shift_reg[95][7]_srl32_n_1 ;
  wire \shift_reg[95][8]_srl32_n_1 ;
  wire \shift_reg[95][9]_srl32_n_1 ;
  wire \NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ;
  wire \NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ;

  SRLC32E \shift_reg[100][0]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][0]_srl32_n_1 ),
        .Q(\shift_reg[100][0]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][0]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][10]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][10]_srl32_n_1 ),
        .Q(\shift_reg[100][10]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][10]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][11]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][11]_srl32_n_1 ),
        .Q(\shift_reg[100][11]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][11]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][12]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][12]_srl32_n_1 ),
        .Q(\shift_reg[100][12]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][12]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][13]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][13]_srl32_n_1 ),
        .Q(\shift_reg[100][13]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][13]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][1]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][1]_srl32_n_1 ),
        .Q(\shift_reg[100][1]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][1]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][2]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][2]_srl32_n_1 ),
        .Q(\shift_reg[100][2]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][2]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][3]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][3]_srl32_n_1 ),
        .Q(\shift_reg[100][3]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][3]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][4]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][4]_srl32_n_1 ),
        .Q(\shift_reg[100][4]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][4]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][5]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][5]_srl32_n_1 ),
        .Q(\shift_reg[100][5]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][5]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][6]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][6]_srl32_n_1 ),
        .Q(\shift_reg[100][6]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][6]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][7]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][7]_srl32_n_1 ),
        .Q(\shift_reg[100][7]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][7]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][8]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][8]_srl32_n_1 ),
        .Q(\shift_reg[100][8]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][8]_srl5_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[100][9]_srl5 
       (.A({1'b0,1'b0,1'b1,1'b0,1'b0}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[95][9]_srl32_n_1 ),
        .Q(\shift_reg[100][9]_srl5_n_0 ),
        .Q31(\NLW_shift_reg[100][9]_srl5_Q31_UNCONNECTED ));
  FDRE \shift_reg[101][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][0]_srl5_n_0 ),
        .Q(B[0]),
        .R(1'b0));
  FDRE \shift_reg[101][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][10]_srl5_n_0 ),
        .Q(B[10]),
        .R(1'b0));
  FDRE \shift_reg[101][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][11]_srl5_n_0 ),
        .Q(B[11]),
        .R(1'b0));
  FDRE \shift_reg[101][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][12]_srl5_n_0 ),
        .Q(B[12]),
        .R(1'b0));
  FDRE \shift_reg[101][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][13]_srl5_n_0 ),
        .Q(B[13]),
        .R(1'b0));
  FDRE \shift_reg[101][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][1]_srl5_n_0 ),
        .Q(B[1]),
        .R(1'b0));
  FDRE \shift_reg[101][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][2]_srl5_n_0 ),
        .Q(B[2]),
        .R(1'b0));
  FDRE \shift_reg[101][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][3]_srl5_n_0 ),
        .Q(B[3]),
        .R(1'b0));
  FDRE \shift_reg[101][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][4]_srl5_n_0 ),
        .Q(B[4]),
        .R(1'b0));
  FDRE \shift_reg[101][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][5]_srl5_n_0 ),
        .Q(B[5]),
        .R(1'b0));
  FDRE \shift_reg[101][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][6]_srl5_n_0 ),
        .Q(B[6]),
        .R(1'b0));
  FDRE \shift_reg[101][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][7]_srl5_n_0 ),
        .Q(B[7]),
        .R(1'b0));
  FDRE \shift_reg[101][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][8]_srl5_n_0 ),
        .Q(B[8]),
        .R(1'b0));
  FDRE \shift_reg[101][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[100][9]_srl5_n_0 ),
        .Q(B[9]),
        .R(1'b0));
  SRLC32E \shift_reg[31][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[0]),
        .Q(\NLW_shift_reg[31][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][0]_srl32_n_1 ));
  SRLC32E \shift_reg[31][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[10]),
        .Q(\NLW_shift_reg[31][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][10]_srl32_n_1 ));
  SRLC32E \shift_reg[31][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[11]),
        .Q(\NLW_shift_reg[31][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][11]_srl32_n_1 ));
  SRLC32E \shift_reg[31][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[12]),
        .Q(\NLW_shift_reg[31][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][12]_srl32_n_1 ));
  SRLC32E \shift_reg[31][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[13]),
        .Q(\NLW_shift_reg[31][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][13]_srl32_n_1 ));
  SRLC32E \shift_reg[31][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[1]),
        .Q(\NLW_shift_reg[31][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][1]_srl32_n_1 ));
  SRLC32E \shift_reg[31][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[2]),
        .Q(\NLW_shift_reg[31][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][2]_srl32_n_1 ));
  SRLC32E \shift_reg[31][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[3]),
        .Q(\NLW_shift_reg[31][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][3]_srl32_n_1 ));
  SRLC32E \shift_reg[31][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[4]),
        .Q(\NLW_shift_reg[31][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][4]_srl32_n_1 ));
  SRLC32E \shift_reg[31][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[5]),
        .Q(\NLW_shift_reg[31][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][5]_srl32_n_1 ));
  SRLC32E \shift_reg[31][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[6]),
        .Q(\NLW_shift_reg[31][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][6]_srl32_n_1 ));
  SRLC32E \shift_reg[31][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[7]),
        .Q(\NLW_shift_reg[31][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][7]_srl32_n_1 ));
  SRLC32E \shift_reg[31][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[8]),
        .Q(\NLW_shift_reg[31][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][8]_srl32_n_1 ));
  SRLC32E \shift_reg[31][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(Q[9]),
        .Q(\NLW_shift_reg[31][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[31][9]_srl32_n_1 ));
  SRLC32E \shift_reg[63][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][0]_srl32_n_1 ));
  SRLC32E \shift_reg[63][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][10]_srl32_n_1 ));
  SRLC32E \shift_reg[63][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][11]_srl32_n_1 ));
  SRLC32E \shift_reg[63][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][12]_srl32_n_1 ));
  SRLC32E \shift_reg[63][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][13]_srl32_n_1 ));
  SRLC32E \shift_reg[63][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][1]_srl32_n_1 ));
  SRLC32E \shift_reg[63][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][2]_srl32_n_1 ));
  SRLC32E \shift_reg[63][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][3]_srl32_n_1 ));
  SRLC32E \shift_reg[63][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][4]_srl32_n_1 ));
  SRLC32E \shift_reg[63][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][5]_srl32_n_1 ));
  SRLC32E \shift_reg[63][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][6]_srl32_n_1 ));
  SRLC32E \shift_reg[63][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][7]_srl32_n_1 ));
  SRLC32E \shift_reg[63][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][8]_srl32_n_1 ));
  SRLC32E \shift_reg[63][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[31][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[63][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[63][9]_srl32_n_1 ));
  SRLC32E \shift_reg[95][0]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][0]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][0]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][0]_srl32_n_1 ));
  SRLC32E \shift_reg[95][10]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][10]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][10]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][10]_srl32_n_1 ));
  SRLC32E \shift_reg[95][11]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][11]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][11]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][11]_srl32_n_1 ));
  SRLC32E \shift_reg[95][12]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][12]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][12]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][12]_srl32_n_1 ));
  SRLC32E \shift_reg[95][13]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][13]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][13]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][13]_srl32_n_1 ));
  SRLC32E \shift_reg[95][1]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][1]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][1]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][1]_srl32_n_1 ));
  SRLC32E \shift_reg[95][2]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][2]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][2]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][2]_srl32_n_1 ));
  SRLC32E \shift_reg[95][3]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][3]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][3]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][3]_srl32_n_1 ));
  SRLC32E \shift_reg[95][4]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][4]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][4]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][4]_srl32_n_1 ));
  SRLC32E \shift_reg[95][5]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][5]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][5]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][5]_srl32_n_1 ));
  SRLC32E \shift_reg[95][6]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][6]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][6]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][6]_srl32_n_1 ));
  SRLC32E \shift_reg[95][7]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][7]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][7]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][7]_srl32_n_1 ));
  SRLC32E \shift_reg[95][8]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][8]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][8]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][8]_srl32_n_1 ));
  SRLC32E \shift_reg[95][9]_srl32 
       (.A({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[63][9]_srl32_n_1 ),
        .Q(\NLW_shift_reg[95][9]_srl32_Q_UNCONNECTED ),
        .Q31(\shift_reg[95][9]_srl32_n_1 ));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1
   (ADDRARDADDR,
    \shift_reg[0][0] ,
    fir_clk,
    \shift_reg[0][1] ,
    \shift_reg[0][2] ,
    \shift_reg[0][3] ,
    \shift_reg[0][4] ,
    \shift_reg[0][5] ,
    \shift_reg[0][6] );
  output [6:0]ADDRARDADDR;
  input \shift_reg[0][0] ;
  input fir_clk;
  input \shift_reg[0][1] ;
  input \shift_reg[0][2] ;
  input \shift_reg[0][3] ;
  input \shift_reg[0][4] ;
  input \shift_reg[0][5] ;
  input \shift_reg[0][6] ;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire \shift_reg[0][0] ;
  wire \shift_reg[0][1] ;
  wire \shift_reg[0][2] ;
  wire \shift_reg[0][3] ;
  wire \shift_reg[0][4] ;
  wire \shift_reg[0][5] ;
  wire \shift_reg[0][6] ;

  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0][0] ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0][1] ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0][2] ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0][3] ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0][4] ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0][5] ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0][6] ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_157
   (\shift_reg[0][6]_0 ,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\shift_reg[0][6]_0 ;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[0][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\shift_reg[0][6]_0 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\shift_reg[0][6]_0 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\shift_reg[0][6]_0 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\shift_reg[0][6]_0 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\shift_reg[0][6]_0 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\shift_reg[0][6]_0 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\shift_reg[0][6]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_159
   (ADDRARDADDR,
    \shift_reg[1][6]_0 ,
    fir_clk);
  output [6:0]ADDRARDADDR;
  input [6:0]\shift_reg[1][6]_0 ;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[1][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_161
   (\shift_reg[0][6]_0 ,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\shift_reg[0][6]_0 ;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[0][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\shift_reg[0][6]_0 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\shift_reg[0][6]_0 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\shift_reg[0][6]_0 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\shift_reg[0][6]_0 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\shift_reg[0][6]_0 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\shift_reg[0][6]_0 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\shift_reg[0][6]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_163
   (ADDRARDADDR,
    \shift_reg[1][6]_0 ,
    fir_clk);
  output [6:0]ADDRARDADDR;
  input [6:0]\shift_reg[1][6]_0 ;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[1][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_165
   (\shift_reg[0][6]_0 ,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\shift_reg[0][6]_0 ;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[0][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\shift_reg[0][6]_0 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\shift_reg[0][6]_0 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\shift_reg[0][6]_0 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\shift_reg[0][6]_0 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\shift_reg[0][6]_0 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\shift_reg[0][6]_0 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\shift_reg[0][6]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_167
   (ADDRARDADDR,
    \shift_reg[1][6]_0 ,
    fir_clk);
  output [6:0]ADDRARDADDR;
  input [6:0]\shift_reg[1][6]_0 ;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[1][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_169
   (\shift_reg[0][6]_0 ,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\shift_reg[0][6]_0 ;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[0][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\shift_reg[0][6]_0 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\shift_reg[0][6]_0 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\shift_reg[0][6]_0 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\shift_reg[0][6]_0 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\shift_reg[0][6]_0 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\shift_reg[0][6]_0 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\shift_reg[0][6]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_171
   (ADDRARDADDR,
    \shift_reg[1][6]_0 ,
    fir_clk);
  output [6:0]ADDRARDADDR;
  input [6:0]\shift_reg[1][6]_0 ;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[1][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_173
   (\shift_reg[0][6] ,
    fir_sum_count,
    fir_clk);
  output [6:0]\shift_reg[0][6] ;
  input [6:0]fir_sum_count;
  input fir_clk;

  wire fir_clk;
  wire [6:0]fir_sum_count;
  wire [6:0]\shift_reg[0][6] ;

  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_sum_count[0]),
        .Q(\shift_reg[0][6] [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_sum_count[1]),
        .Q(\shift_reg[0][6] [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_sum_count[2]),
        .Q(\shift_reg[0][6] [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_sum_count[3]),
        .Q(\shift_reg[0][6] [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_sum_count[4]),
        .Q(\shift_reg[0][6] [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_sum_count[5]),
        .Q(\shift_reg[0][6] [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(fir_sum_count[6]),
        .Q(\shift_reg[0][6] [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_176
   (\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_178
   (ADDRARDADDR,
    \shift_reg[1][6]_0 ,
    fir_clk);
  output [6:0]ADDRARDADDR;
  input [6:0]\shift_reg[1][6]_0 ;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[1][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_180
   (\shift_reg[0][6]_0 ,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\shift_reg[0][6]_0 ;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[0][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\shift_reg[0][6]_0 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\shift_reg[0][6]_0 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\shift_reg[0][6]_0 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\shift_reg[0][6]_0 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\shift_reg[0][6]_0 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\shift_reg[0][6]_0 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\shift_reg[0][6]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_182
   (ADDRARDADDR,
    \shift_reg[1][6]_0 ,
    fir_clk);
  output [6:0]ADDRARDADDR;
  input [6:0]\shift_reg[1][6]_0 ;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[1][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_184
   (\shift_reg[0][6]_0 ,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\shift_reg[0][6]_0 ;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[0][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\shift_reg[0][6]_0 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\shift_reg[0][6]_0 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\shift_reg[0][6]_0 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\shift_reg[0][6]_0 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\shift_reg[0][6]_0 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\shift_reg[0][6]_0 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\shift_reg[0][6]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_186
   (ADDRARDADDR,
    \shift_reg[1][6]_0 ,
    fir_clk);
  output [6:0]ADDRARDADDR;
  input [6:0]\shift_reg[1][6]_0 ;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[1][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_188
   (\shift_reg[0][6]_0 ,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\shift_reg[0][6]_0 ;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[0][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\shift_reg[0][6]_0 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\shift_reg[0][6]_0 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\shift_reg[0][6]_0 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\shift_reg[0][6]_0 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\shift_reg[0][6]_0 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\shift_reg[0][6]_0 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\shift_reg[0][6]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_190
   (ADDRARDADDR,
    \shift_reg[1][6]_0 ,
    fir_clk);
  output [6:0]ADDRARDADDR;
  input [6:0]\shift_reg[1][6]_0 ;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[1][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[1][6]_0 [6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(ADDRARDADDR[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(ADDRARDADDR[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(ADDRARDADDR[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(ADDRARDADDR[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(ADDRARDADDR[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(ADDRARDADDR[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(ADDRARDADDR[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_192
   (\shift_reg[0][6]_0 ,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\shift_reg[0][6]_0 ;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\shift_reg[0][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\shift_reg[0][6]_0 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\shift_reg[0][6]_0 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\shift_reg[0][6]_0 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\shift_reg[0][6]_0 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\shift_reg[0][6]_0 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\shift_reg[0][6]_0 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\shift_reg[0][6]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_240
   (\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ,
    D,
    fir_clk);
  output [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire fir_clk;
  wire [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  wire [6:0]\shift_reg[0]_179 ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg[0]_179 [0]),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg[0]_179 [1]),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg[0]_179 [2]),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg[0]_179 [3]),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg[0]_179 [4]),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg[0]_179 [5]),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg[0]_179 [6]),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0]_179 [0]),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0]_179 [1]),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0]_179 [2]),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0]_179 [3]),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0]_179 [4]),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0]_179 [5]),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[0]_179 [6]),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_242
   (\shift_reg[0][6]_0 ,
    D,
    fir_clk);
  output [6:0]\shift_reg[0][6]_0 ;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire fir_clk;
  wire [6:0]\shift_reg[0][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\shift_reg[0][6]_0 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\shift_reg[0][6]_0 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\shift_reg[0][6]_0 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\shift_reg[0][6]_0 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\shift_reg[0][6]_0 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\shift_reg[0][6]_0 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\shift_reg[0][6]_0 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_244
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_246
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_248
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_250
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_252
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_254
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_257
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_259
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_261
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_263
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_265
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_267
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_269
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_271
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_273
   (Q,
    D,
    fir_clk);
  output [6:0]Q;
  input [6:0]D;
  input fir_clk;

  wire [6:0]D;
  wire [6:0]Q;
  wire fir_clk;

  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized1_375
   (\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire fir_clk;
  wire [6:0]\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\genblk3_0.genblk3_0.bram18_sdp_bl_3.bram18_sdp_bl_3 [6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized2
   (\shift_reg[2][6]_0 ,
    D,
    E,
    ADDRARDADDR,
    fir_clk);
  output [6:0]\shift_reg[2][6]_0 ;
  output [6:0]D;
  output [0:0]E;
  input [6:0]ADDRARDADDR;
  input fir_clk;

  wire [6:0]ADDRARDADDR;
  wire [6:0]D;
  wire [0:0]E;
  wire \dws_out[37]_i_2_n_0 ;
  wire fir_clk;
  wire [6:0]\shift_reg[2][6]_0 ;
  wire \shift_reg_n_0_[0][0] ;
  wire \shift_reg_n_0_[0][1] ;
  wire \shift_reg_n_0_[0][2] ;
  wire \shift_reg_n_0_[0][3] ;
  wire \shift_reg_n_0_[0][4] ;
  wire \shift_reg_n_0_[0][5] ;
  wire \shift_reg_n_0_[0][6] ;

  LUT4 #(
    .INIT(16'h0001)) 
    \dws_out[37]_i_1 
       (.I0(D[6]),
        .I1(D[4]),
        .I2(D[5]),
        .I3(\dws_out[37]_i_2_n_0 ),
        .O(E));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \dws_out[37]_i_2 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(D[0]),
        .I3(D[1]),
        .O(\dws_out[37]_i_2_n_0 ));
  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(\shift_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(\shift_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(\shift_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(\shift_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(\shift_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(\shift_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(\shift_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \shift_reg[1][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][0] ),
        .Q(\shift_reg[2][6]_0 [0]),
        .R(1'b0));
  FDRE \shift_reg[1][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][1] ),
        .Q(\shift_reg[2][6]_0 [1]),
        .R(1'b0));
  FDRE \shift_reg[1][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][2] ),
        .Q(\shift_reg[2][6]_0 [2]),
        .R(1'b0));
  FDRE \shift_reg[1][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][3] ),
        .Q(\shift_reg[2][6]_0 [3]),
        .R(1'b0));
  FDRE \shift_reg[1][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][4] ),
        .Q(\shift_reg[2][6]_0 [4]),
        .R(1'b0));
  FDRE \shift_reg[1][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][5] ),
        .Q(\shift_reg[2][6]_0 [5]),
        .R(1'b0));
  FDRE \shift_reg[1][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg_n_0_[0][6] ),
        .Q(\shift_reg[2][6]_0 [6]),
        .R(1'b0));
  FDRE \shift_reg[2][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[2][6]_0 [0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \shift_reg[2][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[2][6]_0 [1]),
        .Q(D[1]),
        .R(1'b0));
  FDRE \shift_reg[2][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[2][6]_0 [2]),
        .Q(D[2]),
        .R(1'b0));
  FDRE \shift_reg[2][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[2][6]_0 [3]),
        .Q(D[3]),
        .R(1'b0));
  FDRE \shift_reg[2][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[2][6]_0 [4]),
        .Q(D[4]),
        .R(1'b0));
  FDRE \shift_reg[2][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[2][6]_0 [5]),
        .Q(D[5]),
        .R(1'b0));
  FDRE \shift_reg[2][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[2][6]_0 [6]),
        .Q(D[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized3
   (fir_sample_loopend,
    \shift_reg[101][13] ,
    fir_clk,
    \shift_reg[101][12] ,
    \shift_reg[101][11] ,
    \shift_reg[101][10] ,
    \shift_reg[101][9] ,
    \shift_reg[101][8] ,
    \shift_reg[101][7] ,
    \shift_reg[101][6] ,
    \shift_reg[101][5] ,
    \shift_reg[101][4] ,
    \shift_reg[101][3] ,
    \shift_reg[101][2] ,
    \shift_reg[101][1] ,
    \shift_reg[101][0] );
  output [13:0]fir_sample_loopend;
  input \shift_reg[101][13] ;
  input fir_clk;
  input \shift_reg[101][12] ;
  input \shift_reg[101][11] ;
  input \shift_reg[101][10] ;
  input \shift_reg[101][9] ;
  input \shift_reg[101][8] ;
  input \shift_reg[101][7] ;
  input \shift_reg[101][6] ;
  input \shift_reg[101][5] ;
  input \shift_reg[101][4] ;
  input \shift_reg[101][3] ;
  input \shift_reg[101][2] ;
  input \shift_reg[101][1] ;
  input \shift_reg[101][0] ;

  wire fir_clk;
  wire [13:0]fir_sample_loopend;
  wire \shift_reg[101][0] ;
  wire \shift_reg[101][10] ;
  wire \shift_reg[101][11] ;
  wire \shift_reg[101][12] ;
  wire \shift_reg[101][13] ;
  wire \shift_reg[101][1] ;
  wire \shift_reg[101][2] ;
  wire \shift_reg[101][3] ;
  wire \shift_reg[101][4] ;
  wire \shift_reg[101][5] ;
  wire \shift_reg[101][6] ;
  wire \shift_reg[101][7] ;
  wire \shift_reg[101][8] ;
  wire \shift_reg[101][9] ;
  wire \shift_reg[21][0]_srl28_n_0 ;
  wire \shift_reg[21][10]_srl28_n_0 ;
  wire \shift_reg[21][11]_srl28_n_0 ;
  wire \shift_reg[21][12]_srl28_n_0 ;
  wire \shift_reg[21][13]_srl28_n_0 ;
  wire \shift_reg[21][1]_srl28_n_0 ;
  wire \shift_reg[21][2]_srl28_n_0 ;
  wire \shift_reg[21][3]_srl28_n_0 ;
  wire \shift_reg[21][4]_srl28_n_0 ;
  wire \shift_reg[21][5]_srl28_n_0 ;
  wire \shift_reg[21][6]_srl28_n_0 ;
  wire \shift_reg[21][7]_srl28_n_0 ;
  wire \shift_reg[21][8]_srl28_n_0 ;
  wire \shift_reg[21][9]_srl28_n_0 ;
  wire \NLW_shift_reg[21][0]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][10]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][11]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][12]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][13]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][1]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][2]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][3]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][4]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][5]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][6]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][7]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][8]_srl28_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][9]_srl28_Q31_UNCONNECTED ;

  SRLC32E \shift_reg[21][0]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][0] ),
        .Q(\shift_reg[21][0]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][0]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][10]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][10] ),
        .Q(\shift_reg[21][10]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][10]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][11]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][11] ),
        .Q(\shift_reg[21][11]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][11]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][12]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][12] ),
        .Q(\shift_reg[21][12]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][12]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][13]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][13] ),
        .Q(\shift_reg[21][13]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][13]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][1]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][1] ),
        .Q(\shift_reg[21][1]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][1]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][2]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][2] ),
        .Q(\shift_reg[21][2]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][2]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][3]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][3] ),
        .Q(\shift_reg[21][3]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][3]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][4]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][4] ),
        .Q(\shift_reg[21][4]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][4]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][5]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][5] ),
        .Q(\shift_reg[21][5]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][5]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][6]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][6] ),
        .Q(\shift_reg[21][6]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][6]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][7]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][7] ),
        .Q(\shift_reg[21][7]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][7]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][8]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][8] ),
        .Q(\shift_reg[21][8]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][8]_srl28_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][9]_srl28 
       (.A({1'b1,1'b1,1'b0,1'b1,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(\shift_reg[101][9] ),
        .Q(\shift_reg[21][9]_srl28_n_0 ),
        .Q31(\NLW_shift_reg[21][9]_srl28_Q31_UNCONNECTED ));
  FDRE \shift_reg[22][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][0]_srl28_n_0 ),
        .Q(fir_sample_loopend[0]),
        .R(1'b0));
  FDRE \shift_reg[22][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][10]_srl28_n_0 ),
        .Q(fir_sample_loopend[10]),
        .R(1'b0));
  FDRE \shift_reg[22][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][11]_srl28_n_0 ),
        .Q(fir_sample_loopend[11]),
        .R(1'b0));
  FDRE \shift_reg[22][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][12]_srl28_n_0 ),
        .Q(fir_sample_loopend[12]),
        .R(1'b0));
  FDRE \shift_reg[22][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][13]_srl28_n_0 ),
        .Q(fir_sample_loopend[13]),
        .R(1'b0));
  FDRE \shift_reg[22][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][1]_srl28_n_0 ),
        .Q(fir_sample_loopend[1]),
        .R(1'b0));
  FDRE \shift_reg[22][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][2]_srl28_n_0 ),
        .Q(fir_sample_loopend[2]),
        .R(1'b0));
  FDRE \shift_reg[22][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][3]_srl28_n_0 ),
        .Q(fir_sample_loopend[3]),
        .R(1'b0));
  FDRE \shift_reg[22][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][4]_srl28_n_0 ),
        .Q(fir_sample_loopend[4]),
        .R(1'b0));
  FDRE \shift_reg[22][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][5]_srl28_n_0 ),
        .Q(fir_sample_loopend[5]),
        .R(1'b0));
  FDRE \shift_reg[22][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][6]_srl28_n_0 ),
        .Q(fir_sample_loopend[6]),
        .R(1'b0));
  FDRE \shift_reg[22][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][7]_srl28_n_0 ),
        .Q(fir_sample_loopend[7]),
        .R(1'b0));
  FDRE \shift_reg[22][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][8]_srl28_n_0 ),
        .Q(fir_sample_loopend[8]),
        .R(1'b0));
  FDRE \shift_reg[22][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][9]_srl28_n_0 ),
        .Q(fir_sample_loopend[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized4
   (D,
    \dsp_bl.dsp_bl.DSP48E_BL ,
    \dsp_bl.dsp_bl.DSP48E_BL_0 ,
    \dsp_bl.dsp_bl.DSP48E_BL_1 ,
    \dsp_bl.dsp_bl.DSP48E_BL_2 ,
    \dsp_bl.dsp_bl.DSP48E_BL_3 ,
    \dsp_bl.dsp_bl.DSP48E_BL_4 ,
    \dsp_bl.dsp_bl.DSP48E_BL_5 ,
    \dsp_bl.dsp_bl.DSP48E_BL_6 ,
    \dsp_bl.dsp_bl.DSP48E_BL_7 ,
    \dsp_bl.dsp_bl.DSP48E_BL_8 ,
    \dsp_bl.dsp_bl.DSP48E_BL_9 ,
    \dsp_bl.dsp_bl.DSP48E_BL_10 ,
    \dsp_bl.dsp_bl.DSP48E_BL_11 ,
    \dsp_bl.dsp_bl.DSP48E_BL_12 ,
    \dsp_bl.dsp_bl.DSP48E_BL_13 ,
    \dsp_bl.dsp_bl.DSP48E_BL_14 ,
    \dsp_bl.dsp_bl.DSP48E_BL_15 ,
    \dsp_bl.dsp_bl.DSP48E_BL_16 ,
    \dsp_bl.dsp_bl.DSP48E_BL_17 ,
    \dsp_bl.dsp_bl.DSP48E_BL_18 ,
    \dsp_bl.dsp_bl.DSP48E_BL_19 ,
    \dsp_bl.dsp_bl.DSP48E_BL_20 ,
    \dsp_bl.dsp_bl.DSP48E_BL_21 ,
    \dsp_bl.dsp_bl.DSP48E_BL_22 ,
    P,
    fir_clk);
  output [13:0]D;
  output \dsp_bl.dsp_bl.DSP48E_BL ;
  output \dsp_bl.dsp_bl.DSP48E_BL_0 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_1 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_2 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_3 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_4 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_5 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_6 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_7 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_8 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_9 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_10 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_11 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_12 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_13 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_14 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_15 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_16 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_17 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_18 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_19 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_20 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_21 ;
  output \dsp_bl.dsp_bl.DSP48E_BL_22 ;
  input [37:0]P;
  input fir_clk;

  wire [13:0]D;
  wire [37:0]P;
  wire \dsp_bl.dsp_bl.DSP48E_BL ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_0 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_1 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_10 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_11 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_12 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_13 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_14 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_15 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_16 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_17 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_18 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_19 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_2 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_20 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_21 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_22 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_3 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_4 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_5 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_6 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_7 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_8 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_9 ;
  wire fir_clk;
  wire \shift_reg[21][0]_srl22_n_0 ;
  wire \shift_reg[21][10]_srl22_n_0 ;
  wire \shift_reg[21][11]_srl22_n_0 ;
  wire \shift_reg[21][12]_srl22_n_0 ;
  wire \shift_reg[21][13]_srl22_n_0 ;
  wire \shift_reg[21][14]_srl22_n_0 ;
  wire \shift_reg[21][15]_srl22_n_0 ;
  wire \shift_reg[21][16]_srl22_n_0 ;
  wire \shift_reg[21][17]_srl22_n_0 ;
  wire \shift_reg[21][18]_srl22_n_0 ;
  wire \shift_reg[21][19]_srl22_n_0 ;
  wire \shift_reg[21][1]_srl22_n_0 ;
  wire \shift_reg[21][20]_srl22_n_0 ;
  wire \shift_reg[21][21]_srl22_n_0 ;
  wire \shift_reg[21][22]_srl22_n_0 ;
  wire \shift_reg[21][23]_srl22_n_0 ;
  wire \shift_reg[21][24]_srl22_n_0 ;
  wire \shift_reg[21][25]_srl22_n_0 ;
  wire \shift_reg[21][26]_srl22_n_0 ;
  wire \shift_reg[21][27]_srl22_n_0 ;
  wire \shift_reg[21][28]_srl22_n_0 ;
  wire \shift_reg[21][29]_srl22_n_0 ;
  wire \shift_reg[21][2]_srl22_n_0 ;
  wire \shift_reg[21][30]_srl22_n_0 ;
  wire \shift_reg[21][31]_srl22_n_0 ;
  wire \shift_reg[21][32]_srl22_n_0 ;
  wire \shift_reg[21][33]_srl22_n_0 ;
  wire \shift_reg[21][34]_srl22_n_0 ;
  wire \shift_reg[21][35]_srl22_n_0 ;
  wire \shift_reg[21][36]_srl22_n_0 ;
  wire \shift_reg[21][37]_srl22_n_0 ;
  wire \shift_reg[21][3]_srl22_n_0 ;
  wire \shift_reg[21][4]_srl22_n_0 ;
  wire \shift_reg[21][5]_srl22_n_0 ;
  wire \shift_reg[21][6]_srl22_n_0 ;
  wire \shift_reg[21][7]_srl22_n_0 ;
  wire \shift_reg[21][8]_srl22_n_0 ;
  wire \shift_reg[21][9]_srl22_n_0 ;
  wire \NLW_shift_reg[21][0]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][10]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][11]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][12]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][13]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][14]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][15]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][16]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][17]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][18]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][19]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][1]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][20]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][21]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][22]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][23]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][24]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][25]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][26]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][27]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][28]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][29]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][2]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][30]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][31]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][32]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][33]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][34]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][35]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][36]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][37]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][3]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][4]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][5]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][6]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][7]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][8]_srl22_Q31_UNCONNECTED ;
  wire \NLW_shift_reg[21][9]_srl22_Q31_UNCONNECTED ;

  SRLC32E \shift_reg[21][0]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[0]),
        .Q(\shift_reg[21][0]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][0]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][10]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[10]),
        .Q(\shift_reg[21][10]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][10]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][11]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[11]),
        .Q(\shift_reg[21][11]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][11]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][12]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[12]),
        .Q(\shift_reg[21][12]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][12]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][13]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[13]),
        .Q(\shift_reg[21][13]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][13]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][14]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[14]),
        .Q(\shift_reg[21][14]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][14]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][15]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[15]),
        .Q(\shift_reg[21][15]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][15]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][16]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[16]),
        .Q(\shift_reg[21][16]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][16]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][17]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[17]),
        .Q(\shift_reg[21][17]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][17]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][18]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[18]),
        .Q(\shift_reg[21][18]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][18]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][19]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[19]),
        .Q(\shift_reg[21][19]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][19]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][1]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[1]),
        .Q(\shift_reg[21][1]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][1]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][20]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[20]),
        .Q(\shift_reg[21][20]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][20]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][21]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[21]),
        .Q(\shift_reg[21][21]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][21]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][22]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[22]),
        .Q(\shift_reg[21][22]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][22]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][23]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[23]),
        .Q(\shift_reg[21][23]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][23]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][24]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[24]),
        .Q(\shift_reg[21][24]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][24]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][25]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[25]),
        .Q(\shift_reg[21][25]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][25]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][26]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[26]),
        .Q(\shift_reg[21][26]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][26]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][27]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[27]),
        .Q(\shift_reg[21][27]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][27]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][28]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[28]),
        .Q(\shift_reg[21][28]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][28]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][29]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[29]),
        .Q(\shift_reg[21][29]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][29]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][2]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[2]),
        .Q(\shift_reg[21][2]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][2]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][30]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[30]),
        .Q(\shift_reg[21][30]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][30]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][31]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[31]),
        .Q(\shift_reg[21][31]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][31]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][32]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[32]),
        .Q(\shift_reg[21][32]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][32]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][33]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[33]),
        .Q(\shift_reg[21][33]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][33]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][34]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[34]),
        .Q(\shift_reg[21][34]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][34]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][35]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[35]),
        .Q(\shift_reg[21][35]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][35]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][36]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[36]),
        .Q(\shift_reg[21][36]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][36]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][37]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[37]),
        .Q(\shift_reg[21][37]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][37]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][3]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[3]),
        .Q(\shift_reg[21][3]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][3]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][4]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[4]),
        .Q(\shift_reg[21][4]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][4]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][5]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[5]),
        .Q(\shift_reg[21][5]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][5]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][6]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[6]),
        .Q(\shift_reg[21][6]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][6]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][7]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[7]),
        .Q(\shift_reg[21][7]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][7]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][8]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[8]),
        .Q(\shift_reg[21][8]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][8]_srl22_Q31_UNCONNECTED ));
  SRLC32E \shift_reg[21][9]_srl22 
       (.A({1'b1,1'b0,1'b1,1'b0,1'b1}),
        .CE(1'b1),
        .CLK(fir_clk),
        .D(P[9]),
        .Q(\shift_reg[21][9]_srl22_n_0 ),
        .Q31(\NLW_shift_reg[21][9]_srl22_Q31_UNCONNECTED ));
  FDRE \shift_reg[22][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][0]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_22 ),
        .R(1'b0));
  FDRE \shift_reg[22][10] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][10]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_12 ),
        .R(1'b0));
  FDRE \shift_reg[22][11] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][11]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_11 ),
        .R(1'b0));
  FDRE \shift_reg[22][12] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][12]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_10 ),
        .R(1'b0));
  FDRE \shift_reg[22][13] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][13]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_9 ),
        .R(1'b0));
  FDRE \shift_reg[22][14] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][14]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_8 ),
        .R(1'b0));
  FDRE \shift_reg[22][15] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][15]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_7 ),
        .R(1'b0));
  FDRE \shift_reg[22][16] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][16]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_6 ),
        .R(1'b0));
  FDRE \shift_reg[22][17] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][17]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_5 ),
        .R(1'b0));
  FDRE \shift_reg[22][18] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][18]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_4 ),
        .R(1'b0));
  FDRE \shift_reg[22][19] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][19]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_3 ),
        .R(1'b0));
  FDRE \shift_reg[22][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][1]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_21 ),
        .R(1'b0));
  FDRE \shift_reg[22][20] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][20]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_2 ),
        .R(1'b0));
  FDRE \shift_reg[22][21] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][21]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_1 ),
        .R(1'b0));
  FDRE \shift_reg[22][22] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][22]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_0 ),
        .R(1'b0));
  FDRE \shift_reg[22][23] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][23]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL ),
        .R(1'b0));
  FDRE \shift_reg[22][24] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][24]_srl22_n_0 ),
        .Q(D[0]),
        .R(1'b0));
  FDRE \shift_reg[22][25] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][25]_srl22_n_0 ),
        .Q(D[1]),
        .R(1'b0));
  FDRE \shift_reg[22][26] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][26]_srl22_n_0 ),
        .Q(D[2]),
        .R(1'b0));
  FDRE \shift_reg[22][27] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][27]_srl22_n_0 ),
        .Q(D[3]),
        .R(1'b0));
  FDRE \shift_reg[22][28] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][28]_srl22_n_0 ),
        .Q(D[4]),
        .R(1'b0));
  FDRE \shift_reg[22][29] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][29]_srl22_n_0 ),
        .Q(D[5]),
        .R(1'b0));
  FDRE \shift_reg[22][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][2]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_20 ),
        .R(1'b0));
  FDRE \shift_reg[22][30] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][30]_srl22_n_0 ),
        .Q(D[6]),
        .R(1'b0));
  FDRE \shift_reg[22][31] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][31]_srl22_n_0 ),
        .Q(D[7]),
        .R(1'b0));
  FDRE \shift_reg[22][32] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][32]_srl22_n_0 ),
        .Q(D[8]),
        .R(1'b0));
  FDRE \shift_reg[22][33] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][33]_srl22_n_0 ),
        .Q(D[9]),
        .R(1'b0));
  FDRE \shift_reg[22][34] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][34]_srl22_n_0 ),
        .Q(D[10]),
        .R(1'b0));
  FDRE \shift_reg[22][35] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][35]_srl22_n_0 ),
        .Q(D[11]),
        .R(1'b0));
  FDRE \shift_reg[22][36] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][36]_srl22_n_0 ),
        .Q(D[12]),
        .R(1'b0));
  FDRE \shift_reg[22][37] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][37]_srl22_n_0 ),
        .Q(D[13]),
        .R(1'b0));
  FDRE \shift_reg[22][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][3]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_19 ),
        .R(1'b0));
  FDRE \shift_reg[22][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][4]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_18 ),
        .R(1'b0));
  FDRE \shift_reg[22][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][5]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_17 ),
        .R(1'b0));
  FDRE \shift_reg[22][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][6]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_16 ),
        .R(1'b0));
  FDRE \shift_reg[22][7] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][7]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_15 ),
        .R(1'b0));
  FDRE \shift_reg[22][8] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][8]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_14 ),
        .R(1'b0));
  FDRE \shift_reg[22][9] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(\shift_reg[21][9]_srl22_n_0 ),
        .Q(\dsp_bl.dsp_bl.DSP48E_BL_13 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized5
   (fir_sum_count,
    E,
    \dbg_fir_coefs_reg[85][0] ,
    \dbg_fir_coefs_reg[84][0] ,
    \dbg_fir_coefs_reg[83][0] ,
    \dbg_fir_coefs_reg[82][0] ,
    \dbg_fir_coefs_reg[81][0] ,
    \dbg_fir_coefs_reg[80][0] ,
    \dbg_fir_coefs_reg[79][0] ,
    \dbg_fir_coefs_reg[78][0] ,
    \dbg_fir_coefs_reg[77][0] ,
    \dbg_fir_coefs_reg[76][0] ,
    \dbg_fir_coefs_reg[75][0] ,
    \dbg_fir_coefs_reg[74][0] ,
    \dbg_fir_coefs_reg[73][0] ,
    \dbg_fir_coefs_reg[72][0] ,
    \dbg_fir_coefs_reg[71][0] ,
    \dbg_fir_coefs_reg[70][0] ,
    \dbg_fir_coefs_reg[69][0] ,
    \dbg_fir_coefs_reg[68][0] ,
    \dbg_fir_coefs_reg[67][0] ,
    \dbg_fir_coefs_reg[66][0] ,
    \dbg_fir_coefs_reg[65][0] ,
    \dbg_fir_coefs_reg[64][0] ,
    \dbg_fir_coefs_reg[63][0] ,
    \dbg_fir_coefs_reg[62][0] ,
    \dbg_fir_coefs_reg[61][0] ,
    \dbg_fir_coefs_reg[60][0] ,
    \dbg_fir_coefs_reg[59][0] ,
    \dbg_fir_coefs_reg[58][0] ,
    \dbg_fir_coefs_reg[57][0] ,
    \dbg_fir_coefs_reg[56][0] ,
    \dbg_fir_coefs_reg[55][0] ,
    \dbg_fir_coefs_reg[54][0] ,
    \dbg_fir_coefs_reg[53][0] ,
    \dbg_fir_coefs_reg[52][0] ,
    \dbg_fir_coefs_reg[51][0] ,
    \dbg_fir_coefs_reg[50][0] ,
    \dbg_fir_coefs_reg[49][0] ,
    \dbg_fir_coefs_reg[48][0] ,
    \dbg_fir_coefs_reg[47][0] ,
    \dbg_fir_coefs_reg[46][0] ,
    \dbg_fir_coefs_reg[45][0] ,
    \dbg_fir_coefs_reg[44][0] ,
    \dbg_fir_coefs_reg[43][0] ,
    \dbg_fir_coefs_reg[42][0] ,
    \dbg_fir_coefs_reg[41][0] ,
    \dbg_fir_coefs_reg[40][0] ,
    \dbg_fir_coefs_reg[39][0] ,
    \dbg_fir_coefs_reg[38][0] ,
    \dbg_fir_coefs_reg[37][0] ,
    \dbg_fir_coefs_reg[36][0] ,
    \dbg_fir_coefs_reg[35][0] ,
    \dbg_fir_coefs_reg[34][0] ,
    \dbg_fir_coefs_reg[33][0] ,
    \dbg_fir_coefs_reg[32][0] ,
    \dbg_fir_coefs_reg[31][0] ,
    \dbg_fir_coefs_reg[30][0] ,
    \dbg_fir_coefs_reg[29][0] ,
    \dbg_fir_coefs_reg[28][0] ,
    \dbg_fir_coefs_reg[27][0] ,
    \dbg_fir_coefs_reg[26][0] ,
    \dbg_fir_coefs_reg[25][0] ,
    \dbg_fir_coefs_reg[24][0] ,
    \dbg_fir_coefs_reg[23][0] ,
    \dbg_fir_coefs_reg[22][0] ,
    \dbg_fir_coefs_reg[21][0] ,
    \dbg_fir_coefs_reg[20][0] ,
    \dbg_fir_coefs_reg[19][0] ,
    \dbg_fir_coefs_reg[18][0] ,
    \dbg_fir_coefs_reg[17][0] ,
    \dbg_fir_coefs_reg[16][0] ,
    \dbg_fir_coefs_reg[15][0] ,
    \dbg_fir_coefs_reg[14][0] ,
    \dbg_fir_coefs_reg[13][0] ,
    \dbg_fir_coefs_reg[12][0] ,
    \dbg_fir_coefs_reg[11][0] ,
    \dbg_fir_coefs_reg[10][0] ,
    \dbg_fir_coefs_reg[9][0] ,
    \dbg_fir_coefs_reg[8][0] ,
    \dbg_fir_coefs_reg[7][0] ,
    \dbg_fir_coefs_reg[6][0] ,
    \dbg_fir_coefs_reg[5][0] ,
    \dbg_fir_coefs_reg[4][0] ,
    \dbg_fir_coefs_reg[3][0] ,
    \dbg_fir_coefs_reg[2][0] ,
    \dbg_fir_coefs_reg[1][0] ,
    \dbg_fir_coefs_reg[0][0] ,
    \dbg_fir_coefs_reg[87][0] ,
    \dbg_fir_coefs_reg[88][0] ,
    \dbg_fir_coefs_reg[89][0] ,
    \dbg_fir_coefs_reg[90][0] ,
    \dbg_fir_coefs_reg[91][0] ,
    \dbg_fir_coefs_reg[92][0] ,
    \dbg_fir_coefs_reg[93][0] ,
    \dbg_fir_coefs_reg[94][0] ,
    \dbg_fir_coefs_reg[95][0] ,
    \dbg_fir_coefs_reg[96][0] ,
    \dbg_fir_coefs_reg[97][0] ,
    \dbg_fir_coefs_reg[98][0] ,
    \dbg_fir_coefs_reg[99][0] ,
    C,
    \fir_out_reg[24] ,
    ADDRARDADDR,
    fir_clk,
    Q,
    \shift_reg[22][0] ,
    D,
    \shift_reg[22][23] ,
    \shift_reg[22][22] ,
    \shift_reg[22][21] ,
    \shift_reg[22][20] ,
    \shift_reg[22][19] ,
    \shift_reg[22][18] ,
    \shift_reg[22][17] ,
    \shift_reg[22][16] ,
    \shift_reg[22][15] ,
    \shift_reg[22][14] ,
    \shift_reg[22][13] ,
    \shift_reg[22][12] ,
    \shift_reg[22][11] ,
    \shift_reg[22][10] ,
    \shift_reg[22][9] ,
    \shift_reg[22][8] ,
    \shift_reg[22][7] ,
    \shift_reg[22][6] ,
    \shift_reg[22][5] ,
    \shift_reg[22][4] ,
    \shift_reg[22][3] ,
    \shift_reg[22][2] ,
    \shift_reg[22][1] );
  output [6:0]fir_sum_count;
  output [0:0]E;
  output [0:0]\dbg_fir_coefs_reg[85][0] ;
  output [0:0]\dbg_fir_coefs_reg[84][0] ;
  output [0:0]\dbg_fir_coefs_reg[83][0] ;
  output [0:0]\dbg_fir_coefs_reg[82][0] ;
  output [0:0]\dbg_fir_coefs_reg[81][0] ;
  output [0:0]\dbg_fir_coefs_reg[80][0] ;
  output [0:0]\dbg_fir_coefs_reg[79][0] ;
  output [0:0]\dbg_fir_coefs_reg[78][0] ;
  output [0:0]\dbg_fir_coefs_reg[77][0] ;
  output [0:0]\dbg_fir_coefs_reg[76][0] ;
  output [0:0]\dbg_fir_coefs_reg[75][0] ;
  output [0:0]\dbg_fir_coefs_reg[74][0] ;
  output [0:0]\dbg_fir_coefs_reg[73][0] ;
  output [0:0]\dbg_fir_coefs_reg[72][0] ;
  output [0:0]\dbg_fir_coefs_reg[71][0] ;
  output [0:0]\dbg_fir_coefs_reg[70][0] ;
  output [0:0]\dbg_fir_coefs_reg[69][0] ;
  output [0:0]\dbg_fir_coefs_reg[68][0] ;
  output [0:0]\dbg_fir_coefs_reg[67][0] ;
  output [0:0]\dbg_fir_coefs_reg[66][0] ;
  output [0:0]\dbg_fir_coefs_reg[65][0] ;
  output [0:0]\dbg_fir_coefs_reg[64][0] ;
  output [0:0]\dbg_fir_coefs_reg[63][0] ;
  output [0:0]\dbg_fir_coefs_reg[62][0] ;
  output [0:0]\dbg_fir_coefs_reg[61][0] ;
  output [0:0]\dbg_fir_coefs_reg[60][0] ;
  output [0:0]\dbg_fir_coefs_reg[59][0] ;
  output [0:0]\dbg_fir_coefs_reg[58][0] ;
  output [0:0]\dbg_fir_coefs_reg[57][0] ;
  output [0:0]\dbg_fir_coefs_reg[56][0] ;
  output [0:0]\dbg_fir_coefs_reg[55][0] ;
  output [0:0]\dbg_fir_coefs_reg[54][0] ;
  output [0:0]\dbg_fir_coefs_reg[53][0] ;
  output [0:0]\dbg_fir_coefs_reg[52][0] ;
  output [0:0]\dbg_fir_coefs_reg[51][0] ;
  output [0:0]\dbg_fir_coefs_reg[50][0] ;
  output [0:0]\dbg_fir_coefs_reg[49][0] ;
  output [0:0]\dbg_fir_coefs_reg[48][0] ;
  output [0:0]\dbg_fir_coefs_reg[47][0] ;
  output [0:0]\dbg_fir_coefs_reg[46][0] ;
  output [0:0]\dbg_fir_coefs_reg[45][0] ;
  output [0:0]\dbg_fir_coefs_reg[44][0] ;
  output [0:0]\dbg_fir_coefs_reg[43][0] ;
  output [0:0]\dbg_fir_coefs_reg[42][0] ;
  output [0:0]\dbg_fir_coefs_reg[41][0] ;
  output [0:0]\dbg_fir_coefs_reg[40][0] ;
  output [0:0]\dbg_fir_coefs_reg[39][0] ;
  output [0:0]\dbg_fir_coefs_reg[38][0] ;
  output [0:0]\dbg_fir_coefs_reg[37][0] ;
  output [0:0]\dbg_fir_coefs_reg[36][0] ;
  output [0:0]\dbg_fir_coefs_reg[35][0] ;
  output [0:0]\dbg_fir_coefs_reg[34][0] ;
  output [0:0]\dbg_fir_coefs_reg[33][0] ;
  output [0:0]\dbg_fir_coefs_reg[32][0] ;
  output [0:0]\dbg_fir_coefs_reg[31][0] ;
  output [0:0]\dbg_fir_coefs_reg[30][0] ;
  output [0:0]\dbg_fir_coefs_reg[29][0] ;
  output [0:0]\dbg_fir_coefs_reg[28][0] ;
  output [0:0]\dbg_fir_coefs_reg[27][0] ;
  output [0:0]\dbg_fir_coefs_reg[26][0] ;
  output [0:0]\dbg_fir_coefs_reg[25][0] ;
  output [0:0]\dbg_fir_coefs_reg[24][0] ;
  output [0:0]\dbg_fir_coefs_reg[23][0] ;
  output [0:0]\dbg_fir_coefs_reg[22][0] ;
  output [0:0]\dbg_fir_coefs_reg[21][0] ;
  output [0:0]\dbg_fir_coefs_reg[20][0] ;
  output [0:0]\dbg_fir_coefs_reg[19][0] ;
  output [0:0]\dbg_fir_coefs_reg[18][0] ;
  output [0:0]\dbg_fir_coefs_reg[17][0] ;
  output [0:0]\dbg_fir_coefs_reg[16][0] ;
  output [0:0]\dbg_fir_coefs_reg[15][0] ;
  output [0:0]\dbg_fir_coefs_reg[14][0] ;
  output [0:0]\dbg_fir_coefs_reg[13][0] ;
  output [0:0]\dbg_fir_coefs_reg[12][0] ;
  output [0:0]\dbg_fir_coefs_reg[11][0] ;
  output [0:0]\dbg_fir_coefs_reg[10][0] ;
  output [0:0]\dbg_fir_coefs_reg[9][0] ;
  output [0:0]\dbg_fir_coefs_reg[8][0] ;
  output [0:0]\dbg_fir_coefs_reg[7][0] ;
  output [0:0]\dbg_fir_coefs_reg[6][0] ;
  output [0:0]\dbg_fir_coefs_reg[5][0] ;
  output [0:0]\dbg_fir_coefs_reg[4][0] ;
  output [0:0]\dbg_fir_coefs_reg[3][0] ;
  output [0:0]\dbg_fir_coefs_reg[2][0] ;
  output [0:0]\dbg_fir_coefs_reg[1][0] ;
  output [0:0]\dbg_fir_coefs_reg[0][0] ;
  output [0:0]\dbg_fir_coefs_reg[87][0] ;
  output [0:0]\dbg_fir_coefs_reg[88][0] ;
  output [0:0]\dbg_fir_coefs_reg[89][0] ;
  output [0:0]\dbg_fir_coefs_reg[90][0] ;
  output [0:0]\dbg_fir_coefs_reg[91][0] ;
  output [0:0]\dbg_fir_coefs_reg[92][0] ;
  output [0:0]\dbg_fir_coefs_reg[93][0] ;
  output [0:0]\dbg_fir_coefs_reg[94][0] ;
  output [0:0]\dbg_fir_coefs_reg[95][0] ;
  output [0:0]\dbg_fir_coefs_reg[96][0] ;
  output [0:0]\dbg_fir_coefs_reg[97][0] ;
  output [0:0]\dbg_fir_coefs_reg[98][0] ;
  output [0:0]\dbg_fir_coefs_reg[99][0] ;
  output [37:0]C;
  output [0:0]\fir_out_reg[24] ;
  input [6:0]ADDRARDADDR;
  input fir_clk;
  input [0:0]Q;
  input \shift_reg[22][0] ;
  input [13:0]D;
  input \shift_reg[22][23] ;
  input \shift_reg[22][22] ;
  input \shift_reg[22][21] ;
  input \shift_reg[22][20] ;
  input \shift_reg[22][19] ;
  input \shift_reg[22][18] ;
  input \shift_reg[22][17] ;
  input \shift_reg[22][16] ;
  input \shift_reg[22][15] ;
  input \shift_reg[22][14] ;
  input \shift_reg[22][13] ;
  input \shift_reg[22][12] ;
  input \shift_reg[22][11] ;
  input \shift_reg[22][10] ;
  input \shift_reg[22][9] ;
  input \shift_reg[22][8] ;
  input \shift_reg[22][7] ;
  input \shift_reg[22][6] ;
  input \shift_reg[22][5] ;
  input \shift_reg[22][4] ;
  input \shift_reg[22][3] ;
  input \shift_reg[22][2] ;
  input \shift_reg[22][1] ;

  wire [6:0]ADDRARDADDR;
  wire [37:0]C;
  wire [13:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \dbg_fir_coefs[15][24]_i_2_n_0 ;
  wire \dbg_fir_coefs[31][24]_i_2_n_0 ;
  wire \dbg_fir_coefs[47][24]_i_2_n_0 ;
  wire \dbg_fir_coefs[63][24]_i_2_n_0 ;
  wire \dbg_fir_coefs[79][24]_i_2_n_0 ;
  wire \dbg_fir_coefs[95][24]_i_2_n_0 ;
  wire \dbg_fir_coefs[97][24]_i_2_n_0 ;
  wire \dbg_fir_coefs[98][24]_i_2_n_0 ;
  wire \dbg_fir_coefs[99][24]_i_2_n_0 ;
  wire [0:0]\dbg_fir_coefs_reg[0][0] ;
  wire [0:0]\dbg_fir_coefs_reg[10][0] ;
  wire [0:0]\dbg_fir_coefs_reg[11][0] ;
  wire [0:0]\dbg_fir_coefs_reg[12][0] ;
  wire [0:0]\dbg_fir_coefs_reg[13][0] ;
  wire [0:0]\dbg_fir_coefs_reg[14][0] ;
  wire [0:0]\dbg_fir_coefs_reg[15][0] ;
  wire [0:0]\dbg_fir_coefs_reg[16][0] ;
  wire [0:0]\dbg_fir_coefs_reg[17][0] ;
  wire [0:0]\dbg_fir_coefs_reg[18][0] ;
  wire [0:0]\dbg_fir_coefs_reg[19][0] ;
  wire [0:0]\dbg_fir_coefs_reg[1][0] ;
  wire [0:0]\dbg_fir_coefs_reg[20][0] ;
  wire [0:0]\dbg_fir_coefs_reg[21][0] ;
  wire [0:0]\dbg_fir_coefs_reg[22][0] ;
  wire [0:0]\dbg_fir_coefs_reg[23][0] ;
  wire [0:0]\dbg_fir_coefs_reg[24][0] ;
  wire [0:0]\dbg_fir_coefs_reg[25][0] ;
  wire [0:0]\dbg_fir_coefs_reg[26][0] ;
  wire [0:0]\dbg_fir_coefs_reg[27][0] ;
  wire [0:0]\dbg_fir_coefs_reg[28][0] ;
  wire [0:0]\dbg_fir_coefs_reg[29][0] ;
  wire [0:0]\dbg_fir_coefs_reg[2][0] ;
  wire [0:0]\dbg_fir_coefs_reg[30][0] ;
  wire [0:0]\dbg_fir_coefs_reg[31][0] ;
  wire [0:0]\dbg_fir_coefs_reg[32][0] ;
  wire [0:0]\dbg_fir_coefs_reg[33][0] ;
  wire [0:0]\dbg_fir_coefs_reg[34][0] ;
  wire [0:0]\dbg_fir_coefs_reg[35][0] ;
  wire [0:0]\dbg_fir_coefs_reg[36][0] ;
  wire [0:0]\dbg_fir_coefs_reg[37][0] ;
  wire [0:0]\dbg_fir_coefs_reg[38][0] ;
  wire [0:0]\dbg_fir_coefs_reg[39][0] ;
  wire [0:0]\dbg_fir_coefs_reg[3][0] ;
  wire [0:0]\dbg_fir_coefs_reg[40][0] ;
  wire [0:0]\dbg_fir_coefs_reg[41][0] ;
  wire [0:0]\dbg_fir_coefs_reg[42][0] ;
  wire [0:0]\dbg_fir_coefs_reg[43][0] ;
  wire [0:0]\dbg_fir_coefs_reg[44][0] ;
  wire [0:0]\dbg_fir_coefs_reg[45][0] ;
  wire [0:0]\dbg_fir_coefs_reg[46][0] ;
  wire [0:0]\dbg_fir_coefs_reg[47][0] ;
  wire [0:0]\dbg_fir_coefs_reg[48][0] ;
  wire [0:0]\dbg_fir_coefs_reg[49][0] ;
  wire [0:0]\dbg_fir_coefs_reg[4][0] ;
  wire [0:0]\dbg_fir_coefs_reg[50][0] ;
  wire [0:0]\dbg_fir_coefs_reg[51][0] ;
  wire [0:0]\dbg_fir_coefs_reg[52][0] ;
  wire [0:0]\dbg_fir_coefs_reg[53][0] ;
  wire [0:0]\dbg_fir_coefs_reg[54][0] ;
  wire [0:0]\dbg_fir_coefs_reg[55][0] ;
  wire [0:0]\dbg_fir_coefs_reg[56][0] ;
  wire [0:0]\dbg_fir_coefs_reg[57][0] ;
  wire [0:0]\dbg_fir_coefs_reg[58][0] ;
  wire [0:0]\dbg_fir_coefs_reg[59][0] ;
  wire [0:0]\dbg_fir_coefs_reg[5][0] ;
  wire [0:0]\dbg_fir_coefs_reg[60][0] ;
  wire [0:0]\dbg_fir_coefs_reg[61][0] ;
  wire [0:0]\dbg_fir_coefs_reg[62][0] ;
  wire [0:0]\dbg_fir_coefs_reg[63][0] ;
  wire [0:0]\dbg_fir_coefs_reg[64][0] ;
  wire [0:0]\dbg_fir_coefs_reg[65][0] ;
  wire [0:0]\dbg_fir_coefs_reg[66][0] ;
  wire [0:0]\dbg_fir_coefs_reg[67][0] ;
  wire [0:0]\dbg_fir_coefs_reg[68][0] ;
  wire [0:0]\dbg_fir_coefs_reg[69][0] ;
  wire [0:0]\dbg_fir_coefs_reg[6][0] ;
  wire [0:0]\dbg_fir_coefs_reg[70][0] ;
  wire [0:0]\dbg_fir_coefs_reg[71][0] ;
  wire [0:0]\dbg_fir_coefs_reg[72][0] ;
  wire [0:0]\dbg_fir_coefs_reg[73][0] ;
  wire [0:0]\dbg_fir_coefs_reg[74][0] ;
  wire [0:0]\dbg_fir_coefs_reg[75][0] ;
  wire [0:0]\dbg_fir_coefs_reg[76][0] ;
  wire [0:0]\dbg_fir_coefs_reg[77][0] ;
  wire [0:0]\dbg_fir_coefs_reg[78][0] ;
  wire [0:0]\dbg_fir_coefs_reg[79][0] ;
  wire [0:0]\dbg_fir_coefs_reg[7][0] ;
  wire [0:0]\dbg_fir_coefs_reg[80][0] ;
  wire [0:0]\dbg_fir_coefs_reg[81][0] ;
  wire [0:0]\dbg_fir_coefs_reg[82][0] ;
  wire [0:0]\dbg_fir_coefs_reg[83][0] ;
  wire [0:0]\dbg_fir_coefs_reg[84][0] ;
  wire [0:0]\dbg_fir_coefs_reg[85][0] ;
  wire [0:0]\dbg_fir_coefs_reg[87][0] ;
  wire [0:0]\dbg_fir_coefs_reg[88][0] ;
  wire [0:0]\dbg_fir_coefs_reg[89][0] ;
  wire [0:0]\dbg_fir_coefs_reg[8][0] ;
  wire [0:0]\dbg_fir_coefs_reg[90][0] ;
  wire [0:0]\dbg_fir_coefs_reg[91][0] ;
  wire [0:0]\dbg_fir_coefs_reg[92][0] ;
  wire [0:0]\dbg_fir_coefs_reg[93][0] ;
  wire [0:0]\dbg_fir_coefs_reg[94][0] ;
  wire [0:0]\dbg_fir_coefs_reg[95][0] ;
  wire [0:0]\dbg_fir_coefs_reg[96][0] ;
  wire [0:0]\dbg_fir_coefs_reg[97][0] ;
  wire [0:0]\dbg_fir_coefs_reg[98][0] ;
  wire [0:0]\dbg_fir_coefs_reg[99][0] ;
  wire [0:0]\dbg_fir_coefs_reg[9][0] ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ;
  wire \dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ;
  wire fir_clk;
  wire \fir_out[37]_i_2_n_0 ;
  wire [0:0]\fir_out_reg[24] ;
  wire [6:0]fir_sum_count;
  wire \shift_reg[22][0] ;
  wire \shift_reg[22][10] ;
  wire \shift_reg[22][11] ;
  wire \shift_reg[22][12] ;
  wire \shift_reg[22][13] ;
  wire \shift_reg[22][14] ;
  wire \shift_reg[22][15] ;
  wire \shift_reg[22][16] ;
  wire \shift_reg[22][17] ;
  wire \shift_reg[22][18] ;
  wire \shift_reg[22][19] ;
  wire \shift_reg[22][1] ;
  wire \shift_reg[22][20] ;
  wire \shift_reg[22][21] ;
  wire \shift_reg[22][22] ;
  wire \shift_reg[22][23] ;
  wire \shift_reg[22][2] ;
  wire \shift_reg[22][3] ;
  wire \shift_reg[22][4] ;
  wire \shift_reg[22][5] ;
  wire \shift_reg[22][6] ;
  wire \shift_reg[22][7] ;
  wire \shift_reg[22][8] ;
  wire \shift_reg[22][9] ;

  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \dbg_fir_coefs[0][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[0]),
        .I4(fir_sum_count[1]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[0][0] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \dbg_fir_coefs[10][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[0]),
        .I4(fir_sum_count[1]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[10][0] ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \dbg_fir_coefs[11][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[0]),
        .I4(fir_sum_count[1]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[11][0] ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dbg_fir_coefs[12][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[0]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[2]),
        .I4(fir_sum_count[3]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[12][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[13][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[13][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[14][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[14][0] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \dbg_fir_coefs[15][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[15][0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \dbg_fir_coefs[15][24]_i_2 
       (.I0(fir_sum_count[6]),
        .I1(fir_sum_count[5]),
        .I2(fir_sum_count[4]),
        .O(\dbg_fir_coefs[15][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dbg_fir_coefs[16][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[16][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[17][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[17][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[18][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[18][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_fir_coefs[19][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[19][0] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \dbg_fir_coefs[1][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[1]),
        .I4(fir_sum_count[0]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[1][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[20][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[2]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[20][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[21][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[21][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[22][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[22][0] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dbg_fir_coefs[23][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[23][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[24][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[3]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[24][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[25][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[25][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[26][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[26][0] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dbg_fir_coefs[27][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[27][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_fir_coefs[28][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[3]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[28][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[29][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[29][0] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \dbg_fir_coefs[2][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[0]),
        .I4(fir_sum_count[1]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[2][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[30][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[30][0] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \dbg_fir_coefs[31][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[31][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[31][0] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dbg_fir_coefs[31][24]_i_2 
       (.I0(fir_sum_count[6]),
        .I1(fir_sum_count[5]),
        .I2(fir_sum_count[4]),
        .O(\dbg_fir_coefs[31][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dbg_fir_coefs[32][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[32][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[33][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[33][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[34][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[34][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_fir_coefs[35][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[35][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[36][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[2]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[36][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[37][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[37][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[38][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[38][0] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dbg_fir_coefs[39][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[39][0] ));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \dbg_fir_coefs[3][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[0]),
        .I4(fir_sum_count[1]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[3][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[40][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[3]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[40][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[41][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[41][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[42][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[42][0] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dbg_fir_coefs[43][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[43][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_fir_coefs[44][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[3]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[44][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[45][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[45][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[46][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[46][0] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \dbg_fir_coefs[47][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[47][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[47][0] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dbg_fir_coefs[47][24]_i_2 
       (.I0(fir_sum_count[6]),
        .I1(fir_sum_count[4]),
        .I2(fir_sum_count[5]),
        .O(\dbg_fir_coefs[47][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dbg_fir_coefs[48][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[48][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[49][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[49][0] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \dbg_fir_coefs[4][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[0]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[3]),
        .I4(fir_sum_count[2]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[4][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[50][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[50][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_fir_coefs[51][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[51][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[52][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[2]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[52][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[53][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[53][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[54][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[54][0] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dbg_fir_coefs[55][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[55][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[56][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[3]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[56][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[57][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[57][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[58][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[58][0] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dbg_fir_coefs[59][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[59][0] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \dbg_fir_coefs[5][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[1]),
        .I4(fir_sum_count[0]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[5][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_fir_coefs[60][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[3]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[60][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[61][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[61][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[62][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[62][0] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \dbg_fir_coefs[63][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[63][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[63][0] ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \dbg_fir_coefs[63][24]_i_2 
       (.I0(fir_sum_count[6]),
        .I1(fir_sum_count[4]),
        .I2(fir_sum_count[5]),
        .O(\dbg_fir_coefs[63][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dbg_fir_coefs[64][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[64][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[65][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[65][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[66][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[66][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_fir_coefs[67][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[67][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[68][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[2]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[68][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[69][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[69][0] ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \dbg_fir_coefs[6][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[0]),
        .I4(fir_sum_count[1]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[6][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[70][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[70][0] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dbg_fir_coefs[71][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[71][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[72][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[3]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[72][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[73][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[73][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[74][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[74][0] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dbg_fir_coefs[75][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[75][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_fir_coefs[76][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[3]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[76][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[77][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[77][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[78][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[78][0] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \dbg_fir_coefs[79][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[79][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[79][0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \dbg_fir_coefs[79][24]_i_2 
       (.I0(fir_sum_count[5]),
        .I1(fir_sum_count[4]),
        .I2(fir_sum_count[6]),
        .O(\dbg_fir_coefs[79][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    \dbg_fir_coefs[7][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[0]),
        .I4(fir_sum_count[1]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[7][0] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \dbg_fir_coefs[80][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[80][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[81][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[81][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[82][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[82][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_fir_coefs[83][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[83][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[84][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[2]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[84][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[85][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[85][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[86][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(E));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dbg_fir_coefs[87][24]_i_1 
       (.I0(fir_sum_count[3]),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[87][0] ));
  LUT6 #(
    .INIT(64'h0000010000000000)) 
    \dbg_fir_coefs[88][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[3]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[88][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[89][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[89][0] ));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \dbg_fir_coefs[8][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[0]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[2]),
        .I4(fir_sum_count[3]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[8][0] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \dbg_fir_coefs[90][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[90][0] ));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    \dbg_fir_coefs[91][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[91][0] ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \dbg_fir_coefs[92][24]_i_1 
       (.I0(fir_sum_count[0]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[2]),
        .I3(fir_sum_count[3]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[92][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[93][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[93][0] ));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    \dbg_fir_coefs[94][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[94][0] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \dbg_fir_coefs[95][24]_i_1 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .I4(\dbg_fir_coefs[95][24]_i_2_n_0 ),
        .I5(Q),
        .O(\dbg_fir_coefs_reg[95][0] ));
  LUT3 #(
    .INIT(8'hDF)) 
    \dbg_fir_coefs[95][24]_i_2 
       (.I0(fir_sum_count[6]),
        .I1(fir_sum_count[5]),
        .I2(fir_sum_count[4]),
        .O(\dbg_fir_coefs[95][24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \dbg_fir_coefs[96][24]_i_1 
       (.I0(\fir_out[37]_i_2_n_0 ),
        .I1(fir_sum_count[6]),
        .I2(fir_sum_count[4]),
        .I3(fir_sum_count[5]),
        .I4(Q),
        .O(\dbg_fir_coefs_reg[96][0] ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \dbg_fir_coefs[97][24]_i_1 
       (.I0(\dbg_fir_coefs[97][24]_i_2_n_0 ),
        .I1(fir_sum_count[6]),
        .I2(fir_sum_count[4]),
        .I3(fir_sum_count[5]),
        .I4(Q),
        .O(\dbg_fir_coefs_reg[97][0] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \dbg_fir_coefs[97][24]_i_2 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[1]),
        .I3(fir_sum_count[0]),
        .O(\dbg_fir_coefs[97][24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \dbg_fir_coefs[98][24]_i_1 
       (.I0(\dbg_fir_coefs[98][24]_i_2_n_0 ),
        .I1(fir_sum_count[6]),
        .I2(fir_sum_count[4]),
        .I3(fir_sum_count[5]),
        .I4(Q),
        .O(\dbg_fir_coefs_reg[98][0] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \dbg_fir_coefs[98][24]_i_2 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .O(\dbg_fir_coefs[98][24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \dbg_fir_coefs[99][24]_i_1 
       (.I0(\dbg_fir_coefs[99][24]_i_2_n_0 ),
        .I1(fir_sum_count[6]),
        .I2(fir_sum_count[4]),
        .I3(fir_sum_count[5]),
        .I4(Q),
        .O(\dbg_fir_coefs_reg[99][0] ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \dbg_fir_coefs[99][24]_i_2 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .O(\dbg_fir_coefs[99][24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    \dbg_fir_coefs[9][24]_i_1 
       (.I0(Q),
        .I1(fir_sum_count[2]),
        .I2(fir_sum_count[3]),
        .I3(fir_sum_count[1]),
        .I4(fir_sum_count[0]),
        .I5(\dbg_fir_coefs[15][24]_i_2_n_0 ),
        .O(\dbg_fir_coefs_reg[9][0] ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_15 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[13]),
        .O(C[37]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_16 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[12]),
        .O(C[36]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_17 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[11]),
        .O(C[35]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_18 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[10]),
        .O(C[34]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_19 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[9]),
        .O(C[33]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_20 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[8]),
        .O(C[32]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_21 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[7]),
        .O(C[31]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_22 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[6]),
        .O(C[30]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_23 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[5]),
        .O(C[29]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_24 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[4]),
        .O(C[28]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_25 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[3]),
        .O(C[27]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_26 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[2]),
        .O(C[26]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_27 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[1]),
        .O(C[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_28 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(D[0]),
        .O(C[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_29 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][23] ),
        .O(C[23]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_30 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][22] ),
        .O(C[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_31 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][21] ),
        .O(C[21]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_32 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][20] ),
        .O(C[20]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_33 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][19] ),
        .O(C[19]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_34 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][18] ),
        .O(C[18]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_35 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][17] ),
        .O(C[17]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_36 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][16] ),
        .O(C[16]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_37 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][15] ),
        .O(C[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_38 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][14] ),
        .O(C[14]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_39 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][13] ),
        .O(C[13]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_40 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][12] ),
        .O(C[12]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_41 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][11] ),
        .O(C[11]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_42 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][10] ),
        .O(C[10]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_43 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][9] ),
        .O(C[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_44 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][8] ),
        .O(C[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_45 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][7] ),
        .O(C[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_46 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][6] ),
        .O(C[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_47 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][5] ),
        .O(C[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_48 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][4] ),
        .O(C[4]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_49 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][3] ),
        .O(C[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_50 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][2] ),
        .O(C[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_51 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][1] ),
        .O(C[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000000)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_52 
       (.I0(fir_sum_count[6]),
        .I1(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ),
        .I2(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ),
        .I3(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ),
        .I4(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ),
        .I5(\shift_reg[22][0] ),
        .O(C[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_54 
       (.I0(fir_sum_count[4]),
        .I1(fir_sum_count[5]),
        .O(\dsp_bl.dsp_bl.DSP48E_BL_i_54_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_55 
       (.I0(fir_sum_count[5]),
        .I1(fir_sum_count[4]),
        .I2(fir_sum_count[3]),
        .O(\dsp_bl.dsp_bl.DSP48E_BL_i_55_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_56 
       (.I0(fir_sum_count[1]),
        .I1(fir_sum_count[2]),
        .O(\dsp_bl.dsp_bl.DSP48E_BL_i_56_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \dsp_bl.dsp_bl.DSP48E_BL_i_57 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[1]),
        .I2(fir_sum_count[0]),
        .O(\dsp_bl.dsp_bl.DSP48E_BL_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \fir_out[37]_i_1 
       (.I0(fir_sum_count[6]),
        .I1(fir_sum_count[4]),
        .I2(fir_sum_count[5]),
        .I3(\fir_out[37]_i_2_n_0 ),
        .O(\fir_out_reg[24] ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fir_out[37]_i_2 
       (.I0(fir_sum_count[2]),
        .I1(fir_sum_count[3]),
        .I2(fir_sum_count[0]),
        .I3(fir_sum_count[1]),
        .O(\fir_out[37]_i_2_n_0 ));
  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[0]),
        .Q(fir_sum_count[0]),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[1]),
        .Q(fir_sum_count[1]),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[2]),
        .Q(fir_sum_count[2]),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[3]),
        .Q(fir_sum_count[3]),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[4]),
        .Q(fir_sum_count[4]),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[5]),
        .Q(fir_sum_count[5]),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(ADDRARDADDR[6]),
        .Q(fir_sum_count[6]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "shiftby" *) 
module fir_design_firN_IP_0_0_shiftby__parameterized5_156
   (\shift_reg[1][0] ,
    \shift_reg[1][1] ,
    \shift_reg[1][2] ,
    \shift_reg[1][3] ,
    \shift_reg[1][4] ,
    \shift_reg[1][5] ,
    \shift_reg[1][6] ,
    Q,
    fir_clk);
  output \shift_reg[1][0] ;
  output \shift_reg[1][1] ;
  output \shift_reg[1][2] ;
  output \shift_reg[1][3] ;
  output \shift_reg[1][4] ;
  output \shift_reg[1][5] ;
  output \shift_reg[1][6] ;
  input [6:0]Q;
  input fir_clk;

  wire [6:0]Q;
  wire fir_clk;
  wire \shift_reg[1][0] ;
  wire \shift_reg[1][1] ;
  wire \shift_reg[1][2] ;
  wire \shift_reg[1][3] ;
  wire \shift_reg[1][4] ;
  wire \shift_reg[1][5] ;
  wire \shift_reg[1][6] ;

  FDRE \shift_reg[0][0] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(Q[0]),
        .Q(\shift_reg[1][0] ),
        .R(1'b0));
  FDRE \shift_reg[0][1] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(Q[1]),
        .Q(\shift_reg[1][1] ),
        .R(1'b0));
  FDRE \shift_reg[0][2] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(Q[2]),
        .Q(\shift_reg[1][2] ),
        .R(1'b0));
  FDRE \shift_reg[0][3] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(Q[3]),
        .Q(\shift_reg[1][3] ),
        .R(1'b0));
  FDRE \shift_reg[0][4] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(Q[4]),
        .Q(\shift_reg[1][4] ),
        .R(1'b0));
  FDRE \shift_reg[0][5] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(Q[5]),
        .Q(\shift_reg[1][5] ),
        .R(1'b0));
  FDRE \shift_reg[0][6] 
       (.C(fir_clk),
        .CE(1'b1),
        .D(Q[6]),
        .Q(\shift_reg[1][6] ),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
