**[EPFL] Interfacing a camera and a LCD to an Intel FPGA**

Project done for the Embedded system course at EPFL.

In collaboration with Pierre Fourcade.

Goal : Capture and display the image seen by a camera on a LCD without using a processor.

Board : Cyclone V DE1-SoC Board

The LCD part has been developped by Pierre

The CAMERA part hasb been developped by myself. 

Software : Quartus

Project file can be found at ./hw/quartus/

VHDL can be found at ./hw/hdl/

Feel free to use everything present on that repository unless something else is mentionned.
