<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PCIE-Control.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="xilinx_pci_exp_ep.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="xilinx_pci_exp_ep.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="xilinx_pci_exp_ep.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="xilinx_pci_exp_ep.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="xilinx_pci_exp_ep.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="xilinx_pci_exp_ep.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="xilinx_pci_exp_ep.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="xilinx_pci_exp_ep.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="xilinx_pci_exp_ep.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="xilinx_pci_exp_ep.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="xilinx_pci_exp_ep.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="xilinx_pci_exp_ep.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="xilinx_pci_exp_ep.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xilinx_pci_exp_ep.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="xilinx_pci_exp_ep.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="xilinx_pci_exp_ep.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="xilinx_pci_exp_ep.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="xilinx_pci_exp_ep.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="xilinx_pci_exp_ep.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="xilinx_pci_exp_ep.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="xilinx_pci_exp_ep.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="xilinx_pci_exp_ep.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="xilinx_pci_exp_ep.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="xilinx_pci_exp_ep_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="xilinx_pci_exp_ep_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="xilinx_pci_exp_ep_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="xilinx_pci_exp_ep_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="xilinx_pci_exp_ep_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="xilinx_pci_exp_ep_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pci_exp_ep_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pci_exp_ep_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="xilinx_pci_exp_ep_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="xilinx_pci_exp_ep_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pci_exp_ep_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="xilinx_pci_exp_ep_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="xilinx_pci_exp_ep_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="xilinx_pci_exp_ep_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xilinx_pci_exp_ep_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1407267344" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1407267344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1407267344" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1407267344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1407267344" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1407267344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1407267344" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1407267344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1407267344" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1407267344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1407267344" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1407267344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1407267344" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1407267344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408217987" xil_pn:in_ck="-8571477290790089285" xil_pn:name="TRANEXT_xstsynthesize_virtex5" xil_pn:prop_ck="1067973041453693057" xil_pn:start_ts="1408217915">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.lso"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.ngc"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.ngr"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.prj"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.stx"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.syr"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.xst"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_xst.xrpt"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1407526367" xil_pn:name="TRAN_compileBCD2" xil_pn:start_ts="1407526367">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1408217995" xil_pn:in_ck="6560567454838247316" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6936862896972072236" xil_pn:start_ts="1408217987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.bld"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.ngd"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1408218094" xil_pn:in_ck="6560567454838247317" xil_pn:name="TRANEXT_map_virtex5" xil_pn:prop_ck="6733564432430981316" xil_pn:start_ts="1408217995">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.pcf"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_map.map"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_map.mrp"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_map.ncd"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_map.ngm"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_map.xrpt"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_summary.xml"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1408218161" xil_pn:in_ck="-5424845309114326738" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4097515898943074650" xil_pn:start_ts="1408218094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.ncd"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.pad"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.par"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.ptwx"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.unroutes"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.xpi"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_pad.csv"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_pad.txt"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1408218195" xil_pn:in_ck="-148161276340313094" xil_pn:name="TRANEXT_bitFile_virtex5" xil_pn:prop_ck="1555517831305455702" xil_pn:start_ts="1408218161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.bgn"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.bit"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.drc"/>
      <outfile xil_pn:name="xilinx_pci_exp_ep.ut"/>
    </transform>
    <transform xil_pn:end_ts="1407874293" xil_pn:name="TRAN_configureTargetDevice" xil_pn:start_ts="1407874281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1407873776" xil_pn:name="TRAN_postRouteTrce" xil_pn:start_ts="1407873763">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
  </transforms>

</generated_project>
