static int mpc512x_psc_spi_transfer_setup(struct spi_device *spi,\r\nstruct spi_transfer *t)\r\n{\r\nstruct mpc512x_psc_spi_cs *cs = spi->controller_state;\r\ncs->speed_hz = (t && t->speed_hz)\r\n? t->speed_hz : spi->max_speed_hz;\r\ncs->bits_per_word = (t && t->bits_per_word)\r\n? t->bits_per_word : spi->bits_per_word;\r\ncs->bits_per_word = ((cs->bits_per_word + 7) / 8) * 8;\r\nreturn 0;\r\n}\r\nstatic void mpc512x_psc_spi_activate_cs(struct spi_device *spi)\r\n{\r\nstruct mpc512x_psc_spi_cs *cs = spi->controller_state;\r\nstruct mpc512x_psc_spi *mps = spi_master_get_devdata(spi->master);\r\nstruct mpc52xx_psc __iomem *psc = mps->psc;\r\nu32 sicr;\r\nu32 ccr;\r\nu16 bclkdiv;\r\nsicr = in_be32(&psc->sicr);\r\nif (spi->mode & SPI_CPHA)\r\nsicr |= 0x00001000;\r\nelse\r\nsicr &= ~0x00001000;\r\nif (spi->mode & SPI_CPOL)\r\nsicr |= 0x00002000;\r\nelse\r\nsicr &= ~0x00002000;\r\nif (spi->mode & SPI_LSB_FIRST)\r\nsicr |= 0x10000000;\r\nelse\r\nsicr &= ~0x10000000;\r\nout_be32(&psc->sicr, sicr);\r\nccr = in_be32(&psc->ccr);\r\nccr &= 0xFF000000;\r\nif (cs->speed_hz)\r\nbclkdiv = (mps->mclk / cs->speed_hz) - 1;\r\nelse\r\nbclkdiv = (mps->mclk / 1000000) - 1;\r\nccr |= (((bclkdiv & 0xff) << 16) | (((bclkdiv >> 8) & 0xff) << 8));\r\nout_be32(&psc->ccr, ccr);\r\nmps->bits_per_word = cs->bits_per_word;\r\nif (mps->cs_control)\r\nmps->cs_control(spi, (spi->mode & SPI_CS_HIGH) ? 1 : 0);\r\n}\r\nstatic void mpc512x_psc_spi_deactivate_cs(struct spi_device *spi)\r\n{\r\nstruct mpc512x_psc_spi *mps = spi_master_get_devdata(spi->master);\r\nif (mps->cs_control)\r\nmps->cs_control(spi, (spi->mode & SPI_CS_HIGH) ? 0 : 1);\r\n}\r\nstatic int mpc512x_psc_spi_transfer_rxtx(struct spi_device *spi,\r\nstruct spi_transfer *t)\r\n{\r\nstruct mpc512x_psc_spi *mps = spi_master_get_devdata(spi->master);\r\nstruct mpc52xx_psc __iomem *psc = mps->psc;\r\nstruct mpc512x_psc_fifo __iomem *fifo = mps->fifo;\r\nsize_t len = t->len;\r\nu8 *tx_buf = (u8 *)t->tx_buf;\r\nu8 *rx_buf = (u8 *)t->rx_buf;\r\nif (!tx_buf && !rx_buf && t->len)\r\nreturn -EINVAL;\r\nin_8(&psc->mode);\r\nout_8(&psc->mode, 0x0);\r\nwhile (len) {\r\nint count;\r\nint i;\r\nu8 data;\r\nsize_t fifosz;\r\nint rxcount;\r\nfifosz = MPC512x_PSC_FIFO_SZ(in_be32(&fifo->txsz));\r\ncount = min(fifosz, len);\r\nfor (i = count; i > 0; i--) {\r\ndata = tx_buf ? *tx_buf++ : 0;\r\nif (len == EOFBYTE)\r\nsetbits32(&fifo->txcmd, MPC512x_PSC_FIFO_EOF);\r\nout_8(&fifo->txdata_8, data);\r\nlen--;\r\n}\r\nINIT_COMPLETION(mps->done);\r\nout_be32(&fifo->txisr, MPC512x_PSC_FIFO_EMPTY);\r\nout_be32(&fifo->tximr, MPC512x_PSC_FIFO_EMPTY);\r\nout_8(&psc->command,\r\nMPC52xx_PSC_TX_ENABLE | MPC52xx_PSC_RX_ENABLE);\r\nwait_for_completion(&mps->done);\r\nmdelay(1);\r\nrxcount = in_be32(&fifo->rxcnt);\r\nif (rxcount != count)\r\nmdelay(1);\r\nrxcount = in_be32(&fifo->rxcnt);\r\nif (rxcount != count) {\r\ndev_warn(&spi->dev, "expected %d bytes in rx fifo "\r\n"but got %d\n", count, rxcount);\r\n}\r\nrxcount = min(rxcount, count);\r\nfor (i = rxcount; i > 0; i--) {\r\ndata = in_8(&fifo->rxdata_8);\r\nif (rx_buf)\r\n*rx_buf++ = data;\r\n}\r\nwhile (in_be32(&fifo->rxcnt)) {\r\nin_8(&fifo->rxdata_8);\r\n}\r\nout_8(&psc->command,\r\nMPC52xx_PSC_TX_DISABLE | MPC52xx_PSC_RX_DISABLE);\r\n}\r\nout_8(&psc->command, MPC52xx_PSC_TX_DISABLE | MPC52xx_PSC_RX_DISABLE);\r\nout_be32(&fifo->tximr, 0);\r\nreturn 0;\r\n}\r\nstatic void mpc512x_psc_spi_work(struct work_struct *work)\r\n{\r\nstruct mpc512x_psc_spi *mps = container_of(work,\r\nstruct mpc512x_psc_spi,\r\nwork);\r\nspin_lock_irq(&mps->lock);\r\nmps->busy = 1;\r\nwhile (!list_empty(&mps->queue)) {\r\nstruct spi_message *m;\r\nstruct spi_device *spi;\r\nstruct spi_transfer *t = NULL;\r\nunsigned cs_change;\r\nint status;\r\nm = container_of(mps->queue.next, struct spi_message, queue);\r\nlist_del_init(&m->queue);\r\nspin_unlock_irq(&mps->lock);\r\nspi = m->spi;\r\ncs_change = 1;\r\nstatus = 0;\r\nlist_for_each_entry(t, &m->transfers, transfer_list) {\r\nif (t->bits_per_word || t->speed_hz) {\r\nstatus = mpc512x_psc_spi_transfer_setup(spi, t);\r\nif (status < 0)\r\nbreak;\r\n}\r\nif (cs_change)\r\nmpc512x_psc_spi_activate_cs(spi);\r\ncs_change = t->cs_change;\r\nstatus = mpc512x_psc_spi_transfer_rxtx(spi, t);\r\nif (status)\r\nbreak;\r\nm->actual_length += t->len;\r\nif (t->delay_usecs)\r\nudelay(t->delay_usecs);\r\nif (cs_change)\r\nmpc512x_psc_spi_deactivate_cs(spi);\r\n}\r\nm->status = status;\r\nm->complete(m->context);\r\nif (status || !cs_change)\r\nmpc512x_psc_spi_deactivate_cs(spi);\r\nmpc512x_psc_spi_transfer_setup(spi, NULL);\r\nspin_lock_irq(&mps->lock);\r\n}\r\nmps->busy = 0;\r\nspin_unlock_irq(&mps->lock);\r\n}\r\nstatic int mpc512x_psc_spi_setup(struct spi_device *spi)\r\n{\r\nstruct mpc512x_psc_spi *mps = spi_master_get_devdata(spi->master);\r\nstruct mpc512x_psc_spi_cs *cs = spi->controller_state;\r\nunsigned long flags;\r\nif (spi->bits_per_word % 8)\r\nreturn -EINVAL;\r\nif (!cs) {\r\ncs = kzalloc(sizeof *cs, GFP_KERNEL);\r\nif (!cs)\r\nreturn -ENOMEM;\r\nspi->controller_state = cs;\r\n}\r\ncs->bits_per_word = spi->bits_per_word;\r\ncs->speed_hz = spi->max_speed_hz;\r\nspin_lock_irqsave(&mps->lock, flags);\r\nif (!mps->busy)\r\nmpc512x_psc_spi_deactivate_cs(spi);\r\nspin_unlock_irqrestore(&mps->lock, flags);\r\nreturn 0;\r\n}\r\nstatic int mpc512x_psc_spi_transfer(struct spi_device *spi,\r\nstruct spi_message *m)\r\n{\r\nstruct mpc512x_psc_spi *mps = spi_master_get_devdata(spi->master);\r\nunsigned long flags;\r\nm->actual_length = 0;\r\nm->status = -EINPROGRESS;\r\nspin_lock_irqsave(&mps->lock, flags);\r\nlist_add_tail(&m->queue, &mps->queue);\r\nqueue_work(mps->workqueue, &mps->work);\r\nspin_unlock_irqrestore(&mps->lock, flags);\r\nreturn 0;\r\n}\r\nstatic void mpc512x_psc_spi_cleanup(struct spi_device *spi)\r\n{\r\nkfree(spi->controller_state);\r\n}\r\nstatic int mpc512x_psc_spi_port_config(struct spi_master *master,\r\nstruct mpc512x_psc_spi *mps)\r\n{\r\nstruct mpc52xx_psc __iomem *psc = mps->psc;\r\nstruct mpc512x_psc_fifo __iomem *fifo = mps->fifo;\r\nstruct clk *spiclk;\r\nint ret = 0;\r\nchar name[32];\r\nu32 sicr;\r\nu32 ccr;\r\nu16 bclkdiv;\r\nsprintf(name, "psc%d_mclk", master->bus_num);\r\nspiclk = clk_get(&master->dev, name);\r\nclk_enable(spiclk);\r\nmps->mclk = clk_get_rate(spiclk);\r\nclk_put(spiclk);\r\nout_8(&psc->command, MPC52xx_PSC_RST_RX);\r\nout_8(&psc->command, MPC52xx_PSC_RST_TX);\r\nout_8(&psc->command, MPC52xx_PSC_TX_DISABLE | MPC52xx_PSC_RX_DISABLE);\r\nout_be16(&psc->isr_imr.imr, 0);\r\nout_be32(&fifo->tximr, 0);\r\nout_be32(&fifo->rximr, 0);\r\nsicr = 0x01000000 |\r\n0x00800000 |\r\n0x00008000 |\r\n0x00004000 |\r\n0x00000800;\r\nout_be32(&psc->sicr, sicr);\r\nccr = in_be32(&psc->ccr);\r\nccr &= 0xFF000000;\r\nbclkdiv = (mps->mclk / 1000000) - 1;\r\nccr |= (((bclkdiv & 0xff) << 16) | (((bclkdiv >> 8) & 0xff) << 8));\r\nout_be32(&psc->ccr, ccr);\r\nout_8(&psc->ctur, 0x00);\r\nout_8(&psc->ctlr, 0x82);\r\nout_be32(&fifo->rxalarm, 0xfff);\r\nout_be32(&fifo->txalarm, 0);\r\nout_be32(&fifo->rxcmd,\r\nMPC512x_PSC_FIFO_ENABLE_SLICE | MPC512x_PSC_FIFO_ENABLE_DMA);\r\nout_be32(&fifo->txcmd,\r\nMPC512x_PSC_FIFO_ENABLE_SLICE | MPC512x_PSC_FIFO_ENABLE_DMA);\r\nmps->bits_per_word = 8;\r\nreturn ret;\r\n}\r\nstatic irqreturn_t mpc512x_psc_spi_isr(int irq, void *dev_id)\r\n{\r\nstruct mpc512x_psc_spi *mps = (struct mpc512x_psc_spi *)dev_id;\r\nstruct mpc512x_psc_fifo __iomem *fifo = mps->fifo;\r\nif (in_be32(&fifo->txisr) &\r\nin_be32(&fifo->tximr) & MPC512x_PSC_FIFO_EMPTY) {\r\nout_be32(&fifo->txisr, MPC512x_PSC_FIFO_EMPTY);\r\nout_be32(&fifo->tximr, 0);\r\ncomplete(&mps->done);\r\nreturn IRQ_HANDLED;\r\n}\r\nreturn IRQ_NONE;\r\n}\r\nstatic int __devinit mpc512x_psc_spi_do_probe(struct device *dev, u32 regaddr,\r\nu32 size, unsigned int irq,\r\ns16 bus_num)\r\n{\r\nstruct fsl_spi_platform_data *pdata = dev->platform_data;\r\nstruct mpc512x_psc_spi *mps;\r\nstruct spi_master *master;\r\nint ret;\r\nvoid *tempp;\r\nmaster = spi_alloc_master(dev, sizeof *mps);\r\nif (master == NULL)\r\nreturn -ENOMEM;\r\ndev_set_drvdata(dev, master);\r\nmps = spi_master_get_devdata(master);\r\nmps->irq = irq;\r\nif (pdata == NULL) {\r\ndev_err(dev, "probe called without platform data, no "\r\n"cs_control function will be called\n");\r\nmps->cs_control = NULL;\r\nmps->sysclk = 0;\r\nmaster->bus_num = bus_num;\r\nmaster->num_chipselect = 255;\r\n} else {\r\nmps->cs_control = pdata->cs_control;\r\nmps->sysclk = pdata->sysclk;\r\nmaster->bus_num = pdata->bus_num;\r\nmaster->num_chipselect = pdata->max_chipselect;\r\n}\r\nmaster->setup = mpc512x_psc_spi_setup;\r\nmaster->transfer = mpc512x_psc_spi_transfer;\r\nmaster->cleanup = mpc512x_psc_spi_cleanup;\r\nmaster->dev.of_node = dev->of_node;\r\ntempp = ioremap(regaddr, size);\r\nif (!tempp) {\r\ndev_err(dev, "could not ioremap I/O port range\n");\r\nret = -EFAULT;\r\ngoto free_master;\r\n}\r\nmps->psc = tempp;\r\nmps->fifo =\r\n(struct mpc512x_psc_fifo *)(tempp + sizeof(struct mpc52xx_psc));\r\nret = request_irq(mps->irq, mpc512x_psc_spi_isr, IRQF_SHARED,\r\n"mpc512x-psc-spi", mps);\r\nif (ret)\r\ngoto free_master;\r\nret = mpc512x_psc_spi_port_config(master, mps);\r\nif (ret < 0)\r\ngoto free_irq;\r\nspin_lock_init(&mps->lock);\r\ninit_completion(&mps->done);\r\nINIT_WORK(&mps->work, mpc512x_psc_spi_work);\r\nINIT_LIST_HEAD(&mps->queue);\r\nmps->workqueue =\r\ncreate_singlethread_workqueue(dev_name(master->dev.parent));\r\nif (mps->workqueue == NULL) {\r\nret = -EBUSY;\r\ngoto free_irq;\r\n}\r\nret = spi_register_master(master);\r\nif (ret < 0)\r\ngoto unreg_master;\r\nreturn ret;\r\nunreg_master:\r\ndestroy_workqueue(mps->workqueue);\r\nfree_irq:\r\nfree_irq(mps->irq, mps);\r\nfree_master:\r\nif (mps->psc)\r\niounmap(mps->psc);\r\nspi_master_put(master);\r\nreturn ret;\r\n}\r\nstatic int __devexit mpc512x_psc_spi_do_remove(struct device *dev)\r\n{\r\nstruct spi_master *master = dev_get_drvdata(dev);\r\nstruct mpc512x_psc_spi *mps = spi_master_get_devdata(master);\r\nflush_workqueue(mps->workqueue);\r\ndestroy_workqueue(mps->workqueue);\r\nspi_unregister_master(master);\r\nfree_irq(mps->irq, mps);\r\nif (mps->psc)\r\niounmap(mps->psc);\r\nreturn 0;\r\n}\r\nstatic int __devinit mpc512x_psc_spi_of_probe(struct platform_device *op)\r\n{\r\nconst u32 *regaddr_p;\r\nu64 regaddr64, size64;\r\ns16 id = -1;\r\nregaddr_p = of_get_address(op->dev.of_node, 0, &size64, NULL);\r\nif (!regaddr_p) {\r\ndev_err(&op->dev, "Invalid PSC address\n");\r\nreturn -EINVAL;\r\n}\r\nregaddr64 = of_translate_address(op->dev.of_node, regaddr_p);\r\nif (op->dev.platform_data == NULL) {\r\nconst u32 *psc_nump;\r\npsc_nump = of_get_property(op->dev.of_node, "cell-index", NULL);\r\nif (!psc_nump || *psc_nump > 11) {\r\ndev_err(&op->dev, "mpc512x_psc_spi: Device node %s "\r\n"has invalid cell-index property\n",\r\nop->dev.of_node->full_name);\r\nreturn -EINVAL;\r\n}\r\nid = *psc_nump;\r\n}\r\nreturn mpc512x_psc_spi_do_probe(&op->dev, (u32) regaddr64, (u32) size64,\r\nirq_of_parse_and_map(op->dev.of_node, 0), id);\r\n}\r\nstatic int __devexit mpc512x_psc_spi_of_remove(struct platform_device *op)\r\n{\r\nreturn mpc512x_psc_spi_do_remove(&op->dev);\r\n}
