<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure 12.11 for a folded-cascade operational amplifier circuit that employs two parallel complementary input stages to achieve rail-to-rail input common mode operation in the text book.</p> <p>Refer to Figure 12.9 for complete circuit of the folded-cascade CMOS amplifier in the text book.</p> <p>All transistors are operating at equal overdrive voltages of</p> <p>Determine the lower limit of the input common mode range.</p> <p> <img src="images/3657-12-20P-i1.png" /> </p> <p>All transistors are operating at equal overdrive voltages.</p> <p> <img src="images/3657-12-20P-i2.png" /> </p> <p>Substitute <img src="images/3657-12-20P-i3.png" /> for <img src="images/3657-12-20P-i4.png" />, <img src="images/3657-12-20P-i5.png" /> for <img src="images/3657-12-20P-i6.png" /> and <img src="images/3657-12-20P-i7.png" />for <img src="images/3657-12-20P-i8.png" />in the equation.</p> <p> <img src="images/3657-12-20P-i9.png" /> </p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>Determine the upper limit of the input common mode range.</p> <p> <img src="images/3657-12-20P-i10.png" /> </p> <p>All transistors are operating at equal overdrive voltages.</p> <p> <img src="images/3657-12-20P-i11.png" /> </p> <p>Substitute <img src="images/3657-12-20P-i12.png" /> for <img src="images/3657-12-20P-i13.png" />, <img src="images/3657-12-20P-i14.png" /> for <img src="images/3657-12-20P-i15.png" /> and <img src="images/3657-12-20P-i16.png" />for <img src="images/3657-12-20P-i17.png" />in the equation.</p> <p> <img src="images/3657-12-20P-i18.png" /> </p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>(a)</p> <p>Determine the range over which the NMOS input stage operates.</p> <p> <img src="images/3657-12-20P-i19.png" /> </p> <p>Substitute <img src="images/3657-12-20P-i20.png" /> for <img src="images/3657-12-20P-i21.png" /> and <img src="images/3657-12-20P-i22.png" /> for <img src="images/3657-12-20P-i23.png" />in the text book.</p> <p> <img src="images/3657-12-20P-i24.png" /> </p> <p>Thus, the range over which the NMOS input state operates is,</p> <p> <img src="images/3657-12-20P-i25.png" />.</p> </div><h4><strong>Step 4:</strong></h4><div class="answer"> <p>(b)</p> <p>Determine the range over which the PMOS input stage operates.</p> <p> <img src="images/3657-12-20P-i26.png" /> </p> <p>Substitute <img src="images/3657-12-20P-i27.png" /> for <img src="images/3657-12-20P-i28.png" /> and <img src="images/3657-12-20P-i29.png" /> for <img src="images/3657-12-20P-i30.png" />in the text book.</p> <p> <img src="images/3657-12-20P-i31.png" /> </p> <p>Thus, the range over which the PMOS input stage operates is,</p> <p> <img src="images/3657-12-20P-i32.png" />.</p> </div><h4><strong>Step 5:</strong></h4><div class="answer"> <p>(c)</p> <p>Determine the range over which both the NMOS and the PMOS operates.</p> <p> <img src="images/3657-12-20P-i33.png" /> </p> <p>Substitute <img src="images/3657-12-20P-i34.png" /> for <img src="images/3657-12-20P-i35.png" />in the text book.</p> <p> <img src="images/3657-12-20P-i36.png" /> </p> <p>Thus, the range over which both the NMOS and the PMOS operates is,</p> <p> <img src="images/3657-12-20P-i37.png" />.</p> </div><h4><strong>Step 6:</strong></h4><div class="answer"> <p>(d)</p> <p>Determine the input common-mode range.</p> <p> <img src="images/3657-12-20P-i38.png" /> </p> <p>Substitute <img src="images/3657-12-20P-i39.png" /> for <img src="images/3657-12-20P-i40.png" />in the text book.</p> <p> <img src="images/3657-12-20P-i41.png" /> </p> <p>Thus, the input common-mode range is,</p> <p> <img src="images/3657-12-20P-i42.png" />.</p></div>