m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vALU
Z0 !s110 1633625063
!i10b 1
!s100 oXTJGY5YbZWMR^]hnZVIf3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I`b77H3<VGLA9KUbLagNYS0
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/FPGA/CompurterAchitecture/RISCV/sim
w1633623923
8D:/FPGA/CompurterAchitecture/RISCV/sim/ALU.v
FD:/FPGA/CompurterAchitecture/RISCV/sim/ALU.v
!i122 832
L0 1 33
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1633625063.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/sim/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/sim/ALU.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
n@a@l@u
vALU_tb
R0
!i10b 1
!s100 dElWG^^`7C@X5LnYbL<nX0
R1
I2JGWZ<D]530BClU2mkG1z2
R2
R3
w1633624390
8D:/FPGA/CompurterAchitecture/RISCV/sim/ALU_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/sim/ALU_tb.v
!i122 831
L0 1 21
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV/sim/ALU_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/sim/ALU_tb.v|
!i113 1
R6
R7
n@a@l@u_tb
vDMEM
Z8 !s110 1633625062
!i10b 1
!s100 4E7f>9AdBVnN:1XJc5Dnb2
R1
IL4XQ1LP7;YWI@<XVd=d^^0
R2
R3
w1633501708
8D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v
FD:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v
!i122 819
L0 1 37
R4
r1
!s85 0
31
Z9 !s108 1633625062.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/DMEM.v|
!i113 1
R6
R7
n@d@m@e@m
vDMEM_ADDJ
R8
!i10b 1
!s100 VP70RlO7:U?`D`?;IJKn_2
R1
IK7d8UmPVkDYhRPJ`A[[Sc1
R2
R3
w1633504638
8D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v
FD:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v
!i122 821
L0 1 34
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/DMEM_ADDJ.v|
!i113 1
R6
R7
n@d@m@e@m_@a@d@d@j
vDMEM_ADDJ_tb
R8
!i10b 1
!s100 BY0R1nAeHSLJTdeEJU=g@0
R1
I]@aV^^]@6X:C@RFZSdaT<1
R2
R3
w1633505018
8D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v
!i122 822
L0 1 30
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_ADDJ_tb.v|
!i113 1
R6
R7
n@d@m@e@m_@a@d@d@j_tb
vDMEM_tb
R8
!i10b 1
!s100 e]TETWAbTNUN39?eCUa0c1
R1
IC>cD12X>EZbjfKBYjMDD^0
R2
R3
w1633501973
8D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v
!i122 820
L0 2 41
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/DMEM_tb.v|
!i113 1
R6
R7
n@d@m@e@m_tb
vIMEM
Z10 !s110 1633625061
!i10b 1
!s100 SJA0^beMQ4?GW?TP<`<DU3
R1
IAh7]6LF>a9F]3_ANlA7XO0
R2
R3
w1633525730
8D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v
FD:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v
!i122 817
L0 7 30
R4
r1
!s85 0
31
Z11 !s108 1633625061.000000
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/IMEM.v|
!i113 1
R6
R7
n@i@m@e@m
vIMEM_Test
R10
!i10b 1
!s100 O8i45]j>DAn?^ZZ?@cSID3
R1
IQm=7WBbeO8]C[UXTm?`]Z1
R2
R3
w1633449071
8D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v
!i122 818
L0 2 13
R4
r1
!s85 0
31
R11
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/IMEM_tb.v|
!i113 1
R6
R7
n@i@m@e@m_@test
vImmGen
R0
!i10b 1
!s100 ^9=mXnRG;IZ4AoK3hWKki1
R1
Ig2]OZRYkIAF1OK74JV<^Q3
R2
R3
w1633620500
8D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v
!i122 829
L0 1 27
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ImmGen.v|
!i113 1
R6
R7
n@imm@gen
vImmGen_tb
R0
!i10b 1
!s100 aDIWfmRcT7Q8XailNCfc83
R1
IQRO1ae1<J4EVY[SK5hYmB2
R2
R3
w1633619992
Z12 8D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v
Z13 FD:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v
!i122 830
L0 1 43
R4
r1
!s85 0
31
R5
Z14 !s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v|
Z15 !s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ImmGen_tb.v|
!i113 1
R6
R7
n@imm@gen_tb
vInstGen_tb
!s110 1633609635
!i10b 1
!s100 R`0TNDUcbG::d_j:J^;]V3
R1
I[idodOQGgE6;Y`H;4S]682
R2
R3
w1633609628
R12
R13
!i122 397
Z16 L0 1 17
R4
r1
!s85 0
31
!s108 1633609635.000000
R14
R15
!i113 1
R6
R7
n@inst@gen_tb
vREGBank
R0
!i10b 1
!s100 b_MG[TbFOIbl=SRILb@WE3
R1
I4L9mO?Qg`l]B_XaZZ4kc51
R2
R3
w1633595565
8D:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v
FD:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v
!i122 827
L0 1 42
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/REGBank.v|
!i113 1
R6
R7
n@r@e@g@bank
vREGBank_tb
R0
!i10b 1
!s100 =>iGMTHObjn>2JU>Og2I61
R1
Ic_Fd9CEn]f7g9z@ajzP>Z0
R2
R3
w1633607579
8D:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v
!i122 828
L0 1 39
R4
r1
!s85 0
31
R5
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/REGBank_tb.v|
!i113 1
R6
R7
n@r@e@g@bank_tb
vROMControl
R8
!i10b 1
!s100 hl8K?QGUZB4I:@:n0CRI02
R1
I7LDb6eL1SX8SH`5DeF;[a2
R2
R3
w1633536357
8D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v
!i122 823
L0 1 72
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ROMControl.v|
!i113 1
R6
R7
n@r@o@m@control
vROMControl_tb
R8
!i10b 1
!s100 lRHg59bUf?hGJIna:D_eA2
R1
I@^Ik26^n]0lDoUEH9BoVW2
R2
R3
w1633536589
8D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v
!i122 824
R16
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ROMControl_tb.v|
!i113 1
R6
R7
n@r@o@m@control_tb
vROMDecoder
R8
!i10b 1
!s100 NFgA0HL4Nz=CcY@Z>UXd61
R1
IIL^QLmZLT__nhGN]<5FXb1
R2
R3
w1633578973
8D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v
FD:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v
!i122 825
L0 1 83
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/src/ROMDecoder.v|
!i113 1
R6
R7
n@r@o@m@decoder
vROMDecoder_tb
R0
!i10b 1
!s100 SSQIg9DkDD1nBF=_CK8<n2
R1
Ib6Y:5:=CR[6[oAVmhccV93
R2
R3
w1633593548
8D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v
FD:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v
!i122 826
L0 1 20
R4
r1
!s85 0
31
R9
!s107 D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/FPGA/CompurterAchitecture/RISCV/tb/ROMDecoder_tb.v|
!i113 1
R6
R7
n@r@o@m@decoder_tb
