Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Projects_SisDigAva/P10a_Ripple_Adder/Ripple_Adder_vtb_isim_beh.exe -prj D:/Projects_SisDigAva/P10a_Ripple_Adder/Ripple_Adder_vtb_beh.prj work.Ripple_Adder_vtb 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Projects_SisDigAva/P10a_Ripple_Adder/Ripple_Adder.vhd" into library work
Parsing VHDL file "D:/Projects_SisDigAva/P10a_Ripple_Adder/Ripple_Adder_vtb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 120948 KB
Fuse CPU Usage: 280 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity Ripple_Adder [ripple_adder_default]
Compiling architecture behavior of entity ripple_adder_vtb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable D:/Projects_SisDigAva/P10a_Ripple_Adder/Ripple_Adder_vtb_isim_beh.exe
Fuse Memory Usage: 130916 KB
Fuse CPU Usage: 374 ms
