Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Wed Apr 12 12:43:45 2017
| Host             : TiagoHenriques running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.114  |
| Dynamic (W)              | 0.016  |
| Device Static (W)        | 0.097  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 84.5   |
| Junction Temperature (C) | 25.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |     1649 |       --- |             --- |
|   LUT as Logic |    <0.001 |      852 |     63400 |            1.34 |
|   Register     |    <0.001 |       62 |    126800 |            0.05 |
|   CARRY4       |    <0.001 |       68 |     15850 |            0.43 |
|   Others       |     0.000 |       26 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |       24 |     63400 |            0.04 |
| Signals        |    <0.001 |     1303 |       --- |             --- |
| Block RAM      |     0.000 |        2 |       135 |            1.48 |
| I/O            |     0.015 |       32 |       210 |           15.24 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.114 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.002 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs                |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| design_1_wrapper                               |     0.016 |
|   design_1_i                                   |     0.002 |
|     EightDisplayControl_0                      |    <0.001 |
|       U0                                       |    <0.001 |
|     blk_mem_gen_0                              |    <0.001 |
|       U0                                       |    <0.001 |
|         inst_blk_mem_gen                       |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen |    <0.001 |
|             valid.cstr                         |    <0.001 |
|               ramloop[0].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|               ramloop[1].ram.r                 |    <0.001 |
|                 prim_init.ram                  |    <0.001 |
|     clock_divider_0                            |    <0.001 |
|       U0                                       |    <0.001 |
|     sort_4bits_0                               |     0.000 |
|       U0                                       |     0.000 |
|     sort_4bits_1                               |     0.000 |
|       U0                                       |     0.000 |
|     sort_4bits_2                               |     0.000 |
|       U0                                       |     0.000 |
|     sort_4bits_3                               |     0.000 |
|       U0                                       |     0.000 |
|     sort_4bits_4                               |     0.000 |
|       U0                                       |     0.000 |
|     sort_4bits_5                               |     0.000 |
|       U0                                       |     0.000 |
|     sort_4bits_6                               |     0.000 |
|       U0                                       |     0.000 |
|     sort_4bits_7                               |     0.000 |
|       U0                                       |     0.000 |
|     sort_8bit_0                                |     0.000 |
|       U0                                       |     0.000 |
|     sort_8bit_1                                |     0.000 |
|       U0                                       |     0.000 |
|     sort_gen_0                                 |     0.000 |
|       U0                                       |     0.000 |
|     valuesSorted_0                             |    <0.001 |
|       U0                                       |    <0.001 |
|     xlconcat_0                                 |     0.000 |
|     xlconcat_1                                 |     0.000 |
|     xlconstant_0                               |     0.000 |
|     xlslice_0                                  |     0.000 |
|     xlslice_1                                  |     0.000 |
|     xlslice_10                                 |     0.000 |
|     xlslice_2                                  |     0.000 |
|     xlslice_3                                  |     0.000 |
|     xlslice_4                                  |     0.000 |
|     xlslice_5                                  |     0.000 |
|     xlslice_6                                  |     0.000 |
|     xlslice_7                                  |     0.000 |
|     xlslice_8                                  |     0.000 |
+------------------------------------------------+-----------+


