

================================================================
== Vitis HLS Report for 'detectCoul'
================================================================
* Date:           Fri Mar 28 16:16:27 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        tp3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.722 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  15.000 ns|  15.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1466|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     197|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     197|   1466|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln46_fu_128_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln50_fu_152_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln70_fu_608_p2        |         +|   0|  0|  39|          32|           1|
    |add_ln88_fu_526_p2        |         +|   0|  0|  39|          32|           1|
    |and_ln102_fu_671_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln106_1_fu_804_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln106_fu_779_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln110_fu_699_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_114_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln48_1_fu_424_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln48_fu_146_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln52_1_fu_492_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln52_fu_170_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln56_1_fu_286_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln56_fu_182_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln63_1_fu_312_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln63_fu_194_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln70_1_fu_452_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln70_fu_206_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln77_1_fu_224_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_2_fu_254_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_3_fu_344_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_4_fu_382_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_5_fu_400_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_6_fu_504_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln77_fu_212_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln90_fu_630_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln94_1_fu_715_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln94_fu_645_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln98_1_fu_733_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln98_fu_661_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln102_fu_667_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln106_fu_677_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln110_fu_694_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln120_fu_532_p2      |      icmp|   0|  0|  39|          32|          17|
    |icmp_ln44_1_fu_108_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln44_fu_102_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_1_fu_140_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln48_fu_134_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln52_1_fu_164_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln52_fu_158_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln56_fu_176_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln63_fu_188_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln70_fu_200_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln90_1_fu_625_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln90_fu_621_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln94_1_fu_640_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln94_fu_636_p2       |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln98_1_fu_656_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln98_fu_651_p2       |      icmp|   0|  0|  39|          32|          32|
    |or_ln102_1_fu_767_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln102_fu_761_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln106_1_fu_810_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln106_2_fu_816_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln106_fu_688_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln120_1_fu_558_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_2_fu_572_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_3_fu_538_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln120_fu_544_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln48_fu_268_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln52_1_fu_274_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_242_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln56_fu_300_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln63_fu_326_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln70_fu_332_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln77_1_fu_236_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_2_fu_358_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_3_fu_370_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_4_fu_388_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_5_fu_406_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_6_fu_474_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_7_fu_486_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_8_fu_510_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln77_fu_230_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln94_fu_721_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln98_fu_747_p2         |        or|   0|  0|   2|           1|           1|
    |select_ln106_fu_785_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln120_1_fu_564_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln120_2_fu_827_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln120_3_fu_578_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln120_fu_550_p3    |    select|   0|  0|  32|           1|           1|
    |select_ln44_fu_260_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln48_fu_430_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln56_1_fu_438_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln56_fu_292_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln63_fu_318_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln70_fu_458_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln77_1_fu_466_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln77_2_fu_614_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln77_fu_350_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln98_1_fu_753_p3   |    select|   0|  0|   3|           1|           2|
    |select_ln98_fu_739_p3     |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln102_fu_773_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln106_1_fu_798_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln106_fu_682_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_418_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln48_fu_394_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln52_1_fu_280_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln52_2_fu_498_p2      |       xor|   0|  0|   2|           2|           1|
    |xor_ln52_fu_248_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln56_1_fu_376_p2      |       xor|   0|  0|   2|           2|           1|
    |xor_ln56_fu_306_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln63_fu_446_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_1_fu_338_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_fu_218_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln77_1_fu_412_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_2_fu_480_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_3_fu_516_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln77_fu_364_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln90_fu_709_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln94_fu_727_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|1466|         831|         981|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cptB                     |  32|   0|   32|          0|
    |cptG                     |  32|   0|   32|          0|
    |cptPix                   |  32|   0|   32|          0|
    |cptR                     |  32|   0|   32|          0|
    |icmp_ln120_reg_865       |   1|   0|    1|          0|
    |or_ln120_2_reg_876       |   1|   0|    1|          0|
    |or_ln77_8_reg_860        |   1|   0|    1|          0|
    |select_ln77_1_reg_850    |  32|   0|   32|          0|
    |select_ln77_reg_840      |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 197|   0|  197|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    detectCoul|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    detectCoul|  return value|
|resultats         |  out|    8|      ap_vld|     resultats|       pointer|
|resultats_ap_vld  |  out|    1|      ap_vld|     resultats|       pointer|
|valid             |  out|    8|      ap_vld|         valid|       pointer|
|valid_ap_vld      |  out|    1|      ap_vld|         valid|       pointer|
|pixIn             |   in|   96|     ap_none|         pixIn|        scalar|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.0>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%pixIn_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %pixIn"   --->   Operation 3 'read' 'pixIn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%pixIn_r = trunc i96 %pixIn_read"   --->   Operation 4 'trunc' 'pixIn_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pixIn_g = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %pixIn_read, i32 32, i32 63"   --->   Operation 5 'partselect' 'pixIn_g' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pixIn_b = partselect i32 @_ssdm_op_PartSelect.i32.i96.i32.i32, i96 %pixIn_read, i32 64, i32 95"   --->   Operation 6 'partselect' 'pixIn_b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.55ns)   --->   "%icmp_ln44 = icmp_sgt  i32 %pixIn_r, i32 %pixIn_g" [seuilCout.c:44]   --->   Operation 7 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (2.55ns)   --->   "%icmp_ln44_1 = icmp_sgt  i32 %pixIn_r, i32 %pixIn_b" [seuilCout.c:44]   --->   Operation 8 'icmp' 'icmp_ln44_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.97ns)   --->   "%and_ln44 = and i1 %icmp_ln44, i1 %icmp_ln44_1" [seuilCout.c:44]   --->   Operation 9 'and' 'and_ln44' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cptR_load = load i32 %cptR" [seuilCout.c:46]   --->   Operation 10 'load' 'cptR_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cptG_load = load i32 %cptG" [seuilCout.c:50]   --->   Operation 11 'load' 'cptG_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.55ns)   --->   "%add_ln46 = add i32 %cptR_load, i32 1" [seuilCout.c:46]   --->   Operation 12 'add' 'add_ln46' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.55ns)   --->   "%icmp_ln48 = icmp_sgt  i32 %pixIn_g, i32 %pixIn_r" [seuilCout.c:48]   --->   Operation 13 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.55ns)   --->   "%icmp_ln48_1 = icmp_sgt  i32 %pixIn_g, i32 %pixIn_b" [seuilCout.c:48]   --->   Operation 14 'icmp' 'icmp_ln48_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.97ns)   --->   "%and_ln48 = and i1 %icmp_ln48, i1 %icmp_ln48_1" [seuilCout.c:48]   --->   Operation 15 'and' 'and_ln48' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %cptG_load, i32 1" [seuilCout.c:50]   --->   Operation 16 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.55ns)   --->   "%icmp_ln52 = icmp_sgt  i32 %pixIn_b, i32 %pixIn_r" [seuilCout.c:52]   --->   Operation 17 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.55ns)   --->   "%icmp_ln52_1 = icmp_sgt  i32 %pixIn_b, i32 %pixIn_g" [seuilCout.c:52]   --->   Operation 18 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.97ns)   --->   "%and_ln52 = and i1 %icmp_ln52, i1 %icmp_ln52_1" [seuilCout.c:52]   --->   Operation 19 'and' 'and_ln52' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln56 = icmp_eq  i32 %pixIn_r, i32 %pixIn_g" [seuilCout.c:56]   --->   Operation 20 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.97ns)   --->   "%and_ln56 = and i1 %icmp_ln56, i1 %icmp_ln44_1" [seuilCout.c:56]   --->   Operation 21 'and' 'and_ln56' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (2.55ns)   --->   "%icmp_ln63 = icmp_eq  i32 %pixIn_r, i32 %pixIn_b" [seuilCout.c:63]   --->   Operation 22 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.97ns)   --->   "%and_ln63 = and i1 %icmp_ln63, i1 %icmp_ln44" [seuilCout.c:63]   --->   Operation 23 'and' 'and_ln63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln70 = icmp_eq  i32 %pixIn_g, i32 %pixIn_b" [seuilCout.c:70]   --->   Operation 24 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%and_ln70 = and i1 %icmp_ln70, i1 %icmp_ln48" [seuilCout.c:70]   --->   Operation 25 'and' 'and_ln70' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%and_ln77 = and i1 %icmp_ln56, i1 %icmp_ln63" [seuilCout.c:77]   --->   Operation 26 'and' 'and_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%xor_ln70 = xor i1 %and_ln70, i1 1" [seuilCout.c:70]   --->   Operation 27 'xor' 'xor_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%and_ln77_1 = and i1 %and_ln77, i1 %xor_ln70" [seuilCout.c:77]   --->   Operation 28 'and' 'and_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln77 = or i1 %and_ln63, i1 %and_ln77_1" [seuilCout.c:77]   --->   Operation 29 'or' 'or_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln77_1 = or i1 %or_ln77, i1 %and_ln56" [seuilCout.c:77]   --->   Operation 30 'or' 'or_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%or_ln52 = or i1 %and_ln48, i1 %and_ln52" [seuilCout.c:52]   --->   Operation 31 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_2)   --->   "%xor_ln52 = xor i1 %or_ln52, i1 1" [seuilCout.c:52]   --->   Operation 32 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln77_2 = and i1 %or_ln77_1, i1 %xor_ln52" [seuilCout.c:77]   --->   Operation 33 'and' 'and_ln77_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node select_ln56)   --->   "%select_ln44 = select i1 %and_ln44, i32 %add_ln46, i32 %cptR_load" [seuilCout.c:44]   --->   Operation 34 'select' 'select_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.97ns)   --->   "%or_ln48 = or i1 %and_ln44, i1 %and_ln48" [seuilCout.c:48]   --->   Operation 35 'or' 'or_ln48' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns)   --->   "%or_ln52_1 = or i1 %or_ln48, i1 %and_ln52" [seuilCout.c:52]   --->   Operation 36 'or' 'or_ln52_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln56_1)   --->   "%xor_ln52_1 = xor i1 %or_ln52_1, i1 1" [seuilCout.c:52]   --->   Operation 37 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln56_1 = and i1 %and_ln56, i1 %xor_ln52_1" [seuilCout.c:56]   --->   Operation 38 'and' 'and_ln56_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln56 = select i1 %and_ln56_1, i32 %add_ln46, i32 %select_ln44" [seuilCout.c:56]   --->   Operation 39 'select' 'select_ln56' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.97ns)   --->   "%or_ln56 = or i1 %or_ln52_1, i1 %and_ln56" [seuilCout.c:56]   --->   Operation 40 'or' 'or_ln56' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%xor_ln56 = xor i1 %or_ln56, i1 1" [seuilCout.c:56]   --->   Operation 41 'xor' 'xor_ln56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%and_ln63_1 = and i1 %and_ln63, i1 %xor_ln56" [seuilCout.c:63]   --->   Operation 42 'and' 'and_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln77)   --->   "%select_ln63 = select i1 %and_ln63_1, i32 %add_ln46, i32 %select_ln56" [seuilCout.c:63]   --->   Operation 43 'select' 'select_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.97ns)   --->   "%or_ln63 = or i1 %or_ln56, i1 %and_ln63" [seuilCout.c:63]   --->   Operation 44 'or' 'or_ln63' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%or_ln70 = or i1 %or_ln63, i1 %and_ln70" [seuilCout.c:70]   --->   Operation 45 'or' 'or_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln77_3)   --->   "%xor_ln70_1 = xor i1 %or_ln70, i1 1" [seuilCout.c:70]   --->   Operation 46 'xor' 'xor_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln77_3 = and i1 %and_ln77, i1 %xor_ln70_1" [seuilCout.c:77]   --->   Operation 47 'and' 'and_ln77_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln77 = select i1 %and_ln77_3, i32 %add_ln46, i32 %select_ln63" [seuilCout.c:77]   --->   Operation 48 'select' 'select_ln77' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.97ns)   --->   "%or_ln77_2 = or i1 %and_ln70, i1 %and_ln77" [seuilCout.c:77]   --->   Operation 49 'or' 'or_ln77_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%xor_ln77 = xor i1 %or_ln77_2, i1 1" [seuilCout.c:77]   --->   Operation 50 'xor' 'xor_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%or_ln77_3 = or i1 %and_ln63, i1 %xor_ln77" [seuilCout.c:77]   --->   Operation 51 'or' 'or_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%xor_ln56_1 = xor i1 %and_ln56, i1 1" [seuilCout.c:56]   --->   Operation 52 'xor' 'xor_ln56_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%and_ln77_4 = and i1 %or_ln77_3, i1 %xor_ln56_1" [seuilCout.c:77]   --->   Operation 53 'and' 'and_ln77_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%or_ln77_4 = or i1 %and_ln52, i1 %and_ln77_4" [seuilCout.c:77]   --->   Operation 54 'or' 'or_ln77_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%xor_ln48 = xor i1 %and_ln48, i1 1" [seuilCout.c:48]   --->   Operation 55 'xor' 'xor_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%and_ln77_5 = and i1 %or_ln77_4, i1 %xor_ln48" [seuilCout.c:77]   --->   Operation 56 'and' 'and_ln77_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node xor_ln77_1)   --->   "%or_ln77_5 = or i1 %and_ln44, i1 %and_ln77_5" [seuilCout.c:77]   --->   Operation 57 'or' 'or_ln77_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%xor_ln77_1 = xor i1 %or_ln77_5, i1 1" [seuilCout.c:77]   --->   Operation 58 'xor' 'xor_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%xor_ln44 = xor i1 %and_ln44, i1 1" [seuilCout.c:44]   --->   Operation 59 'xor' 'xor_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%and_ln48_1 = and i1 %and_ln48, i1 %xor_ln44" [seuilCout.c:48]   --->   Operation 60 'and' 'and_ln48_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln56_1)   --->   "%select_ln48 = select i1 %and_ln48_1, i32 %add_ln50, i32 %cptG_load" [seuilCout.c:48]   --->   Operation 61 'select' 'select_ln48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln56_1 = select i1 %and_ln56_1, i32 %add_ln50, i32 %select_ln48" [seuilCout.c:56]   --->   Operation 62 'select' 'select_ln56_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%xor_ln63 = xor i1 %or_ln63, i1 1" [seuilCout.c:63]   --->   Operation 63 'xor' 'xor_ln63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%and_ln70_1 = and i1 %and_ln70, i1 %xor_ln63" [seuilCout.c:70]   --->   Operation 64 'and' 'and_ln70_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln77_1)   --->   "%select_ln70 = select i1 %and_ln70_1, i32 %add_ln50, i32 %select_ln56_1" [seuilCout.c:70]   --->   Operation 65 'select' 'select_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln77_1 = select i1 %and_ln77_3, i32 %add_ln50, i32 %select_ln70" [seuilCout.c:77]   --->   Operation 66 'select' 'select_ln77_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%or_ln77_6 = or i1 %or_ln77_2, i1 %and_ln63" [seuilCout.c:77]   --->   Operation 67 'or' 'or_ln77_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%xor_ln77_2 = xor i1 %or_ln77_6, i1 1" [seuilCout.c:77]   --->   Operation 68 'xor' 'xor_ln77_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%or_ln77_7 = or i1 %and_ln56, i1 %xor_ln77_2" [seuilCout.c:77]   --->   Operation 69 'or' 'or_ln77_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%and_ln52_1 = and i1 %icmp_ln52, i1 %icmp_ln52_1" [seuilCout.c:52]   --->   Operation 70 'and' 'and_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%xor_ln52_2 = xor i1 %and_ln52_1, i1 1" [seuilCout.c:52]   --->   Operation 71 'xor' 'xor_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln77_8)   --->   "%and_ln77_6 = and i1 %or_ln77_7, i1 %xor_ln52_2" [seuilCout.c:77]   --->   Operation 72 'and' 'and_ln77_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln77_8 = or i1 %or_ln48, i1 %and_ln77_6" [seuilCout.c:77]   --->   Operation 73 'or' 'or_ln77_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln120_2)   --->   "%xor_ln77_3 = xor i1 %or_ln77_8, i1 1" [seuilCout.c:77]   --->   Operation 74 'xor' 'xor_ln77_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%cptPix_load = load i32 %cptPix" [seuilCout.c:88]   --->   Operation 75 'load' 'cptPix_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (2.55ns)   --->   "%add_ln88 = add i32 %cptPix_load, i32 1" [seuilCout.c:88]   --->   Operation 76 'add' 'add_ln88' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (2.55ns)   --->   "%icmp_ln120 = icmp_eq  i32 %add_ln88, i32 107200" [seuilCout.c:120]   --->   Operation 77 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node or_ln120)   --->   "%or_ln120_3 = or i1 %and_ln77_2, i1 %icmp_ln120" [seuilCout.c:120]   --->   Operation 78 'or' 'or_ln120_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120 = or i1 %or_ln120_3, i1 %and_ln44" [seuilCout.c:120]   --->   Operation 79 'or' 'or_ln120' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.69ns)   --->   "%select_ln120 = select i1 %icmp_ln120, i32 0, i32 %select_ln77" [seuilCout.c:120]   --->   Operation 80 'select' 'select_ln120' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120_1 = or i1 %icmp_ln120, i1 %xor_ln77_1" [seuilCout.c:120]   --->   Operation 81 'or' 'or_ln120_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.69ns)   --->   "%select_ln120_1 = select i1 %icmp_ln120, i32 0, i32 %select_ln77_1" [seuilCout.c:120]   --->   Operation 82 'select' 'select_ln120_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln120_2 = or i1 %icmp_ln120, i1 %xor_ln77_3" [seuilCout.c:120]   --->   Operation 83 'or' 'or_ln120_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.69ns)   --->   "%select_ln120_3 = select i1 %icmp_ln120, i32 0, i32 %add_ln88" [seuilCout.c:120]   --->   Operation 84 'select' 'select_ln120_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln88 = store i32 %select_ln120_3, i32 %cptPix" [seuilCout.c:88]   --->   Operation 85 'store' 'store_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120_2, void %if.end88.new4, void %mergeST3" [seuilCout.c:120]   --->   Operation 86 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120_1, void %if.end88.new2, void %mergeST1" [seuilCout.c:120]   --->   Operation 87 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln50 = store i32 %select_ln120_1, i32 %cptG" [seuilCout.c:50]   --->   Operation 88 'store' 'store_ln50' <Predicate = (or_ln120_1)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end88.new2"   --->   Operation 89 'br' 'br_ln0' <Predicate = (or_ln120_1)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120, void %if.end88.new, void %mergeST" [seuilCout.c:120]   --->   Operation 90 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln46 = store i32 %select_ln120, i32 %cptR" [seuilCout.c:46]   --->   Operation 91 'store' 'store_ln46' <Predicate = (or_ln120)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end88.new"   --->   Operation 92 'br' 'br_ln0' <Predicate = (or_ln120)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.7>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln8 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/etudiants/master1/adrien.failler/FPGA/tp3/tp3/solution1/directives.tcl:8]   --->   Operation 93 'specpipeline' 'specpipeline_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%spectopmodule_ln26 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [seuilCout.c:26]   --->   Operation 94 'spectopmodule' 'spectopmodule_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %resultats"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %resultats, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %valid"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i96 %pixIn"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %pixIn, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%cptB_load = load i32 %cptB" [seuilCout.c:54]   --->   Operation 101 'load' 'cptB_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln70 = add i32 %cptB_load, i32 1" [seuilCout.c:70]   --->   Operation 102 'add' 'add_ln70' <Predicate = (!or_ln77_8)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.69ns)   --->   "%select_ln77_2 = select i1 %or_ln77_8, i32 %cptB_load, i32 %add_ln70" [seuilCout.c:77]   --->   Operation 103 'select' 'select_ln77_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (2.55ns)   --->   "%icmp_ln90 = icmp_sgt  i32 %select_ln77, i32 %select_ln77_1" [seuilCout.c:90]   --->   Operation 104 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (2.55ns)   --->   "%icmp_ln90_1 = icmp_sgt  i32 %select_ln77, i32 %select_ln77_2" [seuilCout.c:90]   --->   Operation 105 'icmp' 'icmp_ln90_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.97ns)   --->   "%and_ln90 = and i1 %icmp_ln90, i1 %icmp_ln90_1" [seuilCout.c:90]   --->   Operation 106 'and' 'and_ln90' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (2.55ns)   --->   "%icmp_ln94 = icmp_sgt  i32 %select_ln77_1, i32 %select_ln77" [seuilCout.c:94]   --->   Operation 107 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (2.55ns)   --->   "%icmp_ln94_1 = icmp_sgt  i32 %select_ln77_1, i32 %select_ln77_2" [seuilCout.c:94]   --->   Operation 108 'icmp' 'icmp_ln94_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.97ns)   --->   "%and_ln94 = and i1 %icmp_ln94, i1 %icmp_ln94_1" [seuilCout.c:94]   --->   Operation 109 'and' 'and_ln94' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (2.55ns)   --->   "%icmp_ln98 = icmp_sgt  i32 %select_ln77_2, i32 %select_ln77" [seuilCout.c:98]   --->   Operation 110 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (2.55ns)   --->   "%icmp_ln98_1 = icmp_sgt  i32 %select_ln77_2, i32 %select_ln77_1" [seuilCout.c:98]   --->   Operation 111 'icmp' 'icmp_ln98_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns)   --->   "%and_ln98 = and i1 %icmp_ln98, i1 %icmp_ln98_1" [seuilCout.c:98]   --->   Operation 112 'and' 'and_ln98' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (2.55ns)   --->   "%icmp_ln102 = icmp_eq  i32 %select_ln77, i32 %select_ln77_1" [seuilCout.c:102]   --->   Operation 113 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln102_1)   --->   "%and_ln102 = and i1 %icmp_ln102, i1 %icmp_ln90_1" [seuilCout.c:102]   --->   Operation 114 'and' 'and_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (2.55ns)   --->   "%icmp_ln106 = icmp_ne  i32 %select_ln77, i32 %select_ln77_2" [seuilCout.c:106]   --->   Operation 115 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%xor_ln106 = xor i1 %icmp_ln90, i1 1" [seuilCout.c:106]   --->   Operation 116 'xor' 'xor_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%or_ln106 = or i1 %icmp_ln106, i1 %xor_ln106" [seuilCout.c:106]   --->   Operation 117 'or' 'or_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (2.55ns)   --->   "%icmp_ln110 = icmp_eq  i32 %select_ln77_1, i32 %select_ln77_2" [seuilCout.c:110]   --->   Operation 118 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.97ns)   --->   "%and_ln110 = and i1 %icmp_ln94, i1 %icmp_ln110" [seuilCout.c:110]   --->   Operation 119 'and' 'and_ln110' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%zext_ln90 = zext i1 %and_ln110" [seuilCout.c:90]   --->   Operation 120 'zext' 'zext_ln90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%xor_ln90 = xor i1 %and_ln90, i1 1" [seuilCout.c:90]   --->   Operation 121 'xor' 'xor_ln90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%and_ln94_1 = and i1 %and_ln94, i1 %xor_ln90" [seuilCout.c:94]   --->   Operation 122 'and' 'and_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.97ns)   --->   "%or_ln94 = or i1 %and_ln90, i1 %and_ln94" [seuilCout.c:94]   --->   Operation 123 'or' 'or_ln94' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln98_1)   --->   "%xor_ln94 = xor i1 %or_ln94, i1 1" [seuilCout.c:94]   --->   Operation 124 'xor' 'xor_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln98_1 = and i1 %and_ln98, i1 %xor_ln94" [seuilCout.c:98]   --->   Operation 125 'and' 'and_ln98_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%select_ln98 = select i1 %and_ln98_1, i2 0, i2 1" [seuilCout.c:98]   --->   Operation 126 'select' 'select_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln98_1)   --->   "%or_ln98 = or i1 %and_ln98_1, i1 %and_ln94_1" [seuilCout.c:98]   --->   Operation 127 'or' 'or_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln98_1 = select i1 %or_ln98, i2 %select_ln98, i2 2" [seuilCout.c:98]   --->   Operation 128 'select' 'select_ln98_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln102_1)   --->   "%or_ln102 = or i1 %and_ln98, i1 %and_ln102" [seuilCout.c:102]   --->   Operation 129 'or' 'or_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln102_1 = or i1 %or_ln102, i1 %or_ln94" [seuilCout.c:102]   --->   Operation 130 'or' 'or_ln102_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%xor_ln102 = xor i1 %or_ln102_1, i1 1" [seuilCout.c:102]   --->   Operation 131 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln106)   --->   "%and_ln106 = and i1 %or_ln106, i1 %xor_ln102" [seuilCout.c:106]   --->   Operation 132 'and' 'and_ln106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln106 = select i1 %and_ln106, i2 %zext_ln90, i2 %select_ln98_1" [seuilCout.c:106]   --->   Operation 133 'select' 'select_ln106' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i2 %select_ln106" [seuilCout.c:106]   --->   Operation 134 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_2)   --->   "%xor_ln106_1 = xor i1 %icmp_ln106, i1 1" [seuilCout.c:106]   --->   Operation 135 'xor' 'xor_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_2)   --->   "%and_ln106_1 = and i1 %icmp_ln90, i1 %xor_ln106_1" [seuilCout.c:106]   --->   Operation 136 'and' 'and_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node or_ln106_2)   --->   "%or_ln106_1 = or i1 %or_ln102_1, i1 %and_ln106_1" [seuilCout.c:106]   --->   Operation 137 'or' 'or_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln106_2 = or i1 %or_ln106_1, i1 %and_ln110" [seuilCout.c:106]   --->   Operation 138 'or' 'or_ln106_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i1 %or_ln106_2" [seuilCout.c:91]   --->   Operation 139 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln91 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %resultats, i8 %zext_ln106" [seuilCout.c:91]   --->   Operation 140 'write' 'write_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %valid, i8 %zext_ln91" [seuilCout.c:92]   --->   Operation 141 'write' 'write_ln92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.69ns)   --->   "%select_ln120_2 = select i1 %icmp_ln120, i32 0, i32 %select_ln77_2" [seuilCout.c:120]   --->   Operation 142 'select' 'select_ln120_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln54 = store i32 %select_ln120_2, i32 %cptB" [seuilCout.c:54]   --->   Operation 143 'store' 'store_ln54' <Predicate = (or_ln120_2)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end88.new4"   --->   Operation 144 'br' 'br_ln0' <Predicate = (or_ln120_2)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln127 = ret" [seuilCout.c:127]   --->   Operation 145 'ret' 'ret_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ resultats]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ valid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pixIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cptR]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ cptG]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ cptB]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ cptPix]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pixIn_read         (read         ) [ 000]
pixIn_r            (trunc        ) [ 000]
pixIn_g            (partselect   ) [ 000]
pixIn_b            (partselect   ) [ 000]
icmp_ln44          (icmp         ) [ 000]
icmp_ln44_1        (icmp         ) [ 000]
and_ln44           (and          ) [ 000]
cptR_load          (load         ) [ 000]
cptG_load          (load         ) [ 000]
add_ln46           (add          ) [ 000]
icmp_ln48          (icmp         ) [ 000]
icmp_ln48_1        (icmp         ) [ 000]
and_ln48           (and          ) [ 000]
add_ln50           (add          ) [ 000]
icmp_ln52          (icmp         ) [ 000]
icmp_ln52_1        (icmp         ) [ 000]
and_ln52           (and          ) [ 000]
icmp_ln56          (icmp         ) [ 000]
and_ln56           (and          ) [ 000]
icmp_ln63          (icmp         ) [ 000]
and_ln63           (and          ) [ 000]
icmp_ln70          (icmp         ) [ 000]
and_ln70           (and          ) [ 000]
and_ln77           (and          ) [ 000]
xor_ln70           (xor          ) [ 000]
and_ln77_1         (and          ) [ 000]
or_ln77            (or           ) [ 000]
or_ln77_1          (or           ) [ 000]
or_ln52            (or           ) [ 000]
xor_ln52           (xor          ) [ 000]
and_ln77_2         (and          ) [ 000]
select_ln44        (select       ) [ 000]
or_ln48            (or           ) [ 000]
or_ln52_1          (or           ) [ 000]
xor_ln52_1         (xor          ) [ 000]
and_ln56_1         (and          ) [ 000]
select_ln56        (select       ) [ 000]
or_ln56            (or           ) [ 000]
xor_ln56           (xor          ) [ 000]
and_ln63_1         (and          ) [ 000]
select_ln63        (select       ) [ 000]
or_ln63            (or           ) [ 000]
or_ln70            (or           ) [ 000]
xor_ln70_1         (xor          ) [ 000]
and_ln77_3         (and          ) [ 000]
select_ln77        (select       ) [ 011]
or_ln77_2          (or           ) [ 000]
xor_ln77           (xor          ) [ 000]
or_ln77_3          (or           ) [ 000]
xor_ln56_1         (xor          ) [ 000]
and_ln77_4         (and          ) [ 000]
or_ln77_4          (or           ) [ 000]
xor_ln48           (xor          ) [ 000]
and_ln77_5         (and          ) [ 000]
or_ln77_5          (or           ) [ 000]
xor_ln77_1         (xor          ) [ 000]
xor_ln44           (xor          ) [ 000]
and_ln48_1         (and          ) [ 000]
select_ln48        (select       ) [ 000]
select_ln56_1      (select       ) [ 000]
xor_ln63           (xor          ) [ 000]
and_ln70_1         (and          ) [ 000]
select_ln70        (select       ) [ 000]
select_ln77_1      (select       ) [ 011]
or_ln77_6          (or           ) [ 000]
xor_ln77_2         (xor          ) [ 000]
or_ln77_7          (or           ) [ 000]
and_ln52_1         (and          ) [ 000]
xor_ln52_2         (xor          ) [ 000]
and_ln77_6         (and          ) [ 000]
or_ln77_8          (or           ) [ 011]
xor_ln77_3         (xor          ) [ 000]
cptPix_load        (load         ) [ 000]
add_ln88           (add          ) [ 000]
icmp_ln120         (icmp         ) [ 011]
or_ln120_3         (or           ) [ 000]
or_ln120           (or           ) [ 010]
select_ln120       (select       ) [ 000]
or_ln120_1         (or           ) [ 010]
select_ln120_1     (select       ) [ 000]
or_ln120_2         (or           ) [ 011]
select_ln120_3     (select       ) [ 000]
store_ln88         (store        ) [ 000]
br_ln120           (br           ) [ 000]
br_ln120           (br           ) [ 000]
store_ln50         (store        ) [ 000]
br_ln0             (br           ) [ 000]
br_ln120           (br           ) [ 000]
store_ln46         (store        ) [ 000]
br_ln0             (br           ) [ 000]
specpipeline_ln8   (specpipeline ) [ 000]
spectopmodule_ln26 (spectopmodule) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
specbitsmap_ln0    (specbitsmap  ) [ 000]
specinterface_ln0  (specinterface) [ 000]
cptB_load          (load         ) [ 000]
add_ln70           (add          ) [ 000]
select_ln77_2      (select       ) [ 000]
icmp_ln90          (icmp         ) [ 000]
icmp_ln90_1        (icmp         ) [ 000]
and_ln90           (and          ) [ 000]
icmp_ln94          (icmp         ) [ 000]
icmp_ln94_1        (icmp         ) [ 000]
and_ln94           (and          ) [ 000]
icmp_ln98          (icmp         ) [ 000]
icmp_ln98_1        (icmp         ) [ 000]
and_ln98           (and          ) [ 000]
icmp_ln102         (icmp         ) [ 000]
and_ln102          (and          ) [ 000]
icmp_ln106         (icmp         ) [ 000]
xor_ln106          (xor          ) [ 000]
or_ln106           (or           ) [ 000]
icmp_ln110         (icmp         ) [ 000]
and_ln110          (and          ) [ 000]
zext_ln90          (zext         ) [ 000]
xor_ln90           (xor          ) [ 000]
and_ln94_1         (and          ) [ 000]
or_ln94            (or           ) [ 000]
xor_ln94           (xor          ) [ 000]
and_ln98_1         (and          ) [ 000]
select_ln98        (select       ) [ 000]
or_ln98            (or           ) [ 000]
select_ln98_1      (select       ) [ 000]
or_ln102           (or           ) [ 000]
or_ln102_1         (or           ) [ 000]
xor_ln102          (xor          ) [ 000]
and_ln106          (and          ) [ 000]
select_ln106       (select       ) [ 000]
zext_ln106         (zext         ) [ 000]
xor_ln106_1        (xor          ) [ 000]
and_ln106_1        (and          ) [ 000]
or_ln106_1         (or           ) [ 000]
or_ln106_2         (or           ) [ 000]
zext_ln91          (zext         ) [ 000]
write_ln91         (write        ) [ 000]
write_ln92         (write        ) [ 000]
select_ln120_2     (select       ) [ 000]
store_ln54         (store        ) [ 000]
br_ln0             (br           ) [ 000]
ret_ln127          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="resultats">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="resultats"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="valid">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="valid"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pixIn">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pixIn"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cptR">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptR"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cptG">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptG"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cptB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cptPix">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cptPix"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i96.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="pixIn_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="96" slack="0"/>
<pin id="60" dir="0" index="1" bw="96" slack="0"/>
<pin id="61" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pixIn_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln91_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="0" index="2" bw="2" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln91/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="write_ln92_write_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="0" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="0" index="2" bw="1" slack="0"/>
<pin id="75" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="pixIn_r_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="96" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixIn_r/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pixIn_g_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="96" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="0" index="3" bw="7" slack="0"/>
<pin id="87" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_g/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="pixIn_b_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="96" slack="0"/>
<pin id="95" dir="0" index="2" bw="8" slack="0"/>
<pin id="96" dir="0" index="3" bw="8" slack="0"/>
<pin id="97" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixIn_b/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="icmp_ln44_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln44_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="and_ln44_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="cptR_load_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptR_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="cptG_load_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptG_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln46_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln48_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln48_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="and_ln48_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln50_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln52_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="icmp_ln52_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="and_ln52_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln56_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="and_ln56_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln63_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="and_ln63_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="icmp_ln70_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="and_ln70_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln70/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="and_ln77_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="xor_ln70_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln70/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln77_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln77_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln77_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_1/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="or_ln52_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="xor_ln52_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="and_ln77_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="select_ln44_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="0" index="2" bw="32" slack="0"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="or_ln48_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="or_ln52_1_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln52_1/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="xor_ln52_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_1/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="and_ln56_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln56_1/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="select_ln56_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="32" slack="0"/>
<pin id="296" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="or_ln56_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="xor_ln56_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="and_ln63_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln63_1/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="select_ln63_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="32" slack="0"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln63/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="or_ln63_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln63/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="or_ln70_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln70/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xor_ln70_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln70_1/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="and_ln77_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_3/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln77_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="0"/>
<pin id="354" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="or_ln77_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_2/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="xor_ln77_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="or_ln77_3_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_3/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="xor_ln56_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln56_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="and_ln77_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_4/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="or_ln77_4_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_4/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="xor_ln48_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="and_ln77_5_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_5/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="or_ln77_5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_5/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="xor_ln77_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_1/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="xor_ln44_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="and_ln48_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48_1/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="select_ln48_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="32" slack="0"/>
<pin id="433" dir="0" index="2" bw="32" slack="0"/>
<pin id="434" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln48/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln56_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="0"/>
<pin id="441" dir="0" index="2" bw="32" slack="0"/>
<pin id="442" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln56_1/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="xor_ln63_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln63/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="and_ln70_1_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln70_1/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln70_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="32" slack="0"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln70/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln77_1_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="0" index="2" bw="32" slack="0"/>
<pin id="470" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_1/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="or_ln77_6_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_6/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="xor_ln77_2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_2/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln77_7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_7/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="and_ln52_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52_1/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="xor_ln52_2_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="1" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_2/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="and_ln77_6_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77_6/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="or_ln77_8_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln77_8/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="xor_ln77_3_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln77_3/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="cptPix_load_load_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptPix_load/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln88_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="icmp_ln120_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln120_3_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_3/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="or_ln120_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="select_ln120_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="0"/>
<pin id="553" dir="0" index="2" bw="32" slack="0"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln120_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_1/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="select_ln120_1_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="0"/>
<pin id="567" dir="0" index="2" bw="32" slack="0"/>
<pin id="568" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_1/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="or_ln120_2_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="1" slack="0"/>
<pin id="575" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120_2/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="select_ln120_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="0"/>
<pin id="581" dir="0" index="2" bw="32" slack="0"/>
<pin id="582" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_3/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln88_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln88/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln50_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="store_ln46_store_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="604" class="1004" name="cptB_load_load_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cptB_load/2 "/>
</bind>
</comp>

<comp id="608" class="1004" name="add_ln70_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="0"/>
<pin id="610" dir="0" index="1" bw="1" slack="0"/>
<pin id="611" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="614" class="1004" name="select_ln77_2_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="1"/>
<pin id="616" dir="0" index="1" bw="32" slack="0"/>
<pin id="617" dir="0" index="2" bw="32" slack="0"/>
<pin id="618" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln77_2/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="icmp_ln90_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln90_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="1"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90_1/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="and_ln90_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln90/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln94_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="1"/>
<pin id="638" dir="0" index="1" bw="32" slack="1"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="icmp_ln94_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94_1/2 "/>
</bind>
</comp>

<comp id="645" class="1004" name="and_ln94_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln94/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="icmp_ln98_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="1"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="icmp_ln98_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="1"/>
<pin id="659" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98_1/2 "/>
</bind>
</comp>

<comp id="661" class="1004" name="and_ln98_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln98/2 "/>
</bind>
</comp>

<comp id="667" class="1004" name="icmp_ln102_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="1"/>
<pin id="669" dir="0" index="1" bw="32" slack="1"/>
<pin id="670" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/2 "/>
</bind>
</comp>

<comp id="671" class="1004" name="and_ln102_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln102/2 "/>
</bind>
</comp>

<comp id="677" class="1004" name="icmp_ln106_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="0" index="1" bw="32" slack="0"/>
<pin id="680" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="xor_ln106_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="1" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="or_ln106_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln110_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="0" index="1" bw="32" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln110/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="and_ln110_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln110/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln90_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="xor_ln90_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="1" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln90/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="and_ln94_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln94_1/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="or_ln94_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln94/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="xor_ln94_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln94/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="and_ln98_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln98_1/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="select_ln98_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="2" slack="0"/>
<pin id="742" dir="0" index="2" bw="2" slack="0"/>
<pin id="743" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="or_ln98_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="1" slack="0"/>
<pin id="750" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="select_ln98_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="2" slack="0"/>
<pin id="756" dir="0" index="2" bw="2" slack="0"/>
<pin id="757" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_1/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="or_ln102_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="1" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="or_ln102_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="0"/>
<pin id="769" dir="0" index="1" bw="1" slack="0"/>
<pin id="770" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln102_1/2 "/>
</bind>
</comp>

<comp id="773" class="1004" name="xor_ln102_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="0" index="1" bw="1" slack="0"/>
<pin id="776" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln102/2 "/>
</bind>
</comp>

<comp id="779" class="1004" name="and_ln106_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="1" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="select_ln106_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="0"/>
<pin id="787" dir="0" index="1" bw="2" slack="0"/>
<pin id="788" dir="0" index="2" bw="2" slack="0"/>
<pin id="789" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln106/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln106_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="2" slack="0"/>
<pin id="795" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="xor_ln106_1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="0" index="1" bw="1" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln106_1/2 "/>
</bind>
</comp>

<comp id="804" class="1004" name="and_ln106_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="0"/>
<pin id="806" dir="0" index="1" bw="1" slack="0"/>
<pin id="807" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln106_1/2 "/>
</bind>
</comp>

<comp id="810" class="1004" name="or_ln106_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="1" slack="0"/>
<pin id="812" dir="0" index="1" bw="1" slack="0"/>
<pin id="813" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106_1/2 "/>
</bind>
</comp>

<comp id="816" class="1004" name="or_ln106_2_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="0"/>
<pin id="818" dir="0" index="1" bw="1" slack="0"/>
<pin id="819" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln106_2/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="zext_ln91_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="1" slack="0"/>
<pin id="824" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/2 "/>
</bind>
</comp>

<comp id="827" class="1004" name="select_ln120_2_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="1"/>
<pin id="829" dir="0" index="1" bw="32" slack="0"/>
<pin id="830" dir="0" index="2" bw="32" slack="0"/>
<pin id="831" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln120_2/2 "/>
</bind>
</comp>

<comp id="834" class="1004" name="store_ln54_store_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="0"/>
<pin id="836" dir="0" index="1" bw="32" slack="0"/>
<pin id="837" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="840" class="1005" name="select_ln77_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="32" slack="1"/>
<pin id="842" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77 "/>
</bind>
</comp>

<comp id="850" class="1005" name="select_ln77_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln77_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="or_ln77_8_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="1" slack="1"/>
<pin id="862" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln77_8 "/>
</bind>
</comp>

<comp id="865" class="1005" name="icmp_ln120_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="1" slack="1"/>
<pin id="867" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln120 "/>
</bind>
</comp>

<comp id="876" class="1005" name="or_ln120_2_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln120_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="56" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="58" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="58" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="58" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="100"><net_src comp="22" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="92" pin=3"/></net>

<net id="106"><net_src comp="78" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="82" pin="4"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="78" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="92" pin="4"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="102" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="108" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="120" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="82" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="78" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="82" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="92" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="134" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="124" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="92" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="78" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="92" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="82" pin="4"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="158" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="164" pin="2"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="78" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="82" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="176" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="108" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="78" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="92" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="102" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="82" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="92" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="134" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="176" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="188" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="206" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="212" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="194" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="182" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="146" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="170" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="236" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="248" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="265"><net_src comp="114" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="128" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="120" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="114" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="146" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="170" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="28" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="182" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="286" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="128" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="260" pin="3"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="274" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="182" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="194" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="128" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="292" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="300" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="194" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="206" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="332" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="28" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="212" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="128" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="318" pin="3"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="206" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="212" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="28" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="194" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="182" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="28" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="370" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="170" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="146" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="28" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="388" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="114" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="400" pin="2"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="28" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="114" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="146" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=1"/></net>

<net id="435"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="152" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="124" pin="1"/><net_sink comp="430" pin=2"/></net>

<net id="443"><net_src comp="286" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="152" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="430" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="326" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="28" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="206" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="452" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="152" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="438" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="471"><net_src comp="344" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="152" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="458" pin="3"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="358" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="194" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="484"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="28" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="490"><net_src comp="182" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="158" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="164" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="492" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="28" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="486" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="268" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="504" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="28" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="12" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="26" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="30" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="254" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="114" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="532" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="32" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="350" pin="3"/><net_sink comp="550" pin=2"/></net>

<net id="562"><net_src comp="532" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="412" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="569"><net_src comp="532" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="32" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="466" pin="3"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="532" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="516" pin="2"/><net_sink comp="572" pin=1"/></net>

<net id="583"><net_src comp="532" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="32" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="526" pin="2"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="578" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="12" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="564" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="8" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="550" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="6" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="10" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="604" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="613"><net_src comp="26" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="604" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="620"><net_src comp="608" pin="2"/><net_sink comp="614" pin=2"/></net>

<net id="629"><net_src comp="614" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="634"><net_src comp="621" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="625" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="644"><net_src comp="614" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="636" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="655"><net_src comp="614" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="614" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="651" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="656" pin="2"/><net_sink comp="661" pin=1"/></net>

<net id="675"><net_src comp="667" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="625" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="614" pin="3"/><net_sink comp="677" pin=1"/></net>

<net id="686"><net_src comp="621" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="28" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="677" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="682" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="614" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="703"><net_src comp="636" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="694" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="708"><net_src comp="699" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="630" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="28" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="645" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="709" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="630" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="645" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="28" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="661" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="727" pin="2"/><net_sink comp="733" pin=1"/></net>

<net id="744"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="50" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="52" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="751"><net_src comp="733" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="715" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="758"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="739" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="54" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="765"><net_src comp="661" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="671" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="721" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="777"><net_src comp="767" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="28" pin="0"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="688" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="790"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="791"><net_src comp="705" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="792"><net_src comp="753" pin="3"/><net_sink comp="785" pin=2"/></net>

<net id="796"><net_src comp="785" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="802"><net_src comp="677" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="28" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="621" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="798" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="767" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="804" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="810" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="699" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="832"><net_src comp="32" pin="0"/><net_sink comp="827" pin=1"/></net>

<net id="833"><net_src comp="614" pin="3"/><net_sink comp="827" pin=2"/></net>

<net id="838"><net_src comp="827" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="10" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="843"><net_src comp="350" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="846"><net_src comp="840" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="847"><net_src comp="840" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="848"><net_src comp="840" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="849"><net_src comp="840" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="853"><net_src comp="466" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="855"><net_src comp="850" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="856"><net_src comp="850" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="857"><net_src comp="850" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="859"><net_src comp="850" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="863"><net_src comp="510" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="868"><net_src comp="532" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="879"><net_src comp="572" pin="2"/><net_sink comp="876" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: resultats | {2 }
	Port: valid | {2 }
	Port: cptR | {1 }
	Port: cptG | {1 }
	Port: cptB | {2 }
	Port: cptPix | {1 }
 - Input state : 
	Port: detectCoul : pixIn | {1 }
	Port: detectCoul : cptR | {1 }
	Port: detectCoul : cptG | {1 }
	Port: detectCoul : cptB | {2 }
	Port: detectCoul : cptPix | {1 }
  - Chain level:
	State 1
		icmp_ln44 : 1
		icmp_ln44_1 : 1
		and_ln44 : 2
		add_ln46 : 1
		icmp_ln48 : 1
		icmp_ln48_1 : 1
		and_ln48 : 2
		add_ln50 : 1
		icmp_ln52 : 1
		icmp_ln52_1 : 1
		and_ln52 : 2
		icmp_ln56 : 1
		and_ln56 : 2
		icmp_ln63 : 1
		and_ln63 : 2
		icmp_ln70 : 1
		and_ln70 : 2
		and_ln77 : 2
		xor_ln70 : 2
		and_ln77_1 : 2
		or_ln77 : 2
		or_ln77_1 : 2
		or_ln52 : 2
		xor_ln52 : 2
		and_ln77_2 : 2
		select_ln44 : 2
		or_ln48 : 2
		or_ln52_1 : 2
		xor_ln52_1 : 2
		and_ln56_1 : 2
		select_ln56 : 2
		or_ln56 : 2
		xor_ln56 : 2
		and_ln63_1 : 2
		select_ln63 : 2
		or_ln63 : 2
		or_ln70 : 2
		xor_ln70_1 : 2
		and_ln77_3 : 2
		select_ln77 : 2
		or_ln77_2 : 2
		xor_ln77 : 2
		or_ln77_3 : 2
		xor_ln56_1 : 2
		and_ln77_4 : 2
		or_ln77_4 : 2
		xor_ln48 : 2
		and_ln77_5 : 2
		or_ln77_5 : 2
		xor_ln77_1 : 2
		xor_ln44 : 2
		and_ln48_1 : 2
		select_ln48 : 2
		select_ln56_1 : 2
		xor_ln63 : 2
		and_ln70_1 : 2
		select_ln70 : 2
		select_ln77_1 : 3
		or_ln77_6 : 2
		xor_ln77_2 : 2
		or_ln77_7 : 2
		and_ln52_1 : 2
		xor_ln52_2 : 2
		and_ln77_6 : 2
		or_ln77_8 : 2
		xor_ln77_3 : 2
		add_ln88 : 1
		icmp_ln120 : 2
		or_ln120_3 : 2
		or_ln120 : 2
		select_ln120 : 3
		or_ln120_1 : 2
		select_ln120_1 : 4
		or_ln120_2 : 2
		select_ln120_3 : 3
		store_ln88 : 4
		br_ln120 : 2
		br_ln120 : 2
		store_ln50 : 5
		br_ln120 : 2
		store_ln46 : 4
	State 2
		add_ln70 : 1
		select_ln77_2 : 2
		icmp_ln90_1 : 3
		and_ln90 : 4
		icmp_ln94_1 : 3
		and_ln94 : 4
		icmp_ln98 : 3
		icmp_ln98_1 : 3
		and_ln98 : 4
		and_ln102 : 4
		icmp_ln106 : 3
		xor_ln106 : 1
		or_ln106 : 4
		icmp_ln110 : 3
		and_ln110 : 4
		zext_ln90 : 4
		xor_ln90 : 4
		and_ln94_1 : 4
		or_ln94 : 4
		xor_ln94 : 4
		and_ln98_1 : 4
		select_ln98 : 4
		or_ln98 : 4
		select_ln98_1 : 4
		or_ln102 : 4
		or_ln102_1 : 4
		xor_ln102 : 4
		and_ln106 : 4
		select_ln106 : 5
		zext_ln106 : 6
		xor_ln106_1 : 4
		and_ln106_1 : 4
		or_ln106_1 : 4
		or_ln106_2 : 4
		zext_ln91 : 4
		write_ln91 : 7
		write_ln92 : 5
		select_ln120_2 : 3
		store_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    icmp_ln44_fu_102    |    0    |    39   |
|          |   icmp_ln44_1_fu_108   |    0    |    39   |
|          |    icmp_ln48_fu_134    |    0    |    39   |
|          |   icmp_ln48_1_fu_140   |    0    |    39   |
|          |    icmp_ln52_fu_158    |    0    |    39   |
|          |   icmp_ln52_1_fu_164   |    0    |    39   |
|          |    icmp_ln56_fu_176    |    0    |    39   |
|          |    icmp_ln63_fu_188    |    0    |    39   |
|          |    icmp_ln70_fu_200    |    0    |    39   |
|   icmp   |    icmp_ln120_fu_532   |    0    |    39   |
|          |    icmp_ln90_fu_621    |    0    |    39   |
|          |   icmp_ln90_1_fu_625   |    0    |    39   |
|          |    icmp_ln94_fu_636    |    0    |    39   |
|          |   icmp_ln94_1_fu_640   |    0    |    39   |
|          |    icmp_ln98_fu_651    |    0    |    39   |
|          |   icmp_ln98_1_fu_656   |    0    |    39   |
|          |    icmp_ln102_fu_667   |    0    |    39   |
|          |    icmp_ln106_fu_677   |    0    |    39   |
|          |    icmp_ln110_fu_694   |    0    |    39   |
|----------|------------------------|---------|---------|
|          |   select_ln44_fu_260   |    0    |    32   |
|          |   select_ln56_fu_292   |    0    |    32   |
|          |   select_ln63_fu_318   |    0    |    32   |
|          |   select_ln77_fu_350   |    0    |    32   |
|          |   select_ln48_fu_430   |    0    |    32   |
|          |  select_ln56_1_fu_438  |    0    |    32   |
|          |   select_ln70_fu_458   |    0    |    32   |
|  select  |  select_ln77_1_fu_466  |    0    |    32   |
|          |   select_ln120_fu_550  |    0    |    32   |
|          |  select_ln120_1_fu_564 |    0    |    32   |
|          |  select_ln120_3_fu_578 |    0    |    32   |
|          |  select_ln77_2_fu_614  |    0    |    32   |
|          |   select_ln98_fu_739   |    0    |    2    |
|          |  select_ln98_1_fu_753  |    0    |    2    |
|          |   select_ln106_fu_785  |    0    |    2    |
|          |  select_ln120_2_fu_827 |    0    |    32   |
|----------|------------------------|---------|---------|
|          |     add_ln46_fu_128    |    0    |    39   |
|    add   |     add_ln50_fu_152    |    0    |    39   |
|          |     add_ln88_fu_526    |    0    |    39   |
|          |     add_ln70_fu_608    |    0    |    39   |
|----------|------------------------|---------|---------|
|          |     and_ln44_fu_114    |    0    |    2    |
|          |     and_ln48_fu_146    |    0    |    2    |
|          |     and_ln52_fu_170    |    0    |    2    |
|          |     and_ln56_fu_182    |    0    |    2    |
|          |     and_ln63_fu_194    |    0    |    2    |
|          |     and_ln70_fu_206    |    0    |    2    |
|          |     and_ln77_fu_212    |    0    |    2    |
|          |    and_ln77_1_fu_224   |    0    |    2    |
|          |    and_ln77_2_fu_254   |    0    |    2    |
|          |    and_ln56_1_fu_286   |    0    |    2    |
|          |    and_ln63_1_fu_312   |    0    |    2    |
|          |    and_ln77_3_fu_344   |    0    |    2    |
|          |    and_ln77_4_fu_382   |    0    |    2    |
|    and   |    and_ln77_5_fu_400   |    0    |    2    |
|          |    and_ln48_1_fu_424   |    0    |    2    |
|          |    and_ln70_1_fu_452   |    0    |    2    |
|          |    and_ln52_1_fu_492   |    0    |    2    |
|          |    and_ln77_6_fu_504   |    0    |    2    |
|          |     and_ln90_fu_630    |    0    |    2    |
|          |     and_ln94_fu_645    |    0    |    2    |
|          |     and_ln98_fu_661    |    0    |    2    |
|          |    and_ln102_fu_671    |    0    |    2    |
|          |    and_ln110_fu_699    |    0    |    2    |
|          |    and_ln94_1_fu_715   |    0    |    2    |
|          |    and_ln98_1_fu_733   |    0    |    2    |
|          |    and_ln106_fu_779    |    0    |    2    |
|          |   and_ln106_1_fu_804   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln77_fu_230     |    0    |    2    |
|          |    or_ln77_1_fu_236    |    0    |    2    |
|          |     or_ln52_fu_242     |    0    |    2    |
|          |     or_ln48_fu_268     |    0    |    2    |
|          |    or_ln52_1_fu_274    |    0    |    2    |
|          |     or_ln56_fu_300     |    0    |    2    |
|          |     or_ln63_fu_326     |    0    |    2    |
|          |     or_ln70_fu_332     |    0    |    2    |
|          |    or_ln77_2_fu_358    |    0    |    2    |
|          |    or_ln77_3_fu_370    |    0    |    2    |
|          |    or_ln77_4_fu_388    |    0    |    2    |
|          |    or_ln77_5_fu_406    |    0    |    2    |
|    or    |    or_ln77_6_fu_474    |    0    |    2    |
|          |    or_ln77_7_fu_486    |    0    |    2    |
|          |    or_ln77_8_fu_510    |    0    |    2    |
|          |    or_ln120_3_fu_538   |    0    |    2    |
|          |     or_ln120_fu_544    |    0    |    2    |
|          |    or_ln120_1_fu_558   |    0    |    2    |
|          |    or_ln120_2_fu_572   |    0    |    2    |
|          |     or_ln106_fu_688    |    0    |    2    |
|          |     or_ln94_fu_721     |    0    |    2    |
|          |     or_ln98_fu_747     |    0    |    2    |
|          |     or_ln102_fu_761    |    0    |    2    |
|          |    or_ln102_1_fu_767   |    0    |    2    |
|          |    or_ln106_1_fu_810   |    0    |    2    |
|          |    or_ln106_2_fu_816   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     xor_ln70_fu_218    |    0    |    2    |
|          |     xor_ln52_fu_248    |    0    |    2    |
|          |    xor_ln52_1_fu_280   |    0    |    2    |
|          |     xor_ln56_fu_306    |    0    |    2    |
|          |    xor_ln70_1_fu_338   |    0    |    2    |
|          |     xor_ln77_fu_364    |    0    |    2    |
|          |    xor_ln56_1_fu_376   |    0    |    2    |
|          |     xor_ln48_fu_394    |    0    |    2    |
|          |    xor_ln77_1_fu_412   |    0    |    2    |
|    xor   |     xor_ln44_fu_418    |    0    |    2    |
|          |     xor_ln63_fu_446    |    0    |    2    |
|          |    xor_ln77_2_fu_480   |    0    |    2    |
|          |    xor_ln52_2_fu_498   |    0    |    2    |
|          |    xor_ln77_3_fu_516   |    0    |    2    |
|          |    xor_ln106_fu_682    |    0    |    2    |
|          |     xor_ln90_fu_709    |    0    |    2    |
|          |     xor_ln94_fu_727    |    0    |    2    |
|          |    xor_ln102_fu_773    |    0    |    2    |
|          |   xor_ln106_1_fu_798   |    0    |    2    |
|----------|------------------------|---------|---------|
|   read   |  pixIn_read_read_fu_58 |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  | write_ln91_write_fu_64 |    0    |    0    |
|          | write_ln92_write_fu_71 |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      pixIn_r_fu_78     |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      pixIn_g_fu_82     |    0    |    0    |
|          |      pixIn_b_fu_92     |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln90_fu_705    |    0    |    0    |
|   zext   |    zext_ln106_fu_793   |    0    |    0    |
|          |    zext_ln91_fu_822    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   1463  |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  icmp_ln120_reg_865 |    1   |
|  or_ln120_2_reg_876 |    1   |
|  or_ln77_8_reg_860  |    1   |
|select_ln77_1_reg_850|   32   |
| select_ln77_reg_840 |   32   |
+---------------------+--------+
|        Total        |   67   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1463  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   67   |    -   |
+-----------+--------+--------+
|   Total   |   67   |  1463  |
+-----------+--------+--------+
