m255
K3
13
cModel Technology
dC:\Users\davle\Documents\UBA\CESE\CLP\Codigos\clp_tp-FPGA\Guia_VHDL\01-add1b\sim
Eadd1b
Z0 w1722819221
Z1 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z2 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z3 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z4 dC:\Users\davle\Documents\UBA\CESE\CLP\Codigos\clp_tp-FPGA\Guia_VHDL\02-add4b\sim
Z5 8C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/01-add1b/src/rtl/add1b.vhd
Z6 FC:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/01-add1b/src/rtl/add1b.vhd
l0
L5
VB;dA^4Eb5g:EF4^:hn9L10
!s100 jo_1mDO9WFzDSkXbmic^g2
Z7 OV;C;10.1d;51
32
!i10b 1
Z8 !s108 1722821633.400000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/01-add1b/src/rtl/add1b.vhd|
Z10 !s107 C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/01-add1b/src/rtl/add1b.vhd|
Z11 o-work work -2002 -explicit -O0
Z12 tExplicit 1
Aadd1b_arch
R1
R2
R3
Z13 DEx4 work 5 add1b 0 22 B;dA^4Eb5g:EF4^:hn9L10
l18
L15
Z14 VZ6jQ7NN49M2T_l7O3MYPH2
Z15 !s100 0R?3Enl<6SRdbH=Tdi9Tj1
R7
32
!i10b 1
R8
R9
R10
R11
R12
Eadd4b
Z16 w1722821354
R1
R2
R3
R4
Z17 8C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/02-add4b/src/rtl/add4b.vhd
Z18 FC:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/02-add4b/src/rtl/add4b.vhd
l0
L5
V2V2A6ERUVAMERRZaS_bC62
R7
32
Z19 !s108 1722821633.291000
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/02-add4b/src/rtl/add4b.vhd|
Z21 !s107 C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/02-add4b/src/rtl/add4b.vhd|
R11
R12
!s100 b8ET_5<@VG78@0=34G0:O0
!i10b 1
Aadd4b_arch
R1
R2
R3
DEx4 work 5 add4b 0 22 2V2A6ERUVAMERRZaS_bC62
l29
L15
V9DMf]@C87EnfibY^YcI^S1
R7
32
R19
R20
R21
R11
R12
!s100 kZ3OCPX>YaP;jdV1X7V9l2
!i10b 1
Eadd4b_tb
Z22 w1722821624
R1
R2
R3
R4
Z23 8C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/02-add4b/src/testbench/add4b_tb.vhd
Z24 FC:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/02-add4b/src/testbench/add4b_tb.vhd
l0
L5
VoWK:UJfY@9nzjR?C@eNi81
R7
32
Z25 !s108 1722821633.337000
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/02-add4b/src/testbench/add4b_tb.vhd|
Z27 !s107 C:/Users/davle/Documents/UBA/CESE/CLP/Codigos/clp_tp-FPGA/Guia_VHDL/02-add4b/src/testbench/add4b_tb.vhd|
R11
R12
!s100 c<Am`98L4=EW_nCRSa?HY0
!i10b 1
Aadd4b_tb_arch
R1
R2
R3
DEx4 work 8 add4b_tb 0 22 oWK:UJfY@9nzjR?C@eNi81
l26
L8
V^D0mQSUY3ElH<XT?iaddB2
R7
32
R25
R26
R27
R11
R12
!s100 RX@0mJLal00z`MW`151oT2
!i10b 1
