#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Mar 21 10:02:31 2025
# Process ID: 18404
# Current directory: D:/fpga/example
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2688 D:\fpga\example\project_uart.xpr
# Log file: D:/fpga/example/vivado.log
# Journal file: D:/fpga/example\vivado.jou
# Running On: LAPTOP-TNKPRGBT, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/fpga/example/project_uart.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'D:/fpga/counter_v2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 1597.531 ; gain = 417.949
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/MiniRVCPU.sv] -no_script -reset -force -quiet
remove_files  D:/fpga/example/project_uart.srcs/sources_1/imports/new/MiniRVCPU.sv
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/ACTL.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/ALU.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/Bridge.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/Control.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/IMMGEN.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/MUX2_1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/MUX4_1.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/NPC.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/PC.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/RF.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/imports/new/myCPU.sv] -no_script -reset -force -quiet
remove_files  {D:/fpga/example/project_uart.srcs/sources_1/imports/new/ACTL.sv D:/fpga/example/project_uart.srcs/sources_1/imports/new/ALU.sv D:/fpga/example/project_uart.srcs/sources_1/imports/new/Bridge.sv D:/fpga/example/project_uart.srcs/sources_1/imports/new/Control.sv D:/fpga/example/project_uart.srcs/sources_1/imports/new/IMMGEN.sv D:/fpga/example/project_uart.srcs/sources_1/imports/new/MUX2_1.sv D:/fpga/example/project_uart.srcs/sources_1/imports/new/MUX4_1.sv D:/fpga/example/project_uart.srcs/sources_1/imports/new/NPC.sv D:/fpga/example/project_uart.srcs/sources_1/imports/new/PC.sv D:/fpga/example/project_uart.srcs/sources_1/imports/new/RF.sv D:/fpga/example/project_uart.srcs/sources_1/imports/new/myCPU.sv}
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/ip/DRAM/DRAM.xci] -no_script -reset -force -quiet
remove_files  -fileset DRAM D:/fpga/example/project_uart.srcs/sources_1/ip/DRAM/DRAM.xci
INFO: [Project 1-386] Moving file 'D:/fpga/example/project_uart.srcs/sources_1/ip/DRAM/DRAM.xci' from fileset 'DRAM' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/ip/IROM/IROM.xci] -no_script -reset -force -quiet
remove_files  -fileset IROM D:/fpga/example/project_uart.srcs/sources_1/ip/IROM/IROM.xci
INFO: [Project 1-386] Moving file 'D:/fpga/example/project_uart.srcs/sources_1/ip/IROM/IROM.xci' from fileset 'IROM' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files d:/fpga/new_asm/test_ram.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/fpga/new_asm/test_rom.coe] -no_script -reset -force -quiet
remove_files  {d:/fpga/new_asm/test_ram.coe d:/fpga/new_asm/test_rom.coe}
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sim_1/new/uart_tx_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sim_1/new/uart_drive_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {D:/fpga/example/project_uart.srcs/sim_1/new/uart_tx_tb.v D:/fpga/example/project_uart.srcs/sim_1/new/uart_drive_tb.v}
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sources_1/new/uart_top.v] -no_script -reset -force -quiet
remove_files  D:/fpga/example/project_uart.srcs/sources_1/new/uart_top.v
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sim_1/new/counter_tb.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/project_uart.srcs/sim_1/new/controller_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {D:/fpga/example/project_uart.srcs/sim_1/new/counter_tb.v D:/fpga/example/project_uart.srcs/sim_1/new/controller_tb.v}
export_ip_user_files -of_objects  [get_files D:/fpga/example/controller_tb_behav.wcfg] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/counter_tb_behav.wcfg] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/fpga/example/uart_tx_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {D:/fpga/example/controller_tb_behav.wcfg D:/fpga/example/counter_tb_behav.wcfg D:/fpga/example/uart_tx_tb_behav.wcfg}
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/fpga/example/project_uart.srcs/utils_1/imports/synth_1/uart_top.dcp with file D:/fpga/example/project_uart.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 8
[Fri Mar 21 10:11:07 2025] Launched synth_1...
Run output will be captured here: D:/fpga/example/project_uart.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 21 10:12:56 2025...
