design/CM/CM.v
design/CM/CM_Assign_Data.v
design/CM/CM_Config_Manager.v
design/CM/CM_Counter.v
design/CS/CS.v
design/DB/DB.v
design/DB/DB_debouncer.v
design/LM/LM.v
design/LM/LM_decoder.v
design/FIFO/Sync_Reg.v
design/UART/UART.v
design/UART/UART_config.v
design/UART/UART_sampler.v
design/UART/UART_state.v
design/VGA/VGA_Assign_color.v
design/VGA/VGA_Config.v
design/VGA/VGA.v
design/VGA/VGA_Counter.v
design/CD/CD.v
design/CD/CD_config.v
design/CD/CD_counter.v

design/TB/CM_tb.v
design/TB/tb_CD.v
design/TB/tb_CS.v
design/TB/tb_DB.v
design/TB/tb_LM.v
design/TB/tb_Sync_Reg.v
design/TB/tb_UART.v
design/TB/VGA_tb.v

testbench/pack/item_pack.sv
testbench/pack/sequence_pack.sv

testbench/CD/interface/CD_VIF.sv
testbench/CM/interface/CM_input_VIF.sv
testbench/CM/interface/CM_output_VIF.sv
testbench/CONF/interface/CONF_input_VIF.sv
testbench/CONF/interface/CONF_output_VIF.sv
testbench/DB/interface/DB_VIF.sv
testbench/LM/interface/LM_VIF.sv
testbench/UART/interface/UART_input_VIF.sv
testbench/UART/interface/UART_output_VIF.sv
testbench/VGA/interface/VGA_input_VIF.sv
testbench/VGA/interface/VGA_output_VIF.sv

testbench/pack/agent_pack.sv
testbench/pack/coverage_pack.sv
testbench/pack/environment_pack.sv
testbench/pack/test_pack.sv

testbench/CD/testbench_CD.sv
testbench/CM/testbench_CM.sv
testbench/DB/testbench_DB.sv
testbench/LM/testbench_LM.sv
testbench/UART/testbench_UART.sv
testbench/VGA/testbench_VGA.sv

testbench/DB/assertion_DB.sv
testbench/CD/assertion_CD.sv