#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 31 14:54:17 2020
# Process ID: 7436
# Current directory: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21020 C:\Users\17319\Desktop\YYL\Gyro_Demo_Verilog\Gyro_Demo_Verilog.xpr
# Log file: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/vivado.log
# Journal file: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ThinkPad/Desktop/FPGA_Demo_Project/Gyro_Demo/Gyro_Demo_Verilog' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [Project 1-230] Project 'Gyro_Demo_Verilog.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 778.199 ; gain = 181.535
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
upgrade_ip -srcset clk_wiz_0 -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  clk_wiz_0] -log ip_upgrade.log
Upgrading 'clk_wiz_0'
INFO: [Project 1-386] Moving file 'C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' from fileset 'clk_wiz_0' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded clk_wiz_0 (Clocking Wizard 6.0) from revision 1 to revision 2
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 898.871 ; gain = 81.254
export_ip_user_files -of_objects [get_ips clk_wiz_0] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/Gyro2ram.v C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/new/qspi_slave.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
[Fri Jul 31 15:14:46 2020] Launched clk_wiz_0_synth_1...
Run output will be captured here: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/clk_wiz_0_synth_1/runme.log
[Fri Jul 31 15:14:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1000.527 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
generate_target all [get_files  c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
[Fri Jul 31 15:16:04 2020] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.ip_user_files -ipstatic_source_dir C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.cache/compile_simlib/modelsim} {questa=C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.cache/compile_simlib/questa} {riviera=C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.cache/compile_simlib/riviera} {activehdl=C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Jul 31 15:18:19 2020] Launched synth_1...
Run output will be captured here: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Jul 31 15:19:09 2020] Launched impl_1...
Run output will be captured here: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Jul 31 15:20:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/17319/Desktop/YYL/Gyro_Demo_Verilog/Gyro_Demo_Verilog.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 18:18:04 2020...
