{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736241740420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736241740420 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TP_VHDL 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"TP_VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736241740423 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736241740467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736241740467 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736241740781 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736241740797 ""}
{ "Error" "EFSAC_FSAC_IOS_ASSIGNED_TO_SAME_LOC" "Pin_AF26 IOPAD_X89_Y4_N77 " "Can't place multiple pins assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" { { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[0\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[0\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[0] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 4 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736241740825 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[1\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[1\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[1] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736241740825 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[2\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[2\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[2] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736241740825 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[3\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[3\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[3] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736241740825 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[4\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[4\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[4] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736241740825 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[5\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[5\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[5] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736241740825 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[6\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[6\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[6] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736241740825 ""} { "Info" "IFSAC_FSAC_DECLARE_IOC_LOCATION_ASSIGNMENT" "o_led\[7\] Pin_AF26 IOPAD_X89_Y4_N77 " "Pin o_led\[7\] is assigned to pin location Pin_AF26 (IOPAD_X89_Y4_N77)" {  } { { "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/oliver/intelFPGA/23.1std/quartus/linux64/pin_planner.ppl" { o_led[7] } } } { "TP_VHDL.vhd" "" { Text "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/TP_VHDL.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/oliver/Documents/3A/linux_embarque/2425_TPFPGA_Belliard_Priou/TP_VHDL/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176311 "Pin %1!s! is assigned to pin location %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1736241740825 ""}  } {  } 0 176310 "Can't place multiple pins assigned to pin location %1!s! (%2!s!)" 0 0 "Fitter" 0 -1 1736241740825 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736241740825 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1736241740849 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1736241740850 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736241740907 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan  7 10:22:20 2025 " "Processing ended: Tue Jan  7 10:22:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736241740907 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736241740907 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736241740907 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736241740907 ""}
