// Seed: 3718857760
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_5 = id_2;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_5;
  assign id_1 = 1;
  assign id_1 = 1;
  module_0(
      id_5, id_5, id_5, id_5, id_5
  );
  final id_3[1-1 : 1] <= {1 - id_2{id_5 ? id_2 : id_4}};
  id_6(
      .id_0(id_1), .id_1(id_2)
  );
endmodule
