#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Nov 14 23:19:00 2019
# Process ID: 15599
# Current directory: /home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.runs/synth_1/top.vds
# Journal file: /home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15614 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1393.984 ; gain = 4.918 ; free physical = 1831 ; free virtual = 7183
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_gen400' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen400.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen400' (1#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen400.v:23]
INFO: [Synth 8-6157] synthesizing module 'clock_gen1' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen1' (2#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clock_gen1.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_2bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (3#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_2bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'clken_gen' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clken_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clken_gen' (4#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/clken_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_0to9' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to9.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_0to9' (5#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to9.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter_0to5' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter_0to5' (6#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/counter_0to5.v:23]
INFO: [Synth 8-6157] synthesizing module 'detect_59' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/detect_59.v:23]
INFO: [Synth 8-6155] done synthesizing module 'detect_59' (7#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/detect_59.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_4to1' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/new/mux_4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4to1' (8#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/new/mux_4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/sources_1/imports/new/seven_seg_decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (9#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/imports/sources_1/imports/new/seven_seg_decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder_2to4' [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/decoder_2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2to4' (10#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/decoder_2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.734 ; gain = 50.668 ; free physical = 1845 ; free virtual = 7198
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.734 ; gain = 50.668 ; free physical = 1843 ; free virtual = 7196
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1439.734 ; gain = 50.668 ; free physical = 1843 ; free virtual = 7196
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/DigitalClock/Nexys-A7-100T-MasterDigitalClock.xdc]
Finished Parsing XDC File [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/DigitalClock/Nexys-A7-100T-MasterDigitalClock.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.srcs/constrs_1/imports/DigitalClock/Nexys-A7-100T-MasterDigitalClock.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.578 ; gain = 0.000 ; free physical = 1571 ; free virtual = 6924
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.578 ; gain = 0.000 ; free physical = 1571 ; free virtual = 6925
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.578 ; gain = 0.000 ; free physical = 1571 ; free virtual = 6925
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.578 ; gain = 0.000 ; free physical = 1571 ; free virtual = 6925
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1653 ; free virtual = 7006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1653 ; free virtual = 7006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1654 ; free virtual = 7008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1646 ; free virtual = 6999
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_gen400 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_gen1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_2bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module counter_0to9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module counter_0to5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mux_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module decoder_2to4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design top has port an[7] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[6] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[5] driven by constant 1
WARNING: [Synth 8-3917] design top has port an[4] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1634 ; free virtual = 6989
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1511 ; free virtual = 6866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1509 ; free virtual = 6865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1509 ; free virtual = 6864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1509 ; free virtual = 6864
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1509 ; free virtual = 6864
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1509 ; free virtual = 6864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1509 ; free virtual = 6864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1509 ; free virtual = 6864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1509 ; free virtual = 6864
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |     7|
|4     |LUT2   |     6|
|5     |LUT3   |     4|
|6     |LUT4   |    18|
|7     |LUT5   |     4|
|8     |LUT6   |    16|
|9     |FDRE   |    74|
|10    |IBUF   |     4|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   178|
|2     |  c0     |counter_2bit   |    19|
|3     |  c1     |counter_0to9   |    11|
|4     |  c2     |counter_0to5   |    10|
|5     |  c3     |counter_0to9_0 |     9|
|6     |  c4     |counter_0to5_1 |     8|
|7     |  g0     |clock_gen400   |    50|
|8     |  g1     |clock_gen1     |    50|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.578 ; gain = 388.512 ; free physical = 1509 ; free virtual = 6864
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1777.578 ; gain = 50.668 ; free physical = 1563 ; free virtual = 6918
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1777.586 ; gain = 388.512 ; free physical = 1563 ; free virtual = 6918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.586 ; gain = 0.000 ; free physical = 1503 ; free virtual = 6858
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1777.586 ; gain = 388.602 ; free physical = 1560 ; free virtual = 6915
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1777.586 ; gain = 0.000 ; free physical = 1560 ; free virtual = 6915
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/alpha/Documents/FPGA/Lab11/DigitalClock/DigitalClock.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 23:19:24 2019...
