

================================================================
== Vitis HLS Report for 'fir_filter'
================================================================
* Date:           Sat Sep 27 19:03:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      285|      285|  2.850 us|  2.850 us|  286|  286|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                |                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                    Instance                    |                Module               |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116  |fir_filter_Pipeline_VITIS_LOOP_13_1  |       18|       18|  0.180 us|  0.180 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150  |fir_filter_Pipeline_VITIS_LOOP_18_2  |      263|      263|  2.630 us|  2.630 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------------+-------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      -|      -|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|   2600|   1270|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    160|    -|
|Register         |        -|   -|    487|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   3087|   1430|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      7|      6|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116  |fir_filter_Pipeline_VITIS_LOOP_13_1  |        0|   0|     7|    54|    0|
    |grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150  |fir_filter_Pipeline_VITIS_LOOP_18_2  |        0|   0|  2593|  1216|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+
    |Total                                           |                                     |        0|   0|  2600|  1270|    0|
    +------------------------------------------------+-------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  25|          6|    1|          6|
    |shift_reg_0   |   9|          2|   32|         64|
    |shift_reg_1   |   9|          2|   32|         64|
    |shift_reg_10  |   9|          2|   32|         64|
    |shift_reg_11  |   9|          2|   32|         64|
    |shift_reg_12  |   9|          2|   32|         64|
    |shift_reg_13  |   9|          2|   32|         64|
    |shift_reg_14  |   9|          2|   32|         64|
    |shift_reg_2   |   9|          2|   32|         64|
    |shift_reg_3   |   9|          2|   32|         64|
    |shift_reg_4   |   9|          2|   32|         64|
    |shift_reg_5   |   9|          2|   32|         64|
    |shift_reg_6   |   9|          2|   32|         64|
    |shift_reg_7   |   9|          2|   32|         64|
    |shift_reg_8   |   9|          2|   32|         64|
    |shift_reg_9   |   9|          2|   32|         64|
    +--------------+----+-----------+-----+-----------+
    |Total         | 160|         36|  481|        966|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                    |   5|   0|    5|          0|
    |grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116_ap_start_reg  |   1|   0|    1|          0|
    |grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150_ap_start_reg  |   1|   0|    1|          0|
    |shift_reg_0                                                  |  32|   0|   32|          0|
    |shift_reg_1                                                  |  32|   0|   32|          0|
    |shift_reg_10                                                 |  32|   0|   32|          0|
    |shift_reg_11                                                 |  32|   0|   32|          0|
    |shift_reg_12                                                 |  32|   0|   32|          0|
    |shift_reg_13                                                 |  32|   0|   32|          0|
    |shift_reg_14                                                 |  32|   0|   32|          0|
    |shift_reg_2                                                  |  32|   0|   32|          0|
    |shift_reg_3                                                  |  32|   0|   32|          0|
    |shift_reg_4                                                  |  32|   0|   32|          0|
    |shift_reg_5                                                  |  32|   0|   32|          0|
    |shift_reg_6                                                  |  32|   0|   32|          0|
    |shift_reg_7                                                  |  32|   0|   32|          0|
    |shift_reg_8                                                  |  32|   0|   32|          0|
    |shift_reg_9                                                  |  32|   0|   32|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        | 487|   0|  487|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|    fir_filter|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|    fir_filter|  return value|
|in_r_address0   |  out|    8|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_q0         |   in|   32|   ap_memory|          in_r|         array|
|out_r_address0  |  out|    8|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0        |  out|   32|   ap_memory|         out_r|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_loc29 = alloca i64 1"   --->   Operation 6 'alloca' 'p_loc29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_loc28 = alloca i64 1"   --->   Operation 7 'alloca' 'p_loc28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_loc27 = alloca i64 1"   --->   Operation 8 'alloca' 'p_loc27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_loc26 = alloca i64 1"   --->   Operation 9 'alloca' 'p_loc26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_loc25 = alloca i64 1"   --->   Operation 10 'alloca' 'p_loc25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_loc24 = alloca i64 1"   --->   Operation 11 'alloca' 'p_loc24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_loc23 = alloca i64 1"   --->   Operation 12 'alloca' 'p_loc23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_loc22 = alloca i64 1"   --->   Operation 13 'alloca' 'p_loc22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_loc21 = alloca i64 1"   --->   Operation 14 'alloca' 'p_loc21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_loc20 = alloca i64 1"   --->   Operation 15 'alloca' 'p_loc20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_loc19 = alloca i64 1"   --->   Operation 16 'alloca' 'p_loc19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc18 = alloca i64 1"   --->   Operation 17 'alloca' 'p_loc18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_loc17 = alloca i64 1"   --->   Operation 18 'alloca' 'p_loc17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_loc16 = alloca i64 1"   --->   Operation 19 'alloca' 'p_loc16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 20 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fir_filter_Pipeline_VITIS_LOOP_13_1, i32 %shift_reg_0, i32 %shift_reg_1, i32 %shift_reg_2, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 22 [1/2] (5.08ns)   --->   "%call_ln0 = call void @fir_filter_Pipeline_VITIS_LOOP_13_1, i32 %shift_reg_0, i32 %shift_reg_1, i32 %shift_reg_2, i32 %shift_reg_3, i32 %shift_reg_4, i32 %shift_reg_5, i32 %shift_reg_6, i32 %shift_reg_7, i32 %shift_reg_8, i32 %shift_reg_9, i32 %shift_reg_10, i32 %shift_reg_11, i32 %shift_reg_12, i32 %shift_reg_13, i32 %shift_reg_14"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 5.08> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_14_load = load i32 %shift_reg_14" [filter.cpp:22]   --->   Operation 23 'load' 'shift_reg_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_13_load = load i32 %shift_reg_13" [filter.cpp:22]   --->   Operation 24 'load' 'shift_reg_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_12_load = load i32 %shift_reg_12" [filter.cpp:22]   --->   Operation 25 'load' 'shift_reg_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_11_load = load i32 %shift_reg_11" [filter.cpp:22]   --->   Operation 26 'load' 'shift_reg_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_10_load = load i32 %shift_reg_10" [filter.cpp:22]   --->   Operation 27 'load' 'shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_9_load = load i32 %shift_reg_9" [filter.cpp:22]   --->   Operation 28 'load' 'shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_8_load = load i32 %shift_reg_8" [filter.cpp:22]   --->   Operation 29 'load' 'shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_7_load = load i32 %shift_reg_7" [filter.cpp:22]   --->   Operation 30 'load' 'shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_6_load = load i32 %shift_reg_6" [filter.cpp:22]   --->   Operation 31 'load' 'shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_5_load = load i32 %shift_reg_5" [filter.cpp:22]   --->   Operation 32 'load' 'shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_4_load = load i32 %shift_reg_4" [filter.cpp:22]   --->   Operation 33 'load' 'shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shift_reg_3_load = load i32 %shift_reg_3" [filter.cpp:22]   --->   Operation 34 'load' 'shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shift_reg_2_load = load i32 %shift_reg_2" [filter.cpp:22]   --->   Operation 35 'load' 'shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_1_load = load i32 %shift_reg_1" [filter.cpp:22]   --->   Operation 36 'load' 'shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%shift_reg_0_load = load i32 %shift_reg_0" [filter.cpp:25]   --->   Operation 37 'load' 'shift_reg_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.61ns)   --->   "%call_ln25 = call void @fir_filter_Pipeline_VITIS_LOOP_18_2, i32 %shift_reg_0_load, i32 %shift_reg_1_load, i32 %shift_reg_2_load, i32 %shift_reg_3_load, i32 %shift_reg_4_load, i32 %shift_reg_5_load, i32 %shift_reg_6_load, i32 %shift_reg_7_load, i32 %shift_reg_8_load, i32 %shift_reg_9_load, i32 %shift_reg_10_load, i32 %shift_reg_11_load, i32 %shift_reg_12_load, i32 %shift_reg_13_load, i32 %shift_reg_14_load, i32 %in_r, i32 %out_r, i32 %p_loc, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18, i32 %p_loc19, i32 %p_loc20, i32 %p_loc21, i32 %p_loc22, i32 %p_loc23, i32 %p_loc24, i32 %p_loc25, i32 %p_loc26, i32 %p_loc27, i32 %p_loc28, i32 %p_loc29" [filter.cpp:25]   --->   Operation 38 'call' 'call_ln25' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln25 = call void @fir_filter_Pipeline_VITIS_LOOP_18_2, i32 %shift_reg_0_load, i32 %shift_reg_1_load, i32 %shift_reg_2_load, i32 %shift_reg_3_load, i32 %shift_reg_4_load, i32 %shift_reg_5_load, i32 %shift_reg_6_load, i32 %shift_reg_7_load, i32 %shift_reg_8_load, i32 %shift_reg_9_load, i32 %shift_reg_10_load, i32 %shift_reg_11_load, i32 %shift_reg_12_load, i32 %shift_reg_13_load, i32 %shift_reg_14_load, i32 %in_r, i32 %out_r, i32 %p_loc, i32 %p_loc16, i32 %p_loc17, i32 %p_loc18, i32 %p_loc19, i32 %p_loc20, i32 %p_loc21, i32 %p_loc22, i32 %p_loc23, i32 %p_loc24, i32 %p_loc25, i32 %p_loc26, i32 %p_loc27, i32 %p_loc28, i32 %p_loc29" [filter.cpp:25]   --->   Operation 39 'call' 'call_ln25' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [filter.cpp:10]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%p_loc_load = load i32 %p_loc"   --->   Operation 45 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%p_loc16_load = load i32 %p_loc16"   --->   Operation 46 'load' 'p_loc16_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%p_loc17_load = load i32 %p_loc17"   --->   Operation 47 'load' 'p_loc17_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%p_loc18_load = load i32 %p_loc18"   --->   Operation 48 'load' 'p_loc18_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%p_loc19_load = load i32 %p_loc19"   --->   Operation 49 'load' 'p_loc19_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%p_loc20_load = load i32 %p_loc20"   --->   Operation 50 'load' 'p_loc20_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%p_loc21_load = load i32 %p_loc21"   --->   Operation 51 'load' 'p_loc21_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%p_loc22_load = load i32 %p_loc22"   --->   Operation 52 'load' 'p_loc22_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%p_loc23_load = load i32 %p_loc23"   --->   Operation 53 'load' 'p_loc23_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_loc24_load = load i32 %p_loc24"   --->   Operation 54 'load' 'p_loc24_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%p_loc25_load = load i32 %p_loc25"   --->   Operation 55 'load' 'p_loc25_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_loc26_load = load i32 %p_loc26"   --->   Operation 56 'load' 'p_loc26_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%p_loc27_load = load i32 %p_loc27"   --->   Operation 57 'load' 'p_loc27_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%p_loc28_load = load i32 %p_loc28"   --->   Operation 58 'load' 'p_loc28_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_loc29_load = load i32 %p_loc29"   --->   Operation 59 'load' 'p_loc29_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc29_load, i32 %shift_reg_14" [filter.cpp:22]   --->   Operation 60 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc28_load, i32 %shift_reg_13" [filter.cpp:22]   --->   Operation 61 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc27_load, i32 %shift_reg_12" [filter.cpp:22]   --->   Operation 62 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc26_load, i32 %shift_reg_11" [filter.cpp:22]   --->   Operation 63 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc25_load, i32 %shift_reg_10" [filter.cpp:22]   --->   Operation 64 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc24_load, i32 %shift_reg_9" [filter.cpp:22]   --->   Operation 65 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc23_load, i32 %shift_reg_8" [filter.cpp:22]   --->   Operation 66 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc22_load, i32 %shift_reg_7" [filter.cpp:22]   --->   Operation 67 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc21_load, i32 %shift_reg_6" [filter.cpp:22]   --->   Operation 68 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc20_load, i32 %shift_reg_5" [filter.cpp:22]   --->   Operation 69 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc19_load, i32 %shift_reg_4" [filter.cpp:22]   --->   Operation 70 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc18_load, i32 %shift_reg_3" [filter.cpp:22]   --->   Operation 71 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc17_load, i32 %shift_reg_2" [filter.cpp:22]   --->   Operation 72 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %p_loc16_load, i32 %shift_reg_1" [filter.cpp:22]   --->   Operation 73 'store' 'store_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln25 = store i32 %p_loc_load, i32 %shift_reg_0" [filter.cpp:25]   --->   Operation 74 'store' 'store_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln36 = ret" [filter.cpp:36]   --->   Operation 75 'ret' 'ret_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ shift_reg_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ shift_reg_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_loc29            (alloca       ) [ 001111]
p_loc28            (alloca       ) [ 001111]
p_loc27            (alloca       ) [ 001111]
p_loc26            (alloca       ) [ 001111]
p_loc25            (alloca       ) [ 001111]
p_loc24            (alloca       ) [ 001111]
p_loc23            (alloca       ) [ 001111]
p_loc22            (alloca       ) [ 001111]
p_loc21            (alloca       ) [ 001111]
p_loc20            (alloca       ) [ 001111]
p_loc19            (alloca       ) [ 001111]
p_loc18            (alloca       ) [ 001111]
p_loc17            (alloca       ) [ 001111]
p_loc16            (alloca       ) [ 001111]
p_loc              (alloca       ) [ 001111]
call_ln0           (call         ) [ 000000]
shift_reg_14_load  (load         ) [ 000010]
shift_reg_13_load  (load         ) [ 000010]
shift_reg_12_load  (load         ) [ 000010]
shift_reg_11_load  (load         ) [ 000010]
shift_reg_10_load  (load         ) [ 000010]
shift_reg_9_load   (load         ) [ 000010]
shift_reg_8_load   (load         ) [ 000010]
shift_reg_7_load   (load         ) [ 000010]
shift_reg_6_load   (load         ) [ 000010]
shift_reg_5_load   (load         ) [ 000010]
shift_reg_4_load   (load         ) [ 000010]
shift_reg_3_load   (load         ) [ 000010]
shift_reg_2_load   (load         ) [ 000010]
shift_reg_1_load   (load         ) [ 000010]
shift_reg_0_load   (load         ) [ 000010]
call_ln25          (call         ) [ 000000]
spectopmodule_ln10 (spectopmodule) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000]
p_loc_load         (load         ) [ 000000]
p_loc16_load       (load         ) [ 000000]
p_loc17_load       (load         ) [ 000000]
p_loc18_load       (load         ) [ 000000]
p_loc19_load       (load         ) [ 000000]
p_loc20_load       (load         ) [ 000000]
p_loc21_load       (load         ) [ 000000]
p_loc22_load       (load         ) [ 000000]
p_loc23_load       (load         ) [ 000000]
p_loc24_load       (load         ) [ 000000]
p_loc25_load       (load         ) [ 000000]
p_loc26_load       (load         ) [ 000000]
p_loc27_load       (load         ) [ 000000]
p_loc28_load       (load         ) [ 000000]
p_loc29_load       (load         ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln22         (store        ) [ 000000]
store_ln25         (store        ) [ 000000]
ret_ln36           (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_5"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_10">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_reg_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shift_reg_12">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="shift_reg_13">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="shift_reg_14">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_Pipeline_VITIS_LOOP_13_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_filter_Pipeline_VITIS_LOOP_18_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="p_loc29_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc29/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_loc28_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc28/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_loc27_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc27/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_loc26_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc26/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_loc25_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc25/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_loc24_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc24/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_loc23_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc23/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_loc22_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc22/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_loc21_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc21/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_loc20_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc20/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_loc19_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc19/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_loc18_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc18/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_loc17_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc17/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_loc16_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc16/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_loc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="32" slack="0"/>
<pin id="120" dir="0" index="3" bw="32" slack="0"/>
<pin id="121" dir="0" index="4" bw="32" slack="0"/>
<pin id="122" dir="0" index="5" bw="32" slack="0"/>
<pin id="123" dir="0" index="6" bw="32" slack="0"/>
<pin id="124" dir="0" index="7" bw="32" slack="0"/>
<pin id="125" dir="0" index="8" bw="32" slack="0"/>
<pin id="126" dir="0" index="9" bw="32" slack="0"/>
<pin id="127" dir="0" index="10" bw="32" slack="0"/>
<pin id="128" dir="0" index="11" bw="32" slack="0"/>
<pin id="129" dir="0" index="12" bw="32" slack="0"/>
<pin id="130" dir="0" index="13" bw="32" slack="0"/>
<pin id="131" dir="0" index="14" bw="32" slack="0"/>
<pin id="132" dir="0" index="15" bw="32" slack="0"/>
<pin id="133" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="0" index="3" bw="32" slack="0"/>
<pin id="155" dir="0" index="4" bw="32" slack="0"/>
<pin id="156" dir="0" index="5" bw="32" slack="0"/>
<pin id="157" dir="0" index="6" bw="32" slack="0"/>
<pin id="158" dir="0" index="7" bw="32" slack="0"/>
<pin id="159" dir="0" index="8" bw="32" slack="0"/>
<pin id="160" dir="0" index="9" bw="32" slack="0"/>
<pin id="161" dir="0" index="10" bw="32" slack="0"/>
<pin id="162" dir="0" index="11" bw="32" slack="0"/>
<pin id="163" dir="0" index="12" bw="32" slack="0"/>
<pin id="164" dir="0" index="13" bw="32" slack="0"/>
<pin id="165" dir="0" index="14" bw="32" slack="0"/>
<pin id="166" dir="0" index="15" bw="32" slack="0"/>
<pin id="167" dir="0" index="16" bw="32" slack="0"/>
<pin id="168" dir="0" index="17" bw="32" slack="0"/>
<pin id="169" dir="0" index="18" bw="32" slack="2"/>
<pin id="170" dir="0" index="19" bw="32" slack="2"/>
<pin id="171" dir="0" index="20" bw="32" slack="2"/>
<pin id="172" dir="0" index="21" bw="32" slack="2"/>
<pin id="173" dir="0" index="22" bw="32" slack="2"/>
<pin id="174" dir="0" index="23" bw="32" slack="2"/>
<pin id="175" dir="0" index="24" bw="32" slack="2"/>
<pin id="176" dir="0" index="25" bw="32" slack="2"/>
<pin id="177" dir="0" index="26" bw="32" slack="2"/>
<pin id="178" dir="0" index="27" bw="32" slack="2"/>
<pin id="179" dir="0" index="28" bw="32" slack="2"/>
<pin id="180" dir="0" index="29" bw="32" slack="2"/>
<pin id="181" dir="0" index="30" bw="32" slack="2"/>
<pin id="182" dir="0" index="31" bw="32" slack="2"/>
<pin id="183" dir="0" index="32" bw="32" slack="2"/>
<pin id="184" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="shift_reg_14_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_14_load/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="shift_reg_13_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_13_load/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="shift_reg_12_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_12_load/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="shift_reg_11_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_11_load/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="shift_reg_10_load_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_10_load/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="shift_reg_9_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_9_load/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="shift_reg_8_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_8_load/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="shift_reg_7_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_7_load/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="shift_reg_6_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_6_load/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="shift_reg_5_load_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_5_load/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="shift_reg_4_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_4_load/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="shift_reg_3_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_3_load/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="shift_reg_2_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_2_load/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="shift_reg_1_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_1_load/3 "/>
</bind>
</comp>

<comp id="258" class="1004" name="shift_reg_0_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_0_load/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_loc_load_load_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="4"/>
<pin id="265" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_loc16_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="4"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc16_load/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_loc17_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="4"/>
<pin id="271" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc17_load/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_loc18_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="4"/>
<pin id="274" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc18_load/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_loc19_load_load_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="4"/>
<pin id="277" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc19_load/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_loc20_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="4"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc20_load/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_loc21_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="4"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc21_load/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="p_loc22_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="4"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc22_load/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_loc23_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="4"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc23_load/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_loc24_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="4"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc24_load/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_loc25_load_load_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="4"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc25_load/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="p_loc26_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="4"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc26_load/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_loc27_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="4"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc27_load/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="p_loc28_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="4"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc28_load/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_loc29_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="4"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc29_load/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln22_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln22_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="0"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="store_ln22_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln22_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln22_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln22_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln22_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln22_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln22_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln22_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln22_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln22_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln22_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln22_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="0"/>
<pin id="388" dir="0" index="1" bw="32" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="store_ln25_store_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/5 "/>
</bind>
</comp>

<comp id="398" class="1005" name="p_loc29_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc29 "/>
</bind>
</comp>

<comp id="404" class="1005" name="p_loc28_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="2"/>
<pin id="406" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc28 "/>
</bind>
</comp>

<comp id="410" class="1005" name="p_loc27_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="2"/>
<pin id="412" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc27 "/>
</bind>
</comp>

<comp id="416" class="1005" name="p_loc26_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc26 "/>
</bind>
</comp>

<comp id="422" class="1005" name="p_loc25_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="2"/>
<pin id="424" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc25 "/>
</bind>
</comp>

<comp id="428" class="1005" name="p_loc24_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2"/>
<pin id="430" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc24 "/>
</bind>
</comp>

<comp id="434" class="1005" name="p_loc23_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc23 "/>
</bind>
</comp>

<comp id="440" class="1005" name="p_loc22_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2"/>
<pin id="442" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc22 "/>
</bind>
</comp>

<comp id="446" class="1005" name="p_loc21_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2"/>
<pin id="448" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc21 "/>
</bind>
</comp>

<comp id="452" class="1005" name="p_loc20_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="2"/>
<pin id="454" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc20 "/>
</bind>
</comp>

<comp id="458" class="1005" name="p_loc19_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc19 "/>
</bind>
</comp>

<comp id="464" class="1005" name="p_loc18_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2"/>
<pin id="466" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc18 "/>
</bind>
</comp>

<comp id="470" class="1005" name="p_loc17_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="2"/>
<pin id="472" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc17 "/>
</bind>
</comp>

<comp id="476" class="1005" name="p_loc16_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2"/>
<pin id="478" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc16 "/>
</bind>
</comp>

<comp id="482" class="1005" name="p_loc_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="2"/>
<pin id="484" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="34" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="34" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="34" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="136"><net_src comp="6" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="116" pin=8"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="116" pin=10"/></net>

<net id="145"><net_src comp="24" pin="0"/><net_sink comp="116" pin=11"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="116" pin=12"/></net>

<net id="147"><net_src comp="28" pin="0"/><net_sink comp="116" pin=13"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="116" pin=14"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="116" pin=15"/></net>

<net id="185"><net_src comp="38" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="150" pin=16"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="150" pin=17"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="150" pin=15"/></net>

<net id="196"><net_src comp="30" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="150" pin=14"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="150" pin=13"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="150" pin=12"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="150" pin=11"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="150" pin=10"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="150" pin=9"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="150" pin=8"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="150" pin=7"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="150" pin=6"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="150" pin=5"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="150" pin=4"/></net>

<net id="251"><net_src comp="8" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="150" pin=3"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="261"><net_src comp="4" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="312"><net_src comp="305" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="32" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="302" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="30" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="299" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="28" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="296" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="293" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="24" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="290" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="22" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="287" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="20" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="284" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="18" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="281" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="16" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="278" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="14" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="275" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="12" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="272" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="10" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="269" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="8" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="266" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="6" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="263" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="4" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="401"><net_src comp="56" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="150" pin=32"/></net>

<net id="403"><net_src comp="398" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="407"><net_src comp="60" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="150" pin=31"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="413"><net_src comp="64" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="150" pin=30"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="419"><net_src comp="68" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="150" pin=29"/></net>

<net id="421"><net_src comp="416" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="425"><net_src comp="72" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="150" pin=28"/></net>

<net id="427"><net_src comp="422" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="431"><net_src comp="76" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="150" pin=27"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="437"><net_src comp="80" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="150" pin=26"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="443"><net_src comp="84" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="150" pin=25"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="449"><net_src comp="88" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="150" pin=24"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="455"><net_src comp="92" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="150" pin=23"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="461"><net_src comp="96" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="150" pin=22"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="467"><net_src comp="100" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="150" pin=21"/></net>

<net id="469"><net_src comp="464" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="473"><net_src comp="104" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="150" pin=20"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="479"><net_src comp="108" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="150" pin=19"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="485"><net_src comp="112" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="150" pin=18"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="263" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 4 }
	Port: shift_reg_0 | {1 2 5 }
	Port: shift_reg_1 | {1 2 5 }
	Port: shift_reg_2 | {1 2 5 }
	Port: shift_reg_3 | {1 2 5 }
	Port: shift_reg_4 | {1 2 5 }
	Port: shift_reg_5 | {1 2 5 }
	Port: shift_reg_6 | {1 2 5 }
	Port: shift_reg_7 | {1 2 5 }
	Port: shift_reg_8 | {1 2 5 }
	Port: shift_reg_9 | {1 2 5 }
	Port: shift_reg_10 | {1 2 5 }
	Port: shift_reg_11 | {1 2 5 }
	Port: shift_reg_12 | {1 2 5 }
	Port: shift_reg_13 | {1 2 5 }
	Port: shift_reg_14 | {1 2 5 }
 - Input state : 
	Port: fir_filter : in_r | {3 4 }
	Port: fir_filter : shift_reg_0 | {3 }
	Port: fir_filter : shift_reg_1 | {3 }
	Port: fir_filter : shift_reg_2 | {3 }
	Port: fir_filter : shift_reg_3 | {3 }
	Port: fir_filter : shift_reg_4 | {3 }
	Port: fir_filter : shift_reg_5 | {3 }
	Port: fir_filter : shift_reg_6 | {3 }
	Port: fir_filter : shift_reg_7 | {3 }
	Port: fir_filter : shift_reg_8 | {3 }
	Port: fir_filter : shift_reg_9 | {3 }
	Port: fir_filter : shift_reg_10 | {3 }
	Port: fir_filter : shift_reg_11 | {3 }
	Port: fir_filter : shift_reg_12 | {3 }
	Port: fir_filter : shift_reg_13 | {3 }
	Port: fir_filter : shift_reg_14 | {3 }
  - Chain level:
	State 1
	State 2
	State 3
		call_ln25 : 1
	State 4
	State 5
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln22 : 1
		store_ln25 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116 |    0    |    0    |    5    |    26   |
|          | grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150 |    0    |   1.61  |   1461  |   475   |
|----------|------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                |    0    |   1.61  |   1466  |   501   |
|----------|------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------+--------+
|               |   FF   |
+---------------+--------+
|p_loc16_reg_476|   32   |
|p_loc17_reg_470|   32   |
|p_loc18_reg_464|   32   |
|p_loc19_reg_458|   32   |
|p_loc20_reg_452|   32   |
|p_loc21_reg_446|   32   |
|p_loc22_reg_440|   32   |
|p_loc23_reg_434|   32   |
|p_loc24_reg_428|   32   |
|p_loc25_reg_422|   32   |
|p_loc26_reg_416|   32   |
|p_loc27_reg_410|   32   |
|p_loc28_reg_404|   32   |
|p_loc29_reg_398|   32   |
| p_loc_reg_482 |   32   |
+---------------+--------+
|     Total     |   480  |
+---------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    1   |  1466  |   501  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   480  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |  1946  |   501  |
+-----------+--------+--------+--------+--------+
