module MEM_WB_pipeline
(
	input clk,
	input lc3b_reg dest_in,
	input lc3b_word alu_out_in,
	input lc3b_word mem_rdata_in,
	input lc3b_word pc_in,
	
	output lc3b_reg dest_out,
	output lc3b_word alu_out_out,
	output lc3b_word mem_rdata_out,
	output lc3b_word pc_out
);

lc3b_reg dest;
lc3b_word alu_out;
lc3b_word mem_rdata;
lc3b_word pc;

always_ff @(posedge clk)
begin
	dest <= dest_in;
	alu_out <= alu_out_in;
	mem_rdata <= mem_rdata_in;
	pc <= pc_in;
end

always_comb
begin
	dest_out = dest;
	alu_out_out = alu_out;
	mem_rdata_out = mem_rdata;
	pc_out = pc;
end
endmodule : MEM_WB_pipeline