{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713501983576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713501983576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 23:46:23 2024 " "Processing started: Thu Apr 18 23:46:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713501983576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501983576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong2 -c PE2_gtbuckner42 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong2 -c PE2_gtbuckner42" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501983576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713501983842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713501983842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/dual_boot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dual_boot/synthesis/dual_boot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_boot-rtl " "Found design unit 1: dual_boot-rtl" {  } { { "dual_boot/synthesis/dual_boot.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/dual_boot.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989079 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_boot " "Found entity 1: dual_boot" {  } { { "dual_boot/synthesis/dual_boot.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/dual_boot.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "dual_boot/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "dual_boot/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/altera_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/altera_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dual_boot " "Found entity 1: altera_dual_boot" {  } { { "dual_boot/synthesis/submodules/altera_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/altera_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot_avmm " "Found entity 1: alt_dual_boot_avmm" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_dual_boot " "Found entity 1: alt_dual_boot" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spi.sv(86) " "Verilog HDL information at spi.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "Components/spi.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/spi.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713501989212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "active ACTIVE spi.sv(19) " "Verilog HDL Declaration information at spi.sv(19): object \"active\" differs only in case from object \"ACTIVE\" in the same scope" {  } { { "Components/spi.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/spi.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1713501989212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/spi.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/spi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "Components/spi.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/spi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/gsensor.sv 1 1 " "Found 1 design units, including 1 entities, in source file components/gsensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gsensor " "Found entity 1: gsensor" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/adxl345_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/adxl345_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADXL345_controller-ADXL345_controller_structural " "Found design unit 1: ADXL345_controller-ADXL345_controller_structural" {  } { { "Components/ADXL345_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/ADXL345_controller.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989214 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADXL345_controller " "Found entity 1: ADXL345_controller" {  } { { "Components/ADXL345_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/ADXL345_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/7segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/7segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7segment-Behavioral " "Found design unit 1: bcd_7segment-Behavioral" {  } { { "Components/7segmentDecoder.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/7segmentDecoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989215 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7segment " "Found entity 1: bcd_7segment" {  } { { "Components/7segmentDecoder.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/7segmentDecoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ttu.vhdl 60 29 " "Found 60 design units, including 29 entities, in source file ttu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TTU " "Found design unit 1: TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TTU-body " "Found design unit 2: TTU-body" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 EX_PACKAGE-A1 " "Found design unit 3: EX_PACKAGE-A1" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 INV_TTU-RTL " "Found design unit 4: INV_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR2_TTU-RTL " "Found design unit 5: OR2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 or3_TTU-RTL " "Found design unit 6: or3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 179 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 OR4_TTU-RTL " "Found design unit 7: OR4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 201 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 AND2_TTU-RTL " "Found design unit 8: AND2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 224 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 AND3_TTU-RTL " "Found design unit 9: AND3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 245 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 AND4_TTU-RTL " "Found design unit 10: AND4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 267 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XOR2_TTU-RTL " "Found design unit 11: XOR2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 290 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 XOR3_TTU-RTL " "Found design unit 12: XOR3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 311 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 XOR4_TTU-RTL " "Found design unit 13: XOR4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 333 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 NOR2_TTU-RTL " "Found design unit 14: NOR2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 NOR3_TTU-RTL " "Found design unit 15: NOR3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 377 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 NOR4_TTU-RTL " "Found design unit 16: NOR4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 399 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 NAND2_TTU-RTL " "Found design unit 17: NAND2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 422 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 NAND3_TTU-RTL " "Found design unit 18: NAND3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 NAND4_TTU-RTL " "Found design unit 19: NAND4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 465 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 XNOR2_TTU-RTL " "Found design unit 20: XNOR2_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 XNOR3_TTU-RTL " "Found design unit 21: XNOR3_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 509 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 XNOR4_TTU-RTL " "Found design unit 22: XNOR4_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 531 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 decoder_3to8_TTU-behavioral " "Found design unit 23: decoder_3to8_TTU-behavioral" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 552 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 mux_2to1_TTU-behavioral " "Found design unit 24: mux_2to1_TTU-behavioral" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 577 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 mux_4to1_TTU-behavioral " "Found design unit 25: mux_4to1_TTU-behavioral" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 601 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 SR_LATCH_TTU-RTL " "Found design unit 26: SR_LATCH_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 632 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 SRFF_TTU-RTL " "Found design unit 27: SRFF_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 652 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 DFF_TTU-RTL " "Found design unit 28: DFF_TTU-RTL" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 684 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 bin2seg7-behavorial " "Found design unit 29: bin2seg7-behavorial" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 718 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 PRNG_gtbuckner42-mySol " "Found design unit 30: PRNG_gtbuckner42-mySol" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 818 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 ripple_counter-arch_rtl " "Found design unit 31: ripple_counter-arch_rtl" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 937 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_PACKAGE " "Found entity 1: EX_PACKAGE" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "2 INV_TTU " "Found entity 2: INV_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "3 OR2_TTU " "Found entity 3: OR2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR3_TTU " "Found entity 4: OR3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR4_TTU " "Found entity 5: OR4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "6 AND2_TTU " "Found entity 6: AND2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "7 AND3_TTU " "Found entity 7: AND3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 237 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "8 AND4_TTU " "Found entity 8: AND4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 258 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "9 XOR2_TTU " "Found entity 9: XOR2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "10 XOR3_TTU " "Found entity 10: XOR3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 303 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "11 XOR4_TTU " "Found entity 11: XOR4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 324 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "12 NOR2_TTU " "Found entity 12: NOR2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "13 NOR3_TTU " "Found entity 13: NOR3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "14 NOR4_TTU " "Found entity 14: NOR4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "15 NAND2_TTU " "Found entity 15: NAND2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "16 NAND3_TTU " "Found entity 16: NAND3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "17 NAND4_TTU " "Found entity 17: NAND4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 456 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "18 XNOR2_TTU " "Found entity 18: XNOR2_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "19 XNOR3_TTU " "Found entity 19: XNOR3_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 501 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "20 XNOR4_TTU " "Found entity 20: XNOR4_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "21 decoder_3to8_TTU " "Found entity 21: decoder_3to8_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "22 mux_2to1_TTU " "Found entity 22: mux_2to1_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 571 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "23 mux_4to1_TTU " "Found entity 23: mux_4to1_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "24 SR_LATCH_TTU " "Found entity 24: SR_LATCH_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "25 SRFF_TTU " "Found entity 25: SRFF_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "26 DFF_TTU " "Found entity 26: DFF_TTU" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 676 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "27 bin2seg7 " "Found entity 27: bin2seg7" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "28 PRNG_gtbuckner42 " "Found entity 28: PRNG_gtbuckner42" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""} { "Info" "ISGN_ENTITY_NAME" "29 ripple_counter " "Found entity 29: ripple_counter" {  } { { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989220 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989221 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989223 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw6p3modified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw6p3modified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw6p3Modified-mysol " "Found design unit 1: hw6p3Modified-mysol" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989224 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw6p3Modified " "Found entity 1: hw6p3Modified" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pe2_gtbuckner42.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pe2_gtbuckner42.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PE2_gtbuckner42-vga_structural " "Found design unit 1: PE2_gtbuckner42-vga_structural" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989225 ""} { "Info" "ISGN_ENTITY_NAME" "1 PE2_gtbuckner42 " "Found entity 1: PE2_gtbuckner42" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989225 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PE2_gtbuckner42 " "Elaborating entity \"PE2_gtbuckner42\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713501989296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "datax_toPixelx PE2_gtbuckner42.vhd(203) " "Verilog HDL or VHDL warning at PE2_gtbuckner42.vhd(203): object \"datax_toPixelx\" assigned a value but never read" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "upper_box PE2_gtbuckner42.vhd(207) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(207): used explicit default value for signal \"upper_box\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 207 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "upper_box_h PE2_gtbuckner42.vhd(208) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(208): used explicit default value for signal \"upper_box_h\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 208 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lower_box_h PE2_gtbuckner42.vhd(209) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(209): used explicit default value for signal \"lower_box_h\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 209 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lower_box PE2_gtbuckner42.vhd(210) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(210): used explicit default value for signal \"lower_box\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 210 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Middle_box_w PE2_gtbuckner42.vhd(211) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(211): used explicit default value for signal \"Middle_box_w\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 211 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Middle_box PE2_gtbuckner42.vhd(212) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(212): used explicit default value for signal \"Middle_box\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 212 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "left_paddle_x PE2_gtbuckner42.vhd(216) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(216): used explicit default value for signal \"left_paddle_x\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 216 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "right_paddle_x PE2_gtbuckner42.vhd(218) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(218): used explicit default value for signal \"right_paddle_x\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 218 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "paddle_width PE2_gtbuckner42.vhd(219) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(219): used explicit default value for signal \"paddle_width\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 219 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "paddle_height PE2_gtbuckner42.vhd(220) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(220): used explicit default value for signal \"paddle_height\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 220 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "left_paddle_middle PE2_gtbuckner42.vhd(221) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(221): used explicit default value for signal \"left_paddle_middle\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 221 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "right_paddle_middle PE2_gtbuckner42.vhd(222) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(222): used explicit default value for signal \"right_paddle_middle\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 222 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989297 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_factor_inv PE2_gtbuckner42.vhd(223) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(223): used explicit default value for signal \"y_factor_inv\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 223 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_w PE2_gtbuckner42.vhd(226) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(226): used explicit default value for signal \"score_w\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 226 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_h PE2_gtbuckner42.vhd(227) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(227): used explicit default value for signal \"score_h\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 227 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_spacing PE2_gtbuckner42.vhd(228) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(228): used explicit default value for signal \"score_spacing\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 228 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "left_score1 PE2_gtbuckner42.vhd(230) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(230): used explicit default value for signal \"left_score1\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 230 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "left_score0 PE2_gtbuckner42.vhd(231) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(231): used explicit default value for signal \"left_score0\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 231 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "right_score0 PE2_gtbuckner42.vhd(232) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(232): used explicit default value for signal \"right_score0\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 232 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "right_score1 PE2_gtbuckner42.vhd(233) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(233): used explicit default value for signal \"right_score1\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 233 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball_size PE2_gtbuckner42.vhd(248) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(248): used explicit default value for signal \"ball_size\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 248 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ball1_row_middle PE2_gtbuckner42.vhd(249) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(249): used explicit default value for signal \"ball1_row_middle\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 249 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rst_ball PE2_gtbuckner42.vhd(254) " "Verilog HDL or VHDL warning at PE2_gtbuckner42.vhd(254): object \"rst_ball\" assigned a value but never read" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seed PE2_gtbuckner42.vhd(258) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(258): used explicit default value for signal \"seed\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 258 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "seed2 PE2_gtbuckner42.vhd(259) " "VHDL Signal Declaration warning at PE2_gtbuckner42.vhd(259): used explicit default value for signal \"seed2\" because signal was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 259 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989298 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_score PE2_gtbuckner42.vhd(345) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(345): signal \"player_L_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989302 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_R_score PE2_gtbuckner42.vhd(345) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(345): signal \"player_R_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 345 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989302 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Next_State PE2_gtbuckner42.vhd(336) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(336): inferring latch(es) for signal or variable \"Next_State\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 336 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989303 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball1_col PE2_gtbuckner42.vhd(432) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(432): signal \"ball1_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989304 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball1_row PE2_gtbuckner42.vhd(433) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(433): signal \"ball1_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989304 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "scalarx PE2_gtbuckner42.vhd(434) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(434): used initial value expression for variable \"scalarx\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 434 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989304 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "scalary PE2_gtbuckner42.vhd(435) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(435): used initial value expression for variable \"scalary\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 435 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989304 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "x_speed_default PE2_gtbuckner42.vhd(440) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(440): used initial value expression for variable \"x_speed_default\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 440 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989304 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "x_speed_max PE2_gtbuckner42.vhd(441) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(441): used initial value expression for variable \"x_speed_max\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 441 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989304 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Current_State PE2_gtbuckner42.vhd(449) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(449): signal \"Current_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989304 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Current_State PE2_gtbuckner42.vhd(533) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(533): signal \"Current_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989306 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num PE2_gtbuckner42.vhd(550) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(550): signal \"Psuedo_Random_Num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989306 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num2 PE2_gtbuckner42.vhd(551) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(551): signal \"Psuedo_Random_Num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989306 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num PE2_gtbuckner42.vhd(552) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(552): signal \"Psuedo_Random_Num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989306 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num2 PE2_gtbuckner42.vhd(555) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(555): signal \"Psuedo_Random_Num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989306 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Current_State PE2_gtbuckner42.vhd(571) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(571): signal \"Current_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_scored PE2_gtbuckner42.vhd(573) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(573): signal \"player_L_scored\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_score PE2_gtbuckner42.vhd(574) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(574): signal \"player_L_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_score PE2_gtbuckner42.vhd(577) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(577): signal \"player_L_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_score PE2_gtbuckner42.vhd(578) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(578): signal \"player_L_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_R_score PE2_gtbuckner42.vhd(580) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(580): signal \"player_R_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_R_score PE2_gtbuckner42.vhd(583) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(583): signal \"player_R_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_R_score PE2_gtbuckner42.vhd(584) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(584): signal \"player_R_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num PE2_gtbuckner42.vhd(588) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(588): signal \"Psuedo_Random_Num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num2 PE2_gtbuckner42.vhd(589) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(589): signal \"Psuedo_Random_Num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num PE2_gtbuckner42.vhd(590) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(590): signal \"Psuedo_Random_Num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Psuedo_Random_Num2 PE2_gtbuckner42.vhd(593) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(593): signal \"Psuedo_Random_Num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989307 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_L_score PE2_gtbuckner42.vhd(430) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(430): inferring latch(es) for signal or variable \"player_L_score\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989308 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_R_score PE2_gtbuckner42.vhd(430) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(430): inferring latch(es) for signal or variable \"player_R_score\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989309 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_L_scoreLSBs PE2_gtbuckner42.vhd(430) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(430): inferring latch(es) for signal or variable \"player_L_scoreLSBs\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989309 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_L_scoreMSBs PE2_gtbuckner42.vhd(430) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(430): inferring latch(es) for signal or variable \"player_L_scoreMSBs\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989309 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Player_R_scoreLSBs PE2_gtbuckner42.vhd(430) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(430): inferring latch(es) for signal or variable \"Player_R_scoreLSBs\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989309 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Player_R_scoreMSBs PE2_gtbuckner42.vhd(430) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(430): inferring latch(es) for signal or variable \"Player_R_scoreMSBs\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989309 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var_L_score PE2_gtbuckner42.vhd(430) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(430): inferring latch(es) for signal or variable \"var_L_score\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989309 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var_R_score PE2_gtbuckner42.vhd(430) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(430): inferring latch(es) for signal or variable \"var_R_score\", which holds its previous value in one or more paths through the process" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989309 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "move_amt PE2_gtbuckner42.vhd(619) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(619): used initial value expression for variable \"move_amt\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 619 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989309 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rotary_DT PE2_gtbuckner42.vhd(675) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(675): signal \"Rotary_DT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 675 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989309 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst_game PE2_gtbuckner42.vhd(681) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(681): signal \"Rst_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 681 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989310 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_paddle_y PE2_gtbuckner42.vhd(696) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(696): signal \"right_paddle_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 696 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989310 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "scalary PE2_gtbuckner42.vhd(698) " "VHDL Variable Declaration warning at PE2_gtbuckner42.vhd(698): used initial value expression for variable \"scalary\" because variable was never assigned a value" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 698 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989310 "|PE2_gtbuckner42"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst_game PE2_gtbuckner42.vhd(718) " "VHDL Process Statement warning at PE2_gtbuckner42.vhd(718): signal \"Rst_game\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 718 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989310 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreMSBs\[0\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"Player_R_scoreMSBs\[0\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreMSBs\[1\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"Player_R_scoreMSBs\[1\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreMSBs\[2\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"Player_R_scoreMSBs\[2\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreMSBs\[3\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"Player_R_scoreMSBs\[3\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreLSBs\[0\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"Player_R_scoreLSBs\[0\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreLSBs\[1\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"Player_R_scoreLSBs\[1\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreLSBs\[2\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"Player_R_scoreLSBs\[2\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Player_R_scoreLSBs\[3\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"Player_R_scoreLSBs\[3\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreMSBs\[0\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_scoreMSBs\[0\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreMSBs\[1\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_scoreMSBs\[1\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreMSBs\[2\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_scoreMSBs\[2\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreMSBs\[3\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_scoreMSBs\[3\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreLSBs\[0\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_scoreLSBs\[0\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreLSBs\[1\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_scoreLSBs\[1\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreLSBs\[2\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_scoreLSBs\[2\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_scoreLSBs\[3\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_scoreLSBs\[3\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[0\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[0\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989327 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[1\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[1\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[2\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[2\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[3\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[3\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[4\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[4\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[5\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[5\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[6\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[6\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[7\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[7\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[8\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[8\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[9\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[9\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[10\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[10\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[11\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[11\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[12\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[12\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[13\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[13\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[14\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[14\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[15\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[15\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[16\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[16\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[17\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[17\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[18\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[18\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[19\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[19\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[20\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[20\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[21\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[21\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[22\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[22\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[23\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[23\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[24\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[24\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[25\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[25\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[26\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[26\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[27\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[27\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[28\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[28\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[29\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[29\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[30\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[30\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_R_score\[31\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_R_score\[31\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989328 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[0\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[0\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[1\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[1\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[2\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[2\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[3\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[3\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[4\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[4\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[5\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[5\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[6\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[6\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[7\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[7\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[8\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[8\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[9\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[9\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[10\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[10\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[11\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[11\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[12\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[12\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[13\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[13\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[14\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[14\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[15\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[15\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[16\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[16\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[17\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[17\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[18\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[18\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[19\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[19\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[20\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[20\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[21\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[21\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[22\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[22\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[23\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[23\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[24\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[24\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[25\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[25\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[26\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[26\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[27\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[27\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[28\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[28\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[29\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[29\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[30\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[30\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989329 "|PE2_gtbuckner42"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_L_score\[31\] PE2_gtbuckner42.vhd(430) " "Inferred latch for \"player_L_score\[31\]\" at PE2_gtbuckner42.vhd(430)" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989330 "|PE2_gtbuckner42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw6p3Modified hw6p3Modified:accelerometer " "Elaborating entity \"hw6p3Modified\" for hierarchy \"hw6p3Modified:accelerometer\"" {  } { { "PE2_gtbuckner42.vhd" "accelerometer" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989387 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "dFix hw6p3Modified.vhd(18) " "VHDL Signal Declaration warning at hw6p3Modified.vhd(18): used explicit default value for signal \"dFix\" because signal was never assigned a value" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989388 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ledFix hw6p3Modified.vhd(19) " "VHDL Signal Declaration warning at hw6p3Modified.vhd(19): used explicit default value for signal \"ledFix\" because signal was never assigned a value" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989388 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_internal_sig hw6p3Modified.vhd(85) " "Verilog HDL or VHDL warning at hw6p3Modified.vhd(85): object \"clk_internal_sig\" assigned a value but never read" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1713501989388 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cnt_dout hw6p3Modified.vhd(95) " "VHDL Signal Declaration warning at hw6p3Modified.vhd(95): used implicit default value for signal \"cnt_dout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713501989388 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "integer_value hw6p3Modified.vhd(122) " "VHDL Process Statement warning at hw6p3Modified.vhd(122): inferring latch(es) for signal or variable \"integer_value\", which holds its previous value in one or more paths through the process" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 122 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989388 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "integer_value hw6p3Modified.vhd(140) " "VHDL Process Statement warning at hw6p3Modified.vhd(140): inferring latch(es) for signal or variable \"integer_value\", which holds its previous value in one or more paths through the process" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 140 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989388 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[0\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[0\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989388 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[1\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[1\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989388 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[2\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[2\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989388 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[3\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[3\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[4\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[4\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[5\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[5\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[6\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[6\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[7\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[7\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[8\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[8\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[9\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[9\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[10\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[10\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[11\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[11\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[12\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[12\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[13\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[13\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[14\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[14\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[15\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[15\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[16\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[16\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[17\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[17\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[18\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[18\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[19\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[19\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[20\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[20\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[21\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[21\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[22\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[22\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[23\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[23\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[24\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[24\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[25\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[25\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[26\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[26\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[27\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[27\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[28\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[28\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[29\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[29\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[30\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[30\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datay_toPixely:integer_value\[31\] hw6p3Modified.vhd(148) " "Inferred latch for \"set_datay_toPixely:integer_value\[31\]\" at hw6p3Modified.vhd(148)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[0\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[0\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[1\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[1\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[2\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[2\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[3\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[3\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[4\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[4\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[5\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[5\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[6\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[6\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[7\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[7\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[8\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[8\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[9\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[9\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[10\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[10\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[11\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[11\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[12\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[12\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[13\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[13\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[14\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[14\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[15\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[15\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[16\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[16\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[17\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[17\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[18\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[18\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[19\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[19\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[20\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[20\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989389 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[21\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[21\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[22\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[22\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[23\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[23\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[24\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[24\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[25\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[25\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[26\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[26\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[27\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[27\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[28\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[28\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[29\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[29\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[30\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[30\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set_datax_toPixelx:integer_value\[31\] hw6p3Modified.vhd(130) " "Inferred latch for \"set_datax_toPixelx:integer_value\[31\]\" at hw6p3Modified.vhd(130)" {  } { { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989390 "|PE2_gtbuckner42|hw6p3Modified:accelerometer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll hw6p3Modified:accelerometer\|pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"hw6p3Modified:accelerometer\|pll:pll_inst\"" {  } { { "hw6p3Modified.vhd" "pll_inst" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll hw6p3Modified:accelerometer\|pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"hw6p3Modified:accelerometer\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw6p3Modified:accelerometer\|pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"hw6p3Modified:accelerometer\|pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw6p3Modified:accelerometer\|pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"hw6p3Modified:accelerometer\|pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50000 " "Parameter \"clk0_divide_by\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16777 " "Parameter \"clk0_multiply_by\" = \"16777\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989416 ""}  } { { "pll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501989416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll hw6p3Modified:accelerometer\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"hw6p3Modified:accelerometer\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADXL345_controller hw6p3Modified:accelerometer\|ADXL345_controller:U0 " "Elaborating entity \"ADXL345_controller\" for hierarchy \"hw6p3Modified:accelerometer\|ADXL345_controller:U0\"" {  } { { "hw6p3Modified.vhd" "U0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gsensor hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0 " "Elaborating entity \"gsensor\" for hierarchy \"hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\"" {  } { { "Components/ADXL345_controller.vhd" "U0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/ADXL345_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989447 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 gsensor.sv(28) " "Verilog HDL assignment warning at gsensor.sv(28): truncated value with size 32 to match size of target (20)" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713501989447 "|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 gsensor.sv(266) " "Verilog HDL assignment warning at gsensor.sv(266): truncated value with size 8 to match size of target (6)" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713501989447 "|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.opcode 0 gsensor.sv(84) " "Net \"spi_program.data_a.opcode\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713501989447 "|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.data_a.immediate 0 gsensor.sv(84) " "Net \"spi_program.data_a.immediate\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713501989447 "|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.waddr_a 0 gsensor.sv(84) " "Net \"spi_program.waddr_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713501989447 "|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "spi_program.we_a 0 gsensor.sv(84) " "Net \"spi_program.we_a\" at gsensor.sv(84) has no driver or initial value, using a default initial value '0'" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1713501989447 "|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|spi:u0 " "Elaborating entity \"spi\" for hierarchy \"hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|spi:u0\"" {  } { { "Components/gsensor.sv" "u0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 spi.sv(47) " "Verilog HDL assignment warning at spi.sv(47): truncated value with size 32 to match size of target (4)" {  } { { "Components/spi.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/spi.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713501989448 "|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 spi.sv(156) " "Verilog HDL assignment warning at spi.sv(156): truncated value with size 32 to match size of target (3)" {  } { { "Components/spi.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/spi.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713501989448 "|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 4 spi.sv(204) " "Verilog HDL assignment warning at spi.sv(204): truncated value with size 64 to match size of target (4)" {  } { { "Components/spi.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/spi.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713501989448 "|PE2_gtbuckner42|hw6p3Modified:accelerometer|ADXL345_controller:U0|gsensor:U0|spi:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7segment hw6p3Modified:accelerometer\|bcd_7segment:U1 " "Elaborating entity \"bcd_7segment\" for hierarchy \"hw6p3Modified:accelerometer\|bcd_7segment:U1\"" {  } { { "hw6p3Modified.vhd" "U1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRNG_gtbuckner42 PRNG_gtbuckner42:PRGN_1 " "Elaborating entity \"PRNG_gtbuckner42\" for hierarchy \"PRNG_gtbuckner42:PRGN_1\"" {  } { { "PE2_gtbuckner42.vhd" "PRGN_1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U1\"" {  } { { "PE2_gtbuckner42.vhd" "U1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "altpll_component" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989457 ""}  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501989457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/vga_pll_25_175_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U2 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U2\"" {  } { { "PE2_gtbuckner42.vhd" "U2" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:U3 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:U3\"" {  } { { "PE2_gtbuckner42.vhd" "U3" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989486 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_0 hw_image_generator.vhd(96) " "VHDL Signal Declaration warning at hw_image_generator.vhd(96): used explicit default value for signal \"img_0\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 96 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_1 hw_image_generator.vhd(101) " "VHDL Signal Declaration warning at hw_image_generator.vhd(101): used explicit default value for signal \"img_1\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_2 hw_image_generator.vhd(106) " "VHDL Signal Declaration warning at hw_image_generator.vhd(106): used explicit default value for signal \"img_2\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_3 hw_image_generator.vhd(111) " "VHDL Signal Declaration warning at hw_image_generator.vhd(111): used explicit default value for signal \"img_3\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_4 hw_image_generator.vhd(116) " "VHDL Signal Declaration warning at hw_image_generator.vhd(116): used explicit default value for signal \"img_4\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_5 hw_image_generator.vhd(121) " "VHDL Signal Declaration warning at hw_image_generator.vhd(121): used explicit default value for signal \"img_5\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 121 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_6 hw_image_generator.vhd(126) " "VHDL Signal Declaration warning at hw_image_generator.vhd(126): used explicit default value for signal \"img_6\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 126 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_7 hw_image_generator.vhd(131) " "VHDL Signal Declaration warning at hw_image_generator.vhd(131): used explicit default value for signal \"img_7\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_8 hw_image_generator.vhd(136) " "VHDL Signal Declaration warning at hw_image_generator.vhd(136): used explicit default value for signal \"img_8\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 136 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "img_9 hw_image_generator.vhd(141) " "VHDL Signal Declaration warning at hw_image_generator.vhd(141): used explicit default value for signal \"img_9\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "score_y hw_image_generator.vhd(301) " "VHDL Signal Declaration warning at hw_image_generator.vhd(301): used explicit default value for signal \"score_y\" because signal was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 301 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(355) " "VHDL Process Statement warning at hw_image_generator.vhd(355): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box hw_image_generator.vhd(369) " "VHDL Process Statement warning at hw_image_generator.vhd(369): signal \"upper_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box_h hw_image_generator.vhd(369) " "VHDL Process Statement warning at hw_image_generator.vhd(369): signal \"upper_box_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(370) " "VHDL Process Statement warning at hw_image_generator.vhd(370): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lower_box hw_image_generator.vhd(373) " "VHDL Process Statement warning at hw_image_generator.vhd(373): signal \"lower_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lower_box_h hw_image_generator.vhd(373) " "VHDL Process Statement warning at hw_image_generator.vhd(373): signal \"lower_box_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 373 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(374) " "VHDL Process Statement warning at hw_image_generator.vhd(374): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Middle_box hw_image_generator.vhd(378) " "VHDL Process Statement warning at hw_image_generator.vhd(378): signal \"Middle_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Middle_box_w hw_image_generator.vhd(378) " "VHDL Process Statement warning at hw_image_generator.vhd(378): signal \"Middle_box_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box hw_image_generator.vhd(378) " "VHDL Process Statement warning at hw_image_generator.vhd(378): signal \"upper_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box_h hw_image_generator.vhd(378) " "VHDL Process Statement warning at hw_image_generator.vhd(378): signal \"upper_box_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lower_box hw_image_generator.vhd(379) " "VHDL Process Statement warning at hw_image_generator.vhd(379): signal \"lower_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box hw_image_generator.vhd(385) " "VHDL Process Statement warning at hw_image_generator.vhd(385): signal \"upper_box\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "upper_box_h hw_image_generator.vhd(385) " "VHDL Process Statement warning at hw_image_generator.vhd(385): signal \"upper_box_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(386) " "VHDL Process Statement warning at hw_image_generator.vhd(386): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_score1 hw_image_generator.vhd(394) " "VHDL Process Statement warning at hw_image_generator.vhd(394): signal \"left_score1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_y hw_image_generator.vhd(394) " "VHDL Process Statement warning at hw_image_generator.vhd(394): signal \"score_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_h hw_image_generator.vhd(397) " "VHDL Process Statement warning at hw_image_generator.vhd(397): signal \"score_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_w hw_image_generator.vhd(397) " "VHDL Process Statement warning at hw_image_generator.vhd(397): signal \"score_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_score1 hw_image_generator.vhd(396) " "VHDL Process Statement warning at hw_image_generator.vhd(396): signal \"left_score1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989490 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_y hw_image_generator.vhd(396) " "VHDL Process Statement warning at hw_image_generator.vhd(396): signal \"score_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_score hw_image_generator.vhd(397) " "VHDL Process Statement warning at hw_image_generator.vhd(397): signal \"player_L_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(398) " "VHDL Process Statement warning at hw_image_generator.vhd(398): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_score0 hw_image_generator.vhd(402) " "VHDL Process Statement warning at hw_image_generator.vhd(402): signal \"left_score0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_y hw_image_generator.vhd(402) " "VHDL Process Statement warning at hw_image_generator.vhd(402): signal \"score_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_h hw_image_generator.vhd(405) " "VHDL Process Statement warning at hw_image_generator.vhd(405): signal \"score_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_w hw_image_generator.vhd(405) " "VHDL Process Statement warning at hw_image_generator.vhd(405): signal \"score_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_score0 hw_image_generator.vhd(404) " "VHDL Process Statement warning at hw_image_generator.vhd(404): signal \"left_score0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_y hw_image_generator.vhd(404) " "VHDL Process Statement warning at hw_image_generator.vhd(404): signal \"score_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_L_score hw_image_generator.vhd(405) " "VHDL Process Statement warning at hw_image_generator.vhd(405): signal \"player_L_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(406) " "VHDL Process Statement warning at hw_image_generator.vhd(406): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_score1 hw_image_generator.vhd(410) " "VHDL Process Statement warning at hw_image_generator.vhd(410): signal \"right_score1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_y hw_image_generator.vhd(410) " "VHDL Process Statement warning at hw_image_generator.vhd(410): signal \"score_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_h hw_image_generator.vhd(413) " "VHDL Process Statement warning at hw_image_generator.vhd(413): signal \"score_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_w hw_image_generator.vhd(413) " "VHDL Process Statement warning at hw_image_generator.vhd(413): signal \"score_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_score1 hw_image_generator.vhd(412) " "VHDL Process Statement warning at hw_image_generator.vhd(412): signal \"right_score1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_y hw_image_generator.vhd(412) " "VHDL Process Statement warning at hw_image_generator.vhd(412): signal \"score_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 412 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_R_score hw_image_generator.vhd(413) " "VHDL Process Statement warning at hw_image_generator.vhd(413): signal \"player_R_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 413 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(414) " "VHDL Process Statement warning at hw_image_generator.vhd(414): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 414 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_score0 hw_image_generator.vhd(418) " "VHDL Process Statement warning at hw_image_generator.vhd(418): signal \"right_score0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_y hw_image_generator.vhd(418) " "VHDL Process Statement warning at hw_image_generator.vhd(418): signal \"score_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_h hw_image_generator.vhd(421) " "VHDL Process Statement warning at hw_image_generator.vhd(421): signal \"score_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_w hw_image_generator.vhd(421) " "VHDL Process Statement warning at hw_image_generator.vhd(421): signal \"score_w\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_score0 hw_image_generator.vhd(420) " "VHDL Process Statement warning at hw_image_generator.vhd(420): signal \"right_score0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "score_y hw_image_generator.vhd(420) " "VHDL Process Statement warning at hw_image_generator.vhd(420): signal \"score_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "player_R_score hw_image_generator.vhd(421) " "VHDL Process Statement warning at hw_image_generator.vhd(421): signal \"player_R_score\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(422) " "VHDL Process Statement warning at hw_image_generator.vhd(422): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 422 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_paddle_x hw_image_generator.vhd(431) " "VHDL Process Statement warning at hw_image_generator.vhd(431): signal \"right_paddle_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_width hw_image_generator.vhd(431) " "VHDL Process Statement warning at hw_image_generator.vhd(431): signal \"paddle_width\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "right_paddle_y hw_image_generator.vhd(431) " "VHDL Process Statement warning at hw_image_generator.vhd(431): signal \"right_paddle_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_height hw_image_generator.vhd(431) " "VHDL Process Statement warning at hw_image_generator.vhd(431): signal \"paddle_height\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(432) " "VHDL Process Statement warning at hw_image_generator.vhd(432): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 432 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_paddle_x hw_image_generator.vhd(435) " "VHDL Process Statement warning at hw_image_generator.vhd(435): signal \"left_paddle_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_width hw_image_generator.vhd(435) " "VHDL Process Statement warning at hw_image_generator.vhd(435): signal \"paddle_width\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "left_paddle_y hw_image_generator.vhd(435) " "VHDL Process Statement warning at hw_image_generator.vhd(435): signal \"left_paddle_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "paddle_height hw_image_generator.vhd(435) " "VHDL Process Statement warning at hw_image_generator.vhd(435): signal \"paddle_height\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(436) " "VHDL Process Statement warning at hw_image_generator.vhd(436): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball1_row hw_image_generator.vhd(440) " "VHDL Process Statement warning at hw_image_generator.vhd(440): signal \"ball1_row\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_size hw_image_generator.vhd(440) " "VHDL Process Statement warning at hw_image_generator.vhd(440): signal \"ball_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball1_col hw_image_generator.vhd(440) " "VHDL Process Statement warning at hw_image_generator.vhd(440): signal \"ball1_col\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "color hw_image_generator.vhd(441) " "VHDL Process Statement warning at hw_image_generator.vhd(441): signal \"color\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 441 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(354) " "VHDL Process Statement warning at hw_image_generator.vhd(354): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(354) " "VHDL Process Statement warning at hw_image_generator.vhd(354): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(354) " "VHDL Process Statement warning at hw_image_generator.vhd(354): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[4\] hw_image_generator.vhd(354) " "Inferred latch for \"blue\[4\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[5\] hw_image_generator.vhd(354) " "Inferred latch for \"blue\[5\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[6\] hw_image_generator.vhd(354) " "Inferred latch for \"blue\[6\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[7\] hw_image_generator.vhd(354) " "Inferred latch for \"blue\[7\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[4\] hw_image_generator.vhd(354) " "Inferred latch for \"green\[4\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[5\] hw_image_generator.vhd(354) " "Inferred latch for \"green\[5\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[6\] hw_image_generator.vhd(354) " "Inferred latch for \"green\[6\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[7\] hw_image_generator.vhd(354) " "Inferred latch for \"green\[7\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[4\] hw_image_generator.vhd(354) " "Inferred latch for \"red\[4\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[5\] hw_image_generator.vhd(354) " "Inferred latch for \"red\[5\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[6\] hw_image_generator.vhd(354) " "Inferred latch for \"red\[6\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[7\] hw_image_generator.vhd(354) " "Inferred latch for \"red\[7\]\" at hw_image_generator.vhd(354)" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989491 "|PE2_gtbuckner42|hw_image_generator:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_boot dual_boot:dualboot " "Elaborating entity \"dual_boot\" for hierarchy \"dual_boot:dualboot\"" {  } { { "PE2_gtbuckner42.vhd" "dualboot" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dual_boot dual_boot:dualboot\|altera_dual_boot:dual_boot " "Elaborating entity \"altera_dual_boot\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\"" {  } { { "dual_boot/synthesis/dual_boot.vhd" "dual_boot" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/dual_boot.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot_avmm dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp " "Elaborating entity \"alt_dual_boot_avmm\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\"" {  } { { "dual_boot/synthesis/submodules/altera_dual_boot.v" "alt_dual_boot_avmm_comp" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/altera_dual_boot.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dual_boot dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot " "Elaborating entity \"alt_dual_boot\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "alt_dual_boot" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "read_reg" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Elaborated megafunction instantiation \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg " "Instantiated megafunction \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:read_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989607 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501989607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "write_reg" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989608 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Elaborated megafunction instantiation \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg " "Instantiated megafunction \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_shiftreg:write_reg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 41 " "Parameter \"lpm_width\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction RIGHT " "Parameter \"lpm_direction\" = \"RIGHT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989608 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501989608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborating entity \"lpm_counter\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "counter" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Elaborated megafunction instantiation \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter " "Instantiated megafunction \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501989626 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot.v" 339 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501989626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d7i " "Found entity 1: cntr_d7i" {  } { { "db/cntr_d7i.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/cntr_d7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501989651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501989651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d7i dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated " "Elaborating entity \"cntr_d7i\" for hierarchy \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|alt_dual_boot:alt_dual_boot\|lpm_counter:counter\|cntr_d7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller dual_boot:dualboot\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"dual_boot:dualboot\|altera_reset_controller:rst_controller\"" {  } { { "dual_boot/synthesis/dual_boot.vhd" "rst_controller" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/dual_boot.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:dualboot\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:dualboot\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "dual_boot/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer dual_boot:dualboot\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"dual_boot:dualboot\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "dual_boot/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501989654 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "hw6p3Modified:accelerometer\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"hw6p3Modified:accelerometer\|pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/pll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/pll.v" 91 0 0 } } { "hw6p3Modified.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw6p3Modified.vhd" 105 0 0 } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 280 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501989789 "|PE2_gtbuckner42|hw6p3Modified:accelerometer|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713501989789 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713501989789 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 44 C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/PE2_gtbuckner42.ram0_gsensor_889e66e.hdl.mif " "Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File \"C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/PE2_gtbuckner42.ram0_gsensor_889e66e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1713501990694 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|spi_program " "RAM logic \"hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|spi_program\" is uninferred because MIF is not supported for the selected family" {  } { { "Components/gsensor.sv" "spi_program" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 84 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1713501990713 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1713501990713 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod0\"" {  } { { "hw_image_generator.vhd" "Mod0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 385 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Div0\"" {  } { { "hw_image_generator.vhd" "Div0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod1\"" {  } { { "hw_image_generator.vhd" "Mod1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 405 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Div1\"" {  } { { "hw_image_generator.vhd" "Div1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 413 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "hw_image_generator:U3\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"hw_image_generator:U3\|Mod2\"" {  } { { "hw_image_generator.vhd" "Mod2" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 421 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "PE2_gtbuckner42.vhd" "Div4" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 703 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "PE2_gtbuckner42.vhd" "Div1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 464 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "PE2_gtbuckner42.vhd" "Div0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 463 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "PE2_gtbuckner42.vhd" "Mult1" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 517 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "PE2_gtbuckner42.vhd" "Div3" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 517 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "PE2_gtbuckner42.vhd" "Mult0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 499 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "PE2_gtbuckner42.vhd" "Div2" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 499 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "PE2_gtbuckner42.vhd" "Mod0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 564 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992151 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713501992151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Mod0\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 385 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501992175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Mod0 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992175 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 385 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501992175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Div0\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 397 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501992325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Div0 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992325 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 397 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501992325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hw_image_generator:U3\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"hw_image_generator:U3\|lpm_divide:Mod1\"" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 405 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501992394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hw_image_generator:U3\|lpm_divide:Mod1 " "Instantiated megafunction \"hw_image_generator:U3\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992394 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 405 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501992394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div4 " "Elaborated megafunction instantiation \"lpm_divide:Div4\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 703 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501992415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div4 " "Instantiated megafunction \"lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992415 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 703 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501992415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0do.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0do.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0do " "Found entity 1: lpm_divide_0do" {  } { { "db/lpm_divide_0do.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/lpm_divide_0do.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_5dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_5dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_5dg " "Found entity 1: abs_divider_5dg" {  } { { "db/abs_divider_5dg.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/abs_divider_5dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uke " "Found entity 1: alt_u_div_uke" {  } { { "db/alt_u_div_uke.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/alt_u_div_uke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_9b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_9b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_9b9 " "Found entity 1: lpm_abs_9b9" {  } { { "db/lpm_abs_9b9.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/lpm_abs_9b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 517 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501992522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992522 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992522 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 517 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501992522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 517 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501992552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992552 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 517 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501992552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbo " "Found entity 1: lpm_divide_hbo" {  } { { "db/lpm_divide_hbo.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/lpm_divide_hbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/abs_divider_mbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_q99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_q99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_q99 " "Found entity 1: lpm_abs_q99" {  } { { "db/lpm_abs_q99.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/lpm_abs_q99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 564 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713501992634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501992634 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 564 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713501992634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3nl " "Found entity 1: lpm_divide_3nl" {  } { { "db/lpm_divide_3nl.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/lpm_divide_3nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eke " "Found entity 1: alt_u_div_eke" {  } { { "db/alt_u_div_eke.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/alt_u_div_eke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713501992675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713501992675 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 499 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992939 "|PE2_gtbuckner42|lpm_mult:Mult0|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult0\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 499 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992939 "|PE2_gtbuckner42|lpm_mult:Mult0|mult_qgs:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7 " "Synthesized away node \"lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_mult7\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/mult_qgs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 517 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992939 "|PE2_gtbuckner42|lpm_mult:Mult1|mult_qgs:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8 " "Synthesized away node \"lpm_mult:Mult1\|mult_qgs:auto_generated\|mac_out8\"" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/mult_qgs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 517 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501992939 "|PE2_gtbuckner42|lpm_mult:Mult1|mult_qgs:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1713501992939 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1713501992939 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "478 " "Ignored 478 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "310 " "Ignored 310 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1713501993431 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1713501993431 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1713501993431 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1713501993448 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1713501993448 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1713501993448 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1713501993448 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_L_scoreLSBs\[0\] player_L_score\[0\] " "Duplicate LATCH primitive \"player_L_scoreLSBs\[0\]\" merged with LATCH primitive \"player_L_score\[0\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_L_scoreLSBs\[1\] player_L_score\[1\] " "Duplicate LATCH primitive \"player_L_scoreLSBs\[1\]\" merged with LATCH primitive \"player_L_score\[1\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_L_scoreLSBs\[2\] player_L_score\[2\] " "Duplicate LATCH primitive \"player_L_scoreLSBs\[2\]\" merged with LATCH primitive \"player_L_score\[2\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "player_L_scoreLSBs\[3\] player_L_score\[3\] " "Duplicate LATCH primitive \"player_L_scoreLSBs\[3\]\" merged with LATCH primitive \"player_L_score\[3\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Player_R_scoreLSBs\[0\] player_R_score\[0\] " "Duplicate LATCH primitive \"Player_R_scoreLSBs\[0\]\" merged with LATCH primitive \"player_R_score\[0\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Player_R_scoreLSBs\[1\] player_R_score\[1\] " "Duplicate LATCH primitive \"Player_R_scoreLSBs\[1\]\" merged with LATCH primitive \"player_R_score\[1\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Player_R_scoreLSBs\[2\] player_R_score\[2\] " "Duplicate LATCH primitive \"Player_R_scoreLSBs\[2\]\" merged with LATCH primitive \"player_R_score\[2\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Player_R_scoreLSBs\[3\] player_R_score\[3\] " "Duplicate LATCH primitive \"Player_R_scoreLSBs\[3\]\" merged with LATCH primitive \"player_R_score\[3\]\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[30\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[30\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[29\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[29\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[28\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[28\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[27\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[27\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[26\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[26\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[25\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[25\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[24\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[24\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[23\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[23\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[22\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[22\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[21\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[21\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[20\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[20\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[19\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[19\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[18\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[18\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[17\] hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Duplicate LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[17\]\" merged with LATCH primitive \"hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]\"" {  } {  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1713501993464 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1713501993464 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[31\] " "Latch player_L_score\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[0\] " "Latch player_L_score\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[1\] " "Latch player_L_score\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[2\] " "Latch player_L_score\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[3\] " "Latch player_L_score\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[4\] " "Latch player_L_score\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[5\] " "Latch player_L_score\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[6\] " "Latch player_L_score\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[7\] " "Latch player_L_score\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[8\] " "Latch player_L_score\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[9\] " "Latch player_L_score\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[10\] " "Latch player_L_score\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[11\] " "Latch player_L_score\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[12\] " "Latch player_L_score\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[13\] " "Latch player_L_score\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[14\] " "Latch player_L_score\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[15\] " "Latch player_L_score\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[16\] " "Latch player_L_score\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[17\] " "Latch player_L_score\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993468 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993468 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[18\] " "Latch player_L_score\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[19\] " "Latch player_L_score\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[20\] " "Latch player_L_score\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[21\] " "Latch player_L_score\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[22\] " "Latch player_L_score\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[23\] " "Latch player_L_score\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[24\] " "Latch player_L_score\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[25\] " "Latch player_L_score\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[26\] " "Latch player_L_score\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[27\] " "Latch player_L_score\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[28\] " "Latch player_L_score\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[29\] " "Latch player_L_score\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_score\[30\] " "Latch player_L_score\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[31\] " "Latch player_R_score\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[0\] " "Latch player_R_score\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[1\] " "Latch player_R_score\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[2\] " "Latch player_R_score\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[3\] " "Latch player_R_score\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[4\] " "Latch player_R_score\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[5\] " "Latch player_R_score\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[6\] " "Latch player_R_score\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[7\] " "Latch player_R_score\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[8\] " "Latch player_R_score\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[9\] " "Latch player_R_score\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[10\] " "Latch player_R_score\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[11\] " "Latch player_R_score\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[12\] " "Latch player_R_score\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[13\] " "Latch player_R_score\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[14\] " "Latch player_R_score\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[15\] " "Latch player_R_score\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[16\] " "Latch player_R_score\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993469 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993469 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[17\] " "Latch player_R_score\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[18\] " "Latch player_R_score\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[19\] " "Latch player_R_score\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[20\] " "Latch player_R_score\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[21\] " "Latch player_R_score\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[22\] " "Latch player_R_score\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[23\] " "Latch player_R_score\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[24\] " "Latch player_R_score\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[25\] " "Latch player_R_score\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[26\] " "Latch player_R_score\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[27\] " "Latch player_R_score\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[28\] " "Latch player_R_score\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[29\] " "Latch player_R_score\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_R_score\[30\] " "Latch player_R_score\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreMSBs\[0\] " "Latch player_L_scoreMSBs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreMSBs\[1\] " "Latch player_L_scoreMSBs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreMSBs\[2\] " "Latch player_L_scoreMSBs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_L_scoreMSBs\[3\] " "Latch player_L_scoreMSBs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreMSBs\[0\] " "Latch Player_R_scoreMSBs\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreMSBs\[1\] " "Latch Player_R_scoreMSBs\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreMSBs\[2\] " "Latch Player_R_scoreMSBs\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Player_R_scoreMSBs\[3\] " "Latch Player_R_scoreMSBs\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA player_L_scored " "Ports D and ENA on the latch are fed by the same signal player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[16\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[15\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[14\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[13\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[12\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[11\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[10\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993470 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993470 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[9\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[8\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[7\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[6\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[5\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[4\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[3\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[2\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[6\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[6\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " "Ports ENA and PRE on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[1\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[5\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[5\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " "Ports ENA and CLR on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993471 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[0\] " "Latch hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " "Ports D and ENA on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " "Ports ENA and CLR on the latch are fed by the same signal hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713501993471 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713501993471 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_controller.vhd" 43 -1 0 } } { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_controller.vhd" 44 -1 0 } } { "TTU.vhdl" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/TTU.vhdl" 872 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1713501993491 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1713501993491 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[30\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[30\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[30\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[30\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[29\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[29\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[29\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[29\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[28\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[28\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[28\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[28\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[27\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[27\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[27\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[27\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[26\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[26\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[26\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[26\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[25\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[25\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[25\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[25\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[24\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[24\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[24\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[24\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[23\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[23\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[23\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[23\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[22\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[22\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[22\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[22\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[21\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[21\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[21\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[21\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[20\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[20\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[20\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[20\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[19\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[19\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[19\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[19\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[18\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[18\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[18\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[18\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[17\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[17\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[17\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[17\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[16\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[16\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[16\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[16\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[15\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[15\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[15\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[15\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[14\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[14\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[14\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[14\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[13\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[13\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[13\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[13\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[12\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[12\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[12\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[12\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[11\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[11\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[11\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[11\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[10\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[10\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[10\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[10\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[10\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[10\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[9\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[9\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[9\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[9\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[9\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[9\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[8\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[8\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[8\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[8\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[8\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[8\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[7\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[7\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[7\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[7\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[7\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[7\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[6\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[6\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[6\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[6\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[6\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[6\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[5\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[5\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[5\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[5\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[5\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[5\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[4\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[4\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[4\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[4\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[4\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[4\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[3\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[3\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[3\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[3\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[3\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[3\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[2\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[2\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[2\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[2\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[2\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[2\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[1\] \\moveball_and_set_Scoreboard_once_scored:y_inc\[1\]~_emulated \\moveball_and_set_Scoreboard_once_scored:y_inc\[1\]~1 " "Register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[1\]\" is converted into an equivalent circuit using register \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[1\]~_emulated\" and latch \"\\moveball_and_set_Scoreboard_once_scored:y_inc\[1\]~1\"" {  } {  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1713501993492 "|PE2_gtbuckner42|moveball_and_set_Scoreboard_once_scored:y_inc[1]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1713501993492 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1713501999230 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1713501999230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[4\] GND " "Pin \"red_m\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|red_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[5\] GND " "Pin \"red_m\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|red_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[6\] GND " "Pin \"red_m\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|red_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_m\[7\] GND " "Pin \"red_m\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|red_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[4\] GND " "Pin \"green_m\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|green_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[5\] GND " "Pin \"green_m\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|green_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[6\] GND " "Pin \"green_m\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|green_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_m\[7\] GND " "Pin \"green_m\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|green_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[4\] GND " "Pin \"blue_m\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|blue_m[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[5\] GND " "Pin \"blue_m\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|blue_m[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[6\] GND " "Pin \"blue_m\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|blue_m[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_m\[7\] GND " "Pin \"blue_m\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|blue_m[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[0\] VCC " "Pin \"dFix\[0\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|dFix[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[1\] VCC " "Pin \"dFix\[1\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|dFix[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[2\] VCC " "Pin \"dFix\[2\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|dFix[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[3\] VCC " "Pin \"dFix\[3\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|dFix[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[4\] VCC " "Pin \"dFix\[4\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|dFix[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dFix\[5\] VCC " "Pin \"dFix\[5\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|dFix[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[0\] GND " "Pin \"ledFix\[0\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|ledFix[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[1\] GND " "Pin \"ledFix\[1\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|ledFix[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[2\] GND " "Pin \"ledFix\[2\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|ledFix[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[3\] GND " "Pin \"ledFix\[3\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|ledFix[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[4\] GND " "Pin \"ledFix\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|ledFix[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[5\] GND " "Pin \"ledFix\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|ledFix[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[6\] GND " "Pin \"ledFix\[6\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|ledFix[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[7\] GND " "Pin \"ledFix\[7\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|ledFix[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[8\] GND " "Pin \"ledFix\[8\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|ledFix[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledFix\[9\] GND " "Pin \"ledFix\[9\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|ledFix[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[0\] GND " "Pin \"hex3\[0\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[1\] GND " "Pin \"hex3\[1\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[2\] GND " "Pin \"hex3\[2\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[3\] GND " "Pin \"hex3\[3\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[4\] GND " "Pin \"hex3\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[5\] GND " "Pin \"hex3\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex3\[6\] VCC " "Pin \"hex3\[6\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[0\] GND " "Pin \"hex2\[0\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[1\] GND " "Pin \"hex2\[1\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[2\] GND " "Pin \"hex2\[2\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[3\] GND " "Pin \"hex2\[3\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[4\] GND " "Pin \"hex2\[4\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[5\] GND " "Pin \"hex2\[5\]\" is stuck at GND" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hex2\[6\] VCC " "Pin \"hex2\[6\]\" is stuck at VCC" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713501999231 "|PE2_gtbuckner42|hex2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713501999231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713501999407 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[31\] Low " "Register vga_controller:U2\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[31\] Low " "Register vga_controller:U2\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[0\] Low " "Register vga_controller:U2\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[0\] Low " "Register vga_controller:U2\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\moveball_and_set_Scoreboard_once_scored:enable Low " "Register \\moveball_and_set_Scoreboard_once_scored:enable will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_L:paddle_y\[5\] Low " "Register \\move_paddle_L:paddle_y\[5\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_L:paddle_y\[3\] High " "Register \\move_paddle_L:paddle_y\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_L:paddle_y\[2\] High " "Register \\move_paddle_L:paddle_y\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U3\|\\changeColor:blueVar\[0\] High " "Register hw_image_generator:U3\|\\changeColor:blueVar\[0\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U3\|\\changeColor:blueVar\[1\] High " "Register hw_image_generator:U3\|\\changeColor:blueVar\[1\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U3\|\\changeColor:blueVar\[2\] High " "Register hw_image_generator:U3\|\\changeColor:blueVar\[2\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hw_image_generator:U3\|\\changeColor:blueVar\[3\] High " "Register hw_image_generator:U3\|\\changeColor:blueVar\[3\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\moveball_and_set_Scoreboard_once_scored:x_inc\[8\] High " "Register \\moveball_and_set_Scoreboard_once_scored:x_inc\[8\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\moveball_and_set_Scoreboard_once_scored:x_inc\[7\] High " "Register \\moveball_and_set_Scoreboard_once_scored:x_inc\[7\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\moveball_and_set_Scoreboard_once_scored:x_inc\[4\] High " "Register \\moveball_and_set_Scoreboard_once_scored:x_inc\[4\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:box_y_10000\[23\] High " "Register \\move_paddle_R:box_y_10000\[23\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:box_y_10000\[20\] Low " "Register \\move_paddle_R:box_y_10000\[20\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:box_y_10000\[19\] Low " "Register \\move_paddle_R:box_y_10000\[19\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:box_y_10000\[15\] Low " "Register \\move_paddle_R:box_y_10000\[15\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:box_y_10000\[14\] High " "Register \\move_paddle_R:box_y_10000\[14\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:box_y_10000\[9\] High " "Register \\move_paddle_R:box_y_10000\[9\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:box_y_10000\[8\] High " "Register \\move_paddle_R:box_y_10000\[8\] will power up to High" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "\\move_paddle_R:box_y_10000\[7\] Low " "Register \\move_paddle_R:box_y_10000\[7\] will power up to Low" {  } {  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1713501999559 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1713501999559 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713502004042 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add29~0 " "Logic cell \"Add29~0\"" {  } { { "PE2_gtbuckner42.vhd" "Add29~0" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1713502004072 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add29~12 " "Logic cell \"Add29~12\"" {  } { { "PE2_gtbuckner42.vhd" "Add29~12" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1713502004072 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add29~14 " "Logic cell \"Add29~14\"" {  } { { "PE2_gtbuckner42.vhd" "Add29~14" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 564 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1713502004072 ""} { "Info" "ISCL_SCL_CELL_NAME" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Logic cell \"dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk\"" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "dual_boot_int_clk" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1713502004072 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1713502004072 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/output_files/PE2_gtbuckner42.map.smsg " "Generated suppressed messages file C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/output_files/PE2_gtbuckner42.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713502004261 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713502004844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713502004844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14477 " "Implemented 14477 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713502005185 ""} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Implemented 135 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713502005185 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1713502005185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14320 " "Implemented 14320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713502005185 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1713502005185 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1713502005185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713502005185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 456 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 456 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5026 " "Peak virtual memory: 5026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713502005235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 23:46:45 2024 " "Processing ended: Thu Apr 18 23:46:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713502005235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713502005235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713502005235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713502005235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713502006244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713502006244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 23:46:46 2024 " "Processing started: Thu Apr 18 23:46:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713502006244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713502006244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pong2 -c PE2_gtbuckner42 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pong2 -c PE2_gtbuckner42" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713502006244 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713502006304 ""}
{ "Info" "0" "" "Project  = pong2" {  } {  } 0 0 "Project  = pong2" 0 0 "Fitter" 0 0 1713502006305 ""}
{ "Info" "0" "" "Revision = PE2_gtbuckner42" {  } {  } 0 0 "Revision = PE2_gtbuckner42" 0 0 "Fitter" 0 0 1713502006305 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713502006428 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713502006429 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PE2_gtbuckner42 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"PE2_gtbuckner42\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713502006465 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713502006494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713502006494 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/vga_pll_25_175_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1713502006534 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/vga_pll_25_175_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1713502006534 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713502006681 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713502006686 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713502006823 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713502006823 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 27543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713502006838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 27545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713502006838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 27547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713502006838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 27549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713502006838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 27551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713502006838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 27553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713502006838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 27555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713502006838 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 27557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713502006838 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713502006838 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713502006838 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713502006838 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713502006838 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1713502006838 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713502006843 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 143 " "No exact pin location assignment(s) for 60 pins of 143 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1713502007827 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "101 " "The Timing Analyzer is analyzing 101 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713502009051 ""}
{ "Info" "ISTA_SDC_FOUND" "dual_boot/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'dual_boot/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1713502009055 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713502009081 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713502009082 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713502009129 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713502009130 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713502009131 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pixel_clk_m~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node pixel_clk_m~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713502009553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[5\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[5\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[6\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[6\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[7\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[7\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[1\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[1\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[2\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[2\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[3\] " "Destination node hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[3\]" {  } { { "Components/gsensor.sv" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/Components/gsensor.sv" 193 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Current_State.update_score_rst_ball " "Destination node Current_State.update_score_rst_ball" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 273 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 1349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009553 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " "Destination node dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" {  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009553 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713502009553 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 27533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713502009553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713502009553 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/db/vga_pll_25_175_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713502009553 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:U2\|disp_ena  " "Automatically promoted node vga_controller:U2\|disp_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:U3\|red\[0\]~2 " "Destination node hw_image_generator:U3\|red\[0\]~2" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 16279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:U3\|green\[0\]~6 " "Destination node hw_image_generator:U3\|green\[0\]~6" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/hw_image_generator.vhd" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 16286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:enable " "Destination node \\moveball_and_set_Scoreboard_once_scored:enable" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 1409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "player_L_scored " "Destination node player_L_scored" {  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 241 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 1383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "move_paddle_L~1 " "Destination node move_paddle_L~1" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 23746 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713502009554 ""}  } { { "vga_controller.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/vga_controller.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713502009554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "player_L_scoreMSBs\[0\]~0  " "Automatically promoted node player_L_scoreMSBs\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713502009554 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 16525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713502009554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Player_R_scoreMSBs\[1\]~0  " "Automatically promoted node Player_R_scoreMSBs\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713502009554 ""}  } { { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 430 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 16456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713502009554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]~0  " "Automatically promoted node hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713502009554 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 23692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713502009554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\moveball_and_set_Scoreboard_once_scored:ball_x\[31\]~0  " "Automatically promoted node \\moveball_and_set_Scoreboard_once_scored:ball_x\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~2 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[31\]~2" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 8268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[30\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[30\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 8271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[29\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[29\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 8274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[28\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[28\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 8277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[27\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[27\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 8280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[26\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[26\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 8283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[25\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[25\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 8286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[24\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[24\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 8289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[23\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[23\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 8292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "\\moveball_and_set_Scoreboard_once_scored:y_inc\[22\]~0 " "Destination node \\moveball_and_set_Scoreboard_once_scored:y_inc\[22\]~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 8295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713502009554 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1713502009554 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713502009554 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 22087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713502009554 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk  " "Automatically promoted node dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713502009555 ""}  } { { "dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/dual_boot/synthesis/submodules/rtl/alt_dual_boot_avmm.v" 43 -1 0 } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dual_boot:dualboot\|altera_dual_boot:dual_boot\|alt_dual_boot_avmm:alt_dual_boot_avmm_comp\|dual_boot_int_clk" } } } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713502009555 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]~1  " "Automatically promoted node hw6p3Modified:accelerometer\|\\set_datay_toPixely:integer_value\[31\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713502009555 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 23737 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713502009555 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713502010410 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713502010413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713502010413 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713502010418 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713502010421 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713502010425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713502010674 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713502010676 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713502010676 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 2.5V 0 60 0 " "Number of I/O pins in group: 60 (unused VREF, 2.5V VCCIO, 0 input, 60 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1713502010710 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1713502010710 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1713502010710 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713502010711 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713502010711 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713502010711 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713502010711 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 41 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713502010711 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713502010711 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 30 30 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 30 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713502010711 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 31 21 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 31 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713502010711 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1713502010711 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1713502010711 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1713502010711 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713502011491 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713502011503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713502012790 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713502014055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713502014109 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713502034982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713502034982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713502036320 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.2% " "1e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1713502040529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713502041035 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713502041035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713502048960 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713502048960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713502048965 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.46 " "Total time spent on timing analysis during the Fitter is 6.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713502049188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713502049222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713502050953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713502050955 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713502053110 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713502054308 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently enabled " "Pin GSENSOR_SDI has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1713502055327 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "PE2_gtbuckner42.vhd" "" { Text "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/PE2_gtbuckner42.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1713502055327 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1713502055327 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/output_files/PE2_gtbuckner42.fit.smsg " "Generated suppressed messages file C:/Users/gabeb/VHDLProjects/Final_Project/project_git/pongProject/pong2a/output_files/PE2_gtbuckner42.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713502055658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6405 " "Peak virtual memory: 6405 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713502056708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 23:47:36 2024 " "Processing ended: Thu Apr 18 23:47:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713502056708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713502056708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713502056708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713502056708 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713502057626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713502057627 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 23:47:37 2024 " "Processing started: Thu Apr 18 23:47:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713502057627 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713502057627 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pong2 -c PE2_gtbuckner42 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pong2 -c PE2_gtbuckner42" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713502057627 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713502057894 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713502059004 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713502059088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713502059327 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 23:47:39 2024 " "Processing ended: Thu Apr 18 23:47:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713502059327 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713502059327 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713502059327 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713502059327 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713502059979 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713502060306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713502060306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 23:47:40 2024 " "Processing started: Thu Apr 18 23:47:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713502060306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713502060306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pong2 -c PE2_gtbuckner42 " "Command: quartus_sta pong2 -c PE2_gtbuckner42" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713502060306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713502060362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713502060557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713502060558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502060584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502060584 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "101 " "The Timing Analyzer is analyzing 101 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713502060860 ""}
{ "Info" "ISTA_SDC_FOUND" "dual_boot/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'dual_boot/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1713502060986 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502061010 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name pixel_clk_m pixel_clk_m " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name pixel_clk_m pixel_clk_m" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713502061010 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1713502061010 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713502061010 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502061011 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Current_State.reset_game Current_State.reset_game " "create_clock -period 1.000 -name Current_State.reset_game Current_State.reset_game" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713502061014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:U2\|disp_ena vga_controller:U2\|disp_ena " "create_clock -period 1.000 -name vga_controller:U2\|disp_ena vga_controller:U2\|disp_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713502061014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " "create_clock -period 1.000 -name hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713502061014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " "create_clock -period 1.000 -name hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713502061014 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713502061014 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713502061041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713502061042 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713502061043 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713502061049 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1713502061072 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713502061093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -223.797 " "Worst-case setup slack is -223.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -223.797          -25995.939 vga_controller:U2\|disp_ena  " " -223.797          -25995.939 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.277            -559.258 Current_State.reset_game  " "   -9.277            -559.258 Current_State.reset_game " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.171            -118.388 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -7.171            -118.388 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.979             -15.220 pixel_clk_m  " "   -6.979             -15.220 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.064             -17.419 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -6.064             -17.419 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.828               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   29.828               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502061095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.881 " "Worst-case hold slack is -1.881" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.881             -22.161 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -1.881             -22.161 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.466              -1.466 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -1.466              -1.466 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 vga_controller:U2\|disp_ena  " "    0.340               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 pixel_clk_m  " "    0.341               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.421               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.828               0.000 Current_State.reset_game  " "    1.828               0.000 Current_State.reset_game " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502061120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.280 " "Worst-case recovery slack is -5.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.280             -15.499 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -5.280             -15.499 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.269             -15.466 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -5.269             -15.466 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.136            -884.648 vga_controller:U2\|disp_ena  " "   -4.136            -884.648 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.039               0.000 pixel_clk_m  " "   19.039               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.169               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.169               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502061127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.784 " "Worst-case removal slack is -1.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.784              -5.308 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -1.784              -5.308 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.316              -3.918 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -1.316              -3.918 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 pixel_clk_m  " "    0.364               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 vga_controller:U2\|disp_ena  " "    0.515               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.659               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.659               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502061134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -775.859 vga_controller:U2\|disp_ena  " "   -1.403            -775.859 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "    0.356               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "    0.358               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 Current_State.reset_game  " "    0.383               0.000 Current_State.reset_game " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.674               0.000 pixel_clk_m  " "    9.674               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061136 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.585               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.585               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502061136 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502061136 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 92 synchronizer chains. " "Report Metastability: Found 92 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713502061186 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713502061186 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713502061189 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713502061209 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713502063460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713502063718 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713502063759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -204.269 " "Worst-case setup slack is -204.269" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -204.269          -23727.848 vga_controller:U2\|disp_ena  " " -204.269          -23727.848 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.782            -513.944 Current_State.reset_game  " "   -8.782            -513.944 Current_State.reset_game " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.607            -109.786 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -6.607            -109.786 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.346             -13.772 pixel_clk_m  " "   -6.346             -13.772 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.661             -16.168 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -5.661             -16.168 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.616               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.616               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502063761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.724 " "Worst-case hold slack is -1.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724             -20.203 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -1.724             -20.203 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191              -1.191 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -1.191              -1.191 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 pixel_clk_m  " "    0.305               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 vga_controller:U2\|disp_ena  " "    0.306               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.341               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063785 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.826               0.000 Current_State.reset_game  " "    1.826               0.000 Current_State.reset_game " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063785 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502063785 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.835 " "Worst-case recovery slack is -4.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.835             -14.195 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -4.835             -14.195 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.819             -14.147 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -4.819             -14.147 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.633            -769.301 vga_controller:U2\|disp_ena  " "   -3.633            -769.301 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.106               0.000 pixel_clk_m  " "   19.106               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.351               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.351               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502063791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.542 " "Worst-case removal slack is -1.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542              -4.598 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -1.542              -4.598 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.211              -3.605 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -1.211              -3.605 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 pixel_clk_m  " "    0.288               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 vga_controller:U2\|disp_ena  " "    0.440               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.474               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.474               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502063797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.403 " "Worst-case minimum pulse width slack is -1.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -775.859 vga_controller:U2\|disp_ena  " "   -1.403            -775.859 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "    0.367               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 Current_State.reset_game  " "    0.400               0.000 Current_State.reset_game " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.458               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "    0.458               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.658               0.000 pixel_clk_m  " "    9.658               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.568               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.568               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502063799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502063799 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 92 synchronizer chains. " "Report Metastability: Found 92 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713502063849 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713502063849 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713502063852 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713502064052 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713502064077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -92.596 " "Worst-case setup slack is -92.596" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -92.596          -10697.340 vga_controller:U2\|disp_ena  " "  -92.596          -10697.340 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.069            -205.148 Current_State.reset_game  " "   -4.069            -205.148 Current_State.reset_game " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.610             -43.917 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -2.610             -43.917 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531              -5.133 pixel_clk_m  " "   -2.531              -5.133 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.181              -6.097 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -2.181              -6.097 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064080 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.449               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.449               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064080 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502064080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.188 " "Worst-case hold slack is -1.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188             -15.973 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -1.188             -15.973 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.998              -0.998 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -0.998              -0.998 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 pixel_clk_m  " "    0.134               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 vga_controller:U2\|disp_ena  " "    0.147               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.211               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064105 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 Current_State.reset_game  " "    0.608               0.000 Current_State.reset_game " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064105 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502064105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.984 " "Worst-case recovery slack is -1.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.984              -5.793 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -1.984              -5.793 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.667              -4.842 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -1.667              -4.842 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.571            -292.072 vga_controller:U2\|disp_ena  " "   -1.571            -292.072 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.458               0.000 pixel_clk_m  " "   19.458               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.018               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.018               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502064112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.179 " "Worst-case removal slack is -1.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.179              -3.529 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "   -1.179              -3.529 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771              -2.297 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "   -0.771              -2.297 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 pixel_clk_m  " "    0.163               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 vga_controller:U2\|disp_ena  " "    0.246               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.737               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502064118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -553.000 vga_controller:U2\|disp_ena  " "   -1.000            -553.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\]  " "    0.258               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[2\]\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\]  " "    0.283               0.000 hw6p3Modified:accelerometer\|ADXL345_controller:U0\|gsensor:U0\|memory\[3\]\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 Current_State.reset_game  " "    0.368               0.000 Current_State.reset_game " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.431               0.000 pixel_clk_m  " "    9.431               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.641               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.641               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713502064120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713502064120 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 92 synchronizer chains. " "Report Metastability: Found 92 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713502064171 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713502064171 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713502064899 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713502064944 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5029 " "Peak virtual memory: 5029 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713502065044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 23:47:45 2024 " "Processing ended: Thu Apr 18 23:47:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713502065044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713502065044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713502065044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713502065044 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 468 s " "Quartus Prime Full Compilation was successful. 0 errors, 468 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713502065692 ""}
