;redcode
;assert 1
	SPL 0, <-32
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD <130, 9
	DJN 12, #10
	SUB -6, <0
	ADD 0, -32
	DJN 12, #10
	DJN 12, #10
	ADD 270, <10
	ADD 270, <10
	ADD 270, <10
	SUB @0, @2
	SUB #12, @3
	JMZ @20, <42
	DAT <-120, #32
	ADD 270, <10
	SUB #12, @3
	MOV <0, <-937
	DJN 12, #10
	MOV <0, <-937
	JMZ @12, #3
	ADD <-730, 409
	SUB @121, 106
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	SUB #12, @0
	MOV -7, <-20
	MOV -7, <-20
	SUB @0, @2
	SUB @0, @2
	JMZ <127, 106
	JMZ <127, 106
	MOV -7, <-20
	MOV -1, <-20
	SUB #12, @0
	SPL 0, <-132
	MOV -1, <-20
	SPL 0, <-32
	SPL 0, <-32
	SPL 0, <-32
	ADD 270, 1
	SPL 0, <-32
	SPL 0, <-32
	CMP -7, <-420
	MOV -1, <-20
	SUB @127, 106
	DJN -1, @-20
	DAT <-120, #32
