--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Lab4Final.twx Lab4Final.ncd -o Lab4Final.twr Lab4Final.pcf

Design file:              Lab4Final.ncd
Physical constraint file: Lab4Final.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock M_CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
IO_DSW<0>   |    1.254(R)|      SLOW  |   -0.358(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_DSW<1>   |    1.336(R)|      SLOW  |   -0.434(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_DSW<2>   |    1.031(R)|      SLOW  |   -0.146(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_DSW<3>   |    1.106(R)|      SLOW  |   -0.214(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_DSW<4>   |    1.404(R)|      SLOW  |   -0.505(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_DSW<5>   |    1.270(R)|      SLOW  |   -0.376(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_DSW<6>   |    1.422(R)|      SLOW  |   -0.494(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_DSW<7>   |    0.784(R)|      SLOW  |    0.107(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_PB<0>    |    3.218(R)|      SLOW  |   -0.378(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_PB<1>    |    3.386(R)|      SLOW  |   -0.361(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_PB<2>    |    3.086(R)|      SLOW  |   -0.144(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_PB<3>    |    3.173(R)|      SLOW  |   -0.221(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
inPin       |    2.956(R)|      SLOW  |   -0.050(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock M_CLOCK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
IO_LED<0>   |         6.918(R)|      SLOW  |         3.538(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<1>   |         6.918(R)|      SLOW  |         3.538(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<2>   |         6.863(R)|      SLOW  |         3.510(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<3>   |         6.863(R)|      SLOW  |         3.510(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<4>   |         6.952(R)|      SLOW  |         3.620(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<5>   |         6.951(R)|      SLOW  |         3.619(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<6>   |         6.895(R)|      SLOW  |         3.537(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_LED<7>   |         6.895(R)|      SLOW  |         3.537(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_OUT      |         8.376(R)|      SLOW  |         4.506(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock M_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_CLOCK        |    3.737|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 27 12:42:42 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



