{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 10 20:38:43 2021 " "Info: Processing started: Sat Apr 10 20:38:43 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off insertion_sort -c insertion_sort " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off insertion_sort -c insertion_sort" {  } {  } 0}
{ "Info" "IVRFX_VERI_VAR_DIF_ONLY_IN_CASE" "DONE done insertion_sort.v(21) " "Info: (10281) Verilog HDL information at insertion_sort.v(21): variable name \"DONE\" and variable name \"done\" should not differ only in case" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 21 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "insertion_sort.v(143) " "Warning: Verilog HDL syntax warning at insertion_sort.v(143): extra block comment delimiter characters /* within block comment" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 143 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insertion_sort.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file insertion_sort.v" { { "Info" "ISGN_ENTITY_NAME" "1 insertion_sort " "Info: Found entity 1: insertion_sort" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "insertion_sort " "Info: Elaborating entity \"insertion_sort\" for the top level hierarchy" {  } {  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 insertion_sort.v(28) " "Warning: Verilog HDL assignment warning at insertion_sort.v(28): truncated value with size 32 to match size of target (8)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 28 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 insertion_sort.v(31) " "Warning: Verilog HDL assignment warning at insertion_sort.v(31): truncated value with size 32 to match size of target (1)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 31 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 insertion_sort.v(32) " "Warning: Verilog HDL assignment warning at insertion_sort.v(32): truncated value with size 32 to match size of target (4)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 32 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 insertion_sort.v(33) " "Warning: Verilog HDL assignment warning at insertion_sort.v(33): truncated value with size 32 to match size of target (4)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 33 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 insertion_sort.v(34) " "Warning: Verilog HDL assignment warning at insertion_sort.v(34): truncated value with size 32 to match size of target (8)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 34 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 insertion_sort.v(47) " "Warning: Verilog HDL assignment warning at insertion_sort.v(47): truncated value with size 32 to match size of target (4)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 47 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 insertion_sort.v(54) " "Warning: Verilog HDL assignment warning at insertion_sort.v(54): truncated value with size 32 to match size of target (4)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 54 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 insertion_sort.v(64) " "Warning: Verilog HDL assignment warning at insertion_sort.v(64): truncated value with size 32 to match size of target (4)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 64 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 insertion_sort.v(67) " "Warning: Verilog HDL assignment warning at insertion_sort.v(67): truncated value with size 32 to match size of target (4)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 67 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 insertion_sort.v(73) " "Warning: Verilog HDL assignment warning at insertion_sort.v(73): truncated value with size 32 to match size of target (1)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 73 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 insertion_sort.v(77) " "Warning: Verilog HDL assignment warning at insertion_sort.v(77): truncated value with size 32 to match size of target (1)" {  } { { "insertion_sort.v" "" { Text "V:/lab_3/insertion_sort/insertion_sort.v" 77 0 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "392 " "Info: Implemented 392 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "67 " "Info: Implemented 67 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "68 " "Info: Implemented 68 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "257 " "Info: Implemented 257 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 10 20:38:45 2021 " "Info: Processing ended: Sat Apr 10 20:38:45 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
