# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 16:33:35 on Sep 10,2025
# vlog -reportprogress 300 jk_ff.v "+acc" 
# -- Compiling module jk
# -- Compiling module jk_tb
# -- Compiling module jk_ff
# -- Compiling module jk_ff_tb
# 
# Top level modules:
# 	jk_tb
# 	jk_ff_tb
# End time: 16:33:35 on Sep 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim jk_ff_tb 
# Start time: 16:33:35 on Sep 10,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.jk_ff_tb(fast)
# Loading work.jk_ff(fast)
# Loading work.jk(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: yashw  Hostname: HP  ProcessID: 10780
#           Attempting to use alternate WLF file "./wlftk123zy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk123zy
# clk=0 rst=0 j=x k=x Q=0 Qbar=1 $time=0
# clk=1 rst=1 j=0 k=1 Q=0 Qbar=1 $time=5
# clk=0 rst=1 j=1 k=1 Q=0 Qbar=1 $time=10
# clk=1 rst=1 j=1 k=1 Q=0 Qbar=1 $time=15
# clk=0 rst=1 j=1 k=0 Q=1 Qbar=0 $time=20
# clk=1 rst=1 j=1 k=1 Q=1 Qbar=0 $time=25
# clk=0 rst=1 j=0 k=1 Q=0 Qbar=1 $time=30
# clk=1 rst=1 j=1 k=0 Q=0 Qbar=1 $time=35
# clk=0 rst=1 j=1 k=0 Q=1 Qbar=0 $time=40
# clk=1 rst=1 j=1 k=0 Q=1 Qbar=0 $time=45
# clk=0 rst=1 j=1 k=1 Q=1 Qbar=0 $time=50
# clk=1 rst=1 j=0 k=1 Q=1 Qbar=0 $time=55
# clk=0 rst=1 j=0 k=0 Q=0 Qbar=1 $time=60
# clk=1 rst=1 j=0 k=1 Q=0 Qbar=1 $time=65
# clk=0 rst=1 j=0 k=1 Q=0 Qbar=1 $time=70
# clk=1 rst=1 j=1 k=1 Q=0 Qbar=1 $time=75
# clk=0 rst=1 j=1 k=0 Q=1 Qbar=0 $time=80
# clk=1 rst=1 j=0 k=0 Q=1 Qbar=0 $time=85
# clk=0 rst=1 j=0 k=1 Q=1 Qbar=0 $time=90
# clk=1 rst=1 j=0 k=1 Q=1 Qbar=0 $time=95
# clk=0 rst=1 j=1 k=1 Q=0 Qbar=1 $time=100
# clk=1 rst=1 j=1 k=1 Q=0 Qbar=1 $time=105
# clk=0 rst=1 j=1 k=1 Q=1 Qbar=0 $time=110
# clk=1 rst=1 j=1 k=1 Q=1 Qbar=0 $time=115
# clk=0 rst=1 j=1 k=1 Q=0 Qbar=1 $time=120
# clk=1 rst=1 j=1 k=1 Q=0 Qbar=1 $time=125
# clk=0 rst=1 j=1 k=1 Q=1 Qbar=0 $time=130
# clk=1 rst=1 j=1 k=1 Q=1 Qbar=0 $time=135
# clk=0 rst=1 j=1 k=1 Q=0 Qbar=1 $time=140
# clk=1 rst=1 j=1 k=1 Q=0 Qbar=1 $time=145
# clk=0 rst=1 j=1 k=1 Q=1 Qbar=0 $time=150
# clk=1 rst=1 j=1 k=1 Q=1 Qbar=0 $time=155
# clk=0 rst=1 j=1 k=1 Q=0 Qbar=1 $time=160
# clk=1 rst=1 j=1 k=1 Q=0 Qbar=1 $time=165
# clk=0 rst=1 j=1 k=1 Q=1 Qbar=0 $time=170
# clk=1 rst=1 j=1 k=1 Q=1 Qbar=0 $time=175
# clk=0 rst=1 j=1 k=1 Q=0 Qbar=1 $time=180
# clk=1 rst=1 j=1 k=1 Q=0 Qbar=1 $time=185
# clk=0 rst=1 j=1 k=1 Q=1 Qbar=0 $time=190
# clk=1 rst=1 j=1 k=1 Q=1 Qbar=0 $time=195
# ** Note: $stop    : jk_ff.v(30)
#    Time: 200 ns  Iteration: 0  Instance: /jk_ff_tb
# Break in Module jk_ff_tb at jk_ff.v line 30
# End time: 16:37:40 on Sep 10,2025, Elapsed time: 0:04:05
# Errors: 0, Warnings: 2
