$comment
	File created using the following command:
		vcd file Bit_Parallel_Adder_eight_bits.msim.vcd -direction
$end
$date
	Tue Nov 29 21:35:37 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module Bit_Parallel_Adder_eight_bits_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # A2 $end
$var reg 1 $ A3 $end
$var reg 1 % A4 $end
$var reg 1 & A5 $end
$var reg 1 ' A6 $end
$var reg 1 ( A7 $end
$var reg 1 ) B0 $end
$var reg 1 * B1 $end
$var reg 1 + B2 $end
$var reg 1 , B3 $end
$var reg 1 - B4 $end
$var reg 1 . B5 $end
$var reg 1 / B6 $end
$var reg 1 0 B7 $end
$var reg 1 1 C $end
$var wire 1 2 C1 $end
$var wire 1 3 S0 $end
$var wire 1 4 S1 $end
$var wire 1 5 S2 $end
$var wire 1 6 S3 $end
$var wire 1 7 S4 $end
$var wire 1 8 S5 $end
$var wire 1 9 S6 $end
$var wire 1 : S7 $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var tri1 1 > devclrn $end
$var tri1 1 ? devpor $end
$var tri1 1 @ devoe $end
$var wire 1 A S0~output_o $end
$var wire 1 B S1~output_o $end
$var wire 1 C S2~output_o $end
$var wire 1 D S3~output_o $end
$var wire 1 E S4~output_o $end
$var wire 1 F S5~output_o $end
$var wire 1 G S6~output_o $end
$var wire 1 H S7~output_o $end
$var wire 1 I C1~output_o $end
$var wire 1 J A0~input_o $end
$var wire 1 K B0~input_o $end
$var wire 1 L C~input_o $end
$var wire 1 M inst|Full_Adder_1|XOR2~0_combout $end
$var wire 1 N B1~input_o $end
$var wire 1 O A1~input_o $end
$var wire 1 P inst|Full_Adder_1|OR2_2~0_combout $end
$var wire 1 Q inst|Full_Adder_2|XOR2~combout $end
$var wire 1 R inst|Full_Adder_2|OR2_2~0_combout $end
$var wire 1 S A2~input_o $end
$var wire 1 T B2~input_o $end
$var wire 1 U inst|Full_Adder_3|XOR2~combout $end
$var wire 1 V inst|Full_Adder_3|OR2_2~0_combout $end
$var wire 1 W A3~input_o $end
$var wire 1 X B3~input_o $end
$var wire 1 Y inst|Full_Adder_4|XOR2~combout $end
$var wire 1 Z inst|Full_Adder_4|OR2_2~0_combout $end
$var wire 1 [ A4~input_o $end
$var wire 1 \ B4~input_o $end
$var wire 1 ] inst2|Full_Adder_1|XOR2~combout $end
$var wire 1 ^ inst2|Full_Adder_1|OR2_2~0_combout $end
$var wire 1 _ A5~input_o $end
$var wire 1 ` B5~input_o $end
$var wire 1 a inst2|Full_Adder_2|XOR2~combout $end
$var wire 1 b inst2|Full_Adder_2|OR2_2~0_combout $end
$var wire 1 c A6~input_o $end
$var wire 1 d B6~input_o $end
$var wire 1 e inst2|Full_Adder_3|XOR2~combout $end
$var wire 1 f inst2|Full_Adder_3|OR2_2~0_combout $end
$var wire 1 g A7~input_o $end
$var wire 1 h B7~input_o $end
$var wire 1 i inst2|Full_Adder_4|XOR2~combout $end
$var wire 1 j inst2|Full_Adder_4|OR2_2~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
1<
x=
1>
1?
1@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
$end
#50000
1!
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
1,
1-
1.
1/
10
1J
1O
1S
1W
1[
1_
1c
1g
1K
1N
1T
1X
1\
1`
1d
1h
1P
1R
1V
1Z
1^
1b
1f
1j
1I
12
1Q
1U
1Y
1]
1a
1e
1i
1H
1G
1F
1E
1D
1C
1B
14
15
16
17
18
19
1:
#140000
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
0J
0O
0S
0W
0[
0_
0c
0g
0K
0N
0T
0X
0\
0`
0d
0h
0P
0R
0V
0Z
0^
0b
0f
0j
0I
02
0Q
0U
0Y
0]
0a
0e
0i
0H
0G
0F
0E
0D
0C
0B
04
05
06
07
08
09
0:
#210000
1!
1"
1#
1$
1%
1&
1'
1(
1)
1*
1+
1J
1O
1S
1W
1[
1_
1c
1g
1K
1N
1T
1P
1R
1V
1Y
1]
1a
1e
1i
1H
1G
1F
1E
1D
1Z
16
17
18
19
1:
1Q
1U
0Y
0D
1C
1B
1^
14
15
06
0]
0E
1b
07
0a
0F
1f
08
0e
0G
09
1j
0i
0H
1I
12
0:
#350000
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
0J
0O
0S
0W
0[
0_
0c
0g
0K
0N
0T
0P
0R
0V
0Z
0^
0b
0f
1Y
1]
1a
1e
0j
1i
1H
0I
1G
1F
1E
1D
16
17
18
19
02
1:
0Q
0U
0Y
0]
0a
0e
0i
0H
0G
0F
0E
0D
0C
0B
04
05
06
07
08
09
0:
#450000
1"
1#
1$
1%
1O
1S
1W
1[
1Q
1U
1Y
1]
1E
1D
1C
1B
14
15
16
17
#470000
1,
1-
1.
1)
1*
1+
1X
1\
1`
1K
1N
1T
1Z
1^
1R
1V
0Y
0]
1a
1M
0Q
0U
0C
0B
1A
1F
0E
0D
1b
06
07
18
13
04
05
1]
0a
1U
1Y
1D
1C
0F
1E
17
08
15
16
1e
1G
19
#540000
0"
0#
0$
0%
0O
0S
0W
0[
0R
1Q
0U
0Y
0]
0E
0D
0C
1B
0V
14
05
06
07
1U
1C
0Z
15
1Y
1D
0^
16
1]
1E
0b
17
1a
1F
18
0e
0G
09
#550000
0,
0-
0.
0)
0*
0+
0X
0\
0`
0K
0N
0T
0Y
0]
0a
0M
0Q
0U
0C
0B
0A
0F
0E
0D
06
07
08
03
04
05
#1000000
