Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date             : Mon Sep 25 13:35:17 2023
| Host             : workstation running 64-bit unknown
| Command          : report_power -file bsp_sis8300ku_top_power_routed.rpt -pb bsp_sis8300ku_top_power_summary_routed.pb -rpx bsp_sis8300ku_top_power_routed.rpx
| Design           : bsp_sis8300ku_top
| Device           : xcku040-ffva1156-1-c
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.718        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 4.153        |
| Device Static (W)        | 0.566        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 78.3         |
| Junction Temperature (C) | 31.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.351 |       32 |       --- |             --- |
| CLB Logic                |     0.493 |   147452 |       --- |             --- |
|   LUT as Distributed RAM |     0.383 |     7257 |    112800 |            6.43 |
|   LUT as Logic           |     0.079 |    40978 |    242400 |           16.91 |
|   LUT as Shift Register  |     0.017 |     1058 |    112800 |            0.94 |
|   Register               |     0.013 |    71481 |    484800 |           14.74 |
|   CARRY8                 |    <0.001 |      793 |     30300 |            2.62 |
|   BUFG                   |    <0.001 |        1 |        80 |            1.25 |
|   F7/F8 Muxes            |    <0.001 |      557 |    242400 |            0.23 |
|   Others                 |    <0.001 |     2987 |       --- |             --- |
| Signals                  |     0.163 |   124451 |       --- |             --- |
| Block RAM                |     0.176 |       58 |       600 |            9.67 |
| MMCM                     |     0.319 |        3 |        10 |           30.00 |
| PLL                      |     0.203 |        3 |       --- |             --- |
| DSPs                     |    <0.001 |        9 |      1920 |            0.47 |
| I/O                      |     1.335 |      394 |       520 |           75.77 |
| GTH                      |     1.016 |        4 |        20 |           20.00 |
| Hard IPs                 |     0.144 |        1 |       --- |             --- |
|   PCIE                   |     0.144 |        1 |         3 |           33.33 |
| Static Power             |     0.566 |          |           |                 |
| Total                    |     4.766 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     1.685 |       1.510 |      0.175 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.384 |       0.287 |      0.098 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.324 |       0.259 |      0.065 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.358 |       0.339 |      0.019 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.012 |       0.012 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.191 |       0.191 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.103 |       0.103 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.018 |       0.004 |      0.013 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.543 |       0.509 |      0.035 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.330 |       0.315 |      0.014 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.013 |       0.013 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                                                                                                                                                                                                                                                                                                                                                                                                     | Constraint (ns) |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| 125MHZ_SYS_CLK                                                                             | pi_125_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                               |             8.0 |
| APP_2X_CLK                                                                                 | ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout1                                                                                                                                                                                                                                                                                                                                                                                 |             4.0 |
| APP_CLK                                                                                    | ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkout0                                                                                                                                                                                                                                                                                                                                                                                 |             8.0 |
| CLK_DIV0_CLK05                                                                             | pi_ad9510_0_clk05_p                                                                                                                                                                                                                                                                                                                                                                                                                        |             8.0 |
| PCIE_REF_CLK                                                                               | pi_pcie_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                              |            10.0 |
| axi4_aclk                                                                                  | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/phy_clk_i/CLK_USERCLK                                                                                                                                                                                                                                                                               |             8.0 |
| clkfbout                                                                                   | ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm_app/clkfbout                                                                                                                                                                                                                                                                                                                                                                                |             8.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs                                                                                                                                                                                                                                                                                                                                                                       |            33.0 |
| mcap_clk                                                                                   | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/MCAPCLK                                                                                                                                                                                                                                                                                             |             8.0 |
| mmcm0_clkout2                                                                              | ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/mmcm0_clkout2                                                                                                                                                                                                                                                                                                                                                                               |             8.0 |
| mmcm_clkout0                                                                               | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout0                                                                                                                                                                                                                                                                                                                                 |             5.0 |
| mmcm_clkout5                                                                               | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout5                                                                                                                                                                                                                                                                                                                                 |            20.0 |
| mmcm_clkout6                                                                               | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_infrastructure/mmcm_clkout6                                                                                                                                                                                                                                                                                                                                 |            10.0 |
| payload_i[bsp_domain_clock][1]                                                             | ins_sis8300ku_bsp_logic_top/blk_clock.ins_mmcm/po_200m_clk                                                                                                                                                                                                                                                                                                                                                                                 |             5.0 |
| pll_clk[0]                                                                                 | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[0]                                                                                                                                                                                                                                                                                                     |             0.6 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[0].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[1].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[2].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[0]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[3].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]                                                                                 | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[1]                                                                                                                                                                                                                                                                                                     |             0.6 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[5].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[6].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT1[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[1]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[7].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT6[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]                                                                                 | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/pll_clk[2]                                                                                                                                                                                                                                                                                                     |             0.6 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[10].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[11].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                              |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[8].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[0].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT0[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT2[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT3[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT4[26]                                                                                                                                                                               |             5.0 |
| pll_clk[2]_DIV                                                                             | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/ddr/ddr4_0/inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/generate_block1.u_ddr_xiphy/byte_num[9].xiphy_byte_wrapper.u_xiphy_byte_wrapper/I_CONTROL[1].GEN_I_CONTROL.u_xiphy_control/TX_BIT_CTRL_OUT5[26]                                                                                                                                                                               |             5.0 |
| qpll1outclk_out[0]                                                                         | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[3].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outclk_out[0]    |             0.2 |
| qpll1outrefclk_out[0]                                                                      | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_common.gen_common_container[3].gen_enabled_common.gthe3_common_wrapper_inst/common_inst/qpll1outrefclk_out[0] |            10.0 |
| txoutclk_out[3]                                                                            | ins_sis8300ku_bsp_system_wrapper/sis8300ku_bsp_system_i/pcie/xdma_0/inst/pcie3_ip_i/U0/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_top_i/gt_wizard.gtwizard_top_i/sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_i/inst/gen_gtwizard_gthe3_top.sis8300ku_bsp_system_xdma_0_0_pcie3_ip_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/txoutclk_out[3]              |             4.0 |
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------+-----------+
| Name                                                 | Power (W) |
+------------------------------------------------------+-----------+
| bsp_sis8300ku_top                                    |     4.200 |
|   dbg_hub                                            |     0.003 |
|     inst                                             |     0.003 |
|       BSCANID.u_xsdbm_id                             |     0.003 |
|   ins_payload                                        |     0.057 |
|     ins_app_top                                      |     0.057 |
|       blk_dac.ins_dpm_dac_i                          |     0.003 |
|       blk_dac.ins_dpm_dac_q                          |     0.002 |
|       blk_daq.inst_daq_top                           |     0.015 |
|       blk_desyrdl.ins_registers                      |     0.007 |
|       blk_mimo.ins_dpm_ffd_i                         |     0.002 |
|       blk_mimo.ins_dpm_ffd_q                         |     0.002 |
|       blk_mimo.ins_mimo                              |     0.002 |
|       blk_rtm.gen_dwc8vm1.ins_rtm_dwc8vm1_top        |     0.011 |
|       blk_timing.ins_timing                          |     0.007 |
|   ins_sis8300ku_bsp_logic_top                        |     0.929 |
|     blk_adc.ins_adc_ad9628                           |     0.345 |
|       gen_adc_buf[0].gen_adc_buf_lane[0].ins_ibufds  |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[10].ins_ibufds |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[11].ins_ibufds |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[12].ins_ibufds |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[13].ins_ibufds |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[14].ins_ibufds |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[15].ins_ibufds |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[1].ins_ibufds  |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[2].ins_ibufds  |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[3].ins_ibufds  |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[4].ins_ibufds  |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[5].ins_ibufds  |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[6].ins_ibufds  |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[7].ins_ibufds  |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[8].ins_ibufds  |     0.004 |
|       gen_adc_buf[0].gen_adc_buf_lane[9].ins_ibufds  |     0.004 |
|       gen_adc_buf[0].ins_ibufds_or                   |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[0].ins_ibufds  |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[10].ins_ibufds |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[11].ins_ibufds |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[12].ins_ibufds |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[13].ins_ibufds |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[14].ins_ibufds |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[15].ins_ibufds |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[1].ins_ibufds  |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[2].ins_ibufds  |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[3].ins_ibufds  |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[4].ins_ibufds  |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[5].ins_ibufds  |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[6].ins_ibufds  |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[7].ins_ibufds  |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[8].ins_ibufds  |     0.004 |
|       gen_adc_buf[1].gen_adc_buf_lane[9].ins_ibufds  |     0.004 |
|       gen_adc_buf[1].ins_ibufds_or                   |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[0].ins_ibufds  |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[10].ins_ibufds |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[11].ins_ibufds |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[12].ins_ibufds |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[13].ins_ibufds |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[14].ins_ibufds |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[15].ins_ibufds |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[1].ins_ibufds  |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[2].ins_ibufds  |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[3].ins_ibufds  |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[4].ins_ibufds  |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[5].ins_ibufds  |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[6].ins_ibufds  |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[7].ins_ibufds  |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[8].ins_ibufds  |     0.004 |
|       gen_adc_buf[2].gen_adc_buf_lane[9].ins_ibufds  |     0.004 |
|       gen_adc_buf[2].ins_ibufds_or                   |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[0].ins_ibufds  |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[10].ins_ibufds |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[11].ins_ibufds |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[12].ins_ibufds |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[13].ins_ibufds |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[14].ins_ibufds |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[15].ins_ibufds |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[1].ins_ibufds  |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[2].ins_ibufds  |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[3].ins_ibufds  |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[4].ins_ibufds  |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[5].ins_ibufds  |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[6].ins_ibufds  |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[7].ins_ibufds  |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[8].ins_ibufds  |     0.004 |
|       gen_adc_buf[3].gen_adc_buf_lane[9].ins_ibufds  |     0.004 |
|       gen_adc_buf[3].ins_ibufds_or                   |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[0].ins_ibufds  |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[10].ins_ibufds |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[11].ins_ibufds |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[12].ins_ibufds |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[13].ins_ibufds |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[14].ins_ibufds |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[15].ins_ibufds |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[1].ins_ibufds  |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[2].ins_ibufds  |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[3].ins_ibufds  |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[4].ins_ibufds  |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[5].ins_ibufds  |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[6].ins_ibufds  |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[7].ins_ibufds  |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[8].ins_ibufds  |     0.004 |
|       gen_adc_buf[4].gen_adc_buf_lane[9].ins_ibufds  |     0.004 |
|       gen_adc_buf[4].ins_ibufds_or                   |     0.004 |
|     blk_clock.ins_clk_status                         |     0.007 |
|     blk_clock.ins_ext_clk05_diff                     |     0.004 |
|     blk_clock.ins_mmcm                               |     0.115 |
|     blk_clock.ins_mmcm_app                           |     0.104 |
|     blk_dac.ins_dac                                  |     0.284 |
|     blk_dac.ins_dac_clk_fb_buf                       |     0.003 |
|     blk_irq.ins_irq_handler                          |     0.003 |
|     ins_config_manager                               |     0.009 |
|       ins_icap                                       |     0.001 |
|       ins_programmer                                 |     0.006 |
|       ins_top_reg                                    |     0.002 |
|     ins_rdl                                          |     0.004 |
|       ins_decoder_axi4l                              |     0.003 |
|   ins_sis8300ku_bsp_system_wrapper                   |     3.192 |
|     sis8300ku_bsp_system_i                           |     3.189 |
|       ddr                                            |     1.402 |
|       pcie                                           |     1.787 |
|   ins_sysclk_buf                                     |     0.006 |
+------------------------------------------------------+-----------+


