{
    "DESIGN_NAME": "alu_pipeline",
    "VERILOG_FILES": "dir::rtl/alu_pipeline.v",
    
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 5.0,
    
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 300 300",
    "FP_CORE_UTIL": 60,
    "PL_TARGET_DENSITY": 0.65,
    
    "FP_PIN_ORDER_CFG": "dir::constraints/pin_order.cfg",
    
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": true,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": true,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": true,
    
    "PL_MAX_DISPLACEMENT_X": 200,
    "PL_MAX_DISPLACEMENT_Y": 200,
    
    "GRT_REPAIR_ANTENNAS": true,
    "GRT_OVERFLOW_ITERS": 100,
    
    "QUIT_ON_TIMING_VIOLATIONS": false,
    "QUIT_ON_HOLD_VIOLATIONS": false,
    
    "RUN_CVC": false,
    
    "SYNTH_STRATEGY": "DELAY 1",
    "SYNTH_SIZING": true
}
