<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="29"><name>CLK0_PAD</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { CLK0_PAD }]</orig_string><macro><type>PORT</type><pattern>CLK0_PAD</pattern></macro></source><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>8</line></origin></clock><clock Id="30"><name>HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</pattern></macro></source><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>9</line></origin></clock><clock Id="31"><name>HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB</name><period>60.6061</period><waveform>0 30.303</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { HPMS_0_sb_0/HPMS_0_sb_HPMS_0/MSS_ADLIB_INST/CLK_CONFIG_APB }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/HPMS_0_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_CONFIG_APB</pattern></macro></source><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>10</line></origin></clock><clock Id="32"><name>TCK</name><period>166.67</period><waveform>0 83.33</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { TCK }]</orig_string><macro><type>PORT</type><pattern>TCK</pattern></macro></source><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>11</line></origin></clock><generated_clock Id="33"><name>HPMS_0_sb_0/CCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { HPMS_0_sb_0/CCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { HPMS_0_sb_0/CCC_0/CCC_INST/CLK0_PAD }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD</pattern></macro></master><mult_factor>66</mult_factor><div_factor>50</div_factor><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>12</line></origin></generated_clock><false_path Id="34"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { HPMS_0_sb_0/CORECONFIGP_0/INIT_DONE HPMS_0_sb_0/CORECONFIGP_0/SDIF_RELEASED }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CORECONFIGP_0/INIT_DONE_q1:D</pattern></macro></through><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>13</line></origin></false_path><false_path Id="35"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { HPMS_0_sb_0/CORERESETP_0/ddr_settled HPMS_0_sb_0/CORERESETP_0/count_ddr_enable HPMS_0_sb_0/CORERESETP_0/release_sdif*_core HPMS_0_sb_0/CORERESETP_0/count_sdif*_enable }]</orig_string><macro><type>NET</type><pattern>HPMS_0_sb_0/CORERESETP_0/ddr_settled HPMS_0_sb_0/CORERESETP_0/count_ddr_enable HPMS_0_sb_0/CORERESETP_0/release_sdif*_core</pattern></macro></through><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>14</line></origin></false_path><false_path Id="36"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { HPMS_0_sb_0/CORERESETP_0/MSS_HPMS_READY_int }]</orig_string><macro><type>CELL</type><pattern>HPMS_0_sb_0/CORERESETP_0/MSS_HPMS_READY_int</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { HPMS_0_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1 }]</orig_string><macro><type>CELL</type><pattern>HPMS_0_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1</pattern></macro></to><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>15</line></origin></false_path><false_path Id="37"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { HPMS_0_sb_0/CORERESETP_0/MSS_HPMS_READY_int HPMS_0_sb_0/CORERESETP_0/SDIF*_PERST_N_re }]</orig_string><macro><type>CELL</type><pattern>HPMS_0_sb_0/CORERESETP_0/MSS_HPMS_READY_int</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { HPMS_0_sb_0/CORERESETP_0/sdif*_areset_n_rcosc* }]</orig_string><macro><type>CELL</type><pattern>HPMS_0_sb_0/CORERESETP_0/sdif*_areset_n_rcosc*</pattern></macro></to><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>16</line></origin></false_path><false_path Id="38"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { HPMS_0_sb_0/CORERESETP_0/CONFIG1_DONE HPMS_0_sb_0/CORERESETP_0/CONFIG2_DONE HPMS_0_sb_0/CORERESETP_0/SDIF*_PERST_N HPMS_0_sb_0/CORERESETP_0/SDIF*_PSEL HPMS_0_sb_0/CORERESETP_0/SDIF*_PWRITE HPMS_0_sb_0/CORERESETP_0/SDIF*_PRDATA[*] HPMS_0_sb_0/CORERESETP_0/SOFT_EXT_RESET_OUT HPMS_0_sb_0/CORERESETP_0/SOFT_RESET_F2M HPMS_0_sb_0/CORERESETP_0/SOFT_M3_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_MDDR_DDR_AXI_S_CORE_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_FDDR_CORE_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_SDIF*_PHY_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_SDIF*_CORE_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_SDIF0_0_CORE_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_SDIF0_1_CORE_RESET }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CORERESETP_0/CONFIG1_DONE_q1:D HPMS_0_sb_0/CORERESETP_0/CONFIG2_DONE_q1:D HPMS_0_sb_0/CORERESETP_0/SOFT_RESET_F2M_keep_RNIN2QB:A HPMS_0_sb_0/CORERESETP_0/MDDR_DDR_AXI_S_CORE_RESET_N:B</pattern></macro></through><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>17</line></origin></false_path><false_path Id="39"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {TCK}]</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {HPMS_0_sb_0/CCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>HPMS_0_sb_0/CCC_0/GL0</pattern></macro></to><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>18</line></origin></false_path><false_path Id="40"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {HPMS_0_sb_0/CCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>HPMS_0_sb_0/CCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {TCK}]</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></to><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>19</line></origin></false_path><max_delay Id="41"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSEL HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CORECONFIGP_0/next_state4:B HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg6:A HPMS_0_sb_0/CORECONFIGP_0/next_state4:A HPMS_0_sb_0/CORECONFIGP_0/control_reg_15:A</pattern></macro></through><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY* HPMS_0_sb_0/CORECONFIGP_0/state[0] }]</orig_string><macro><type>CELL</type><pattern>HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY* HPMS_0_sb_0/CORECONFIGP_0/state[0]</pattern></macro></to><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>20</line></origin><value>0</value></max_delay><min_delay Id="42"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PWRITE HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PADDR[*] HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PWDATA[*] HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSEL HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg6:D HPMS_0_sb_0/CORECONFIGP_0/pwrite:D HPMS_0_sb_0/CORECONFIGP_0/control_reg_15:D HPMS_0_sb_0/CORECONFIGP_0/paddr[14]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[13]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[8]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[15]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:A HPMS_0_sb_0/CORECONFIGP_0/prdata_0_iv_0_RNO[0]:A HPMS_0_sb_0/CORECONFIGP_0/int_prdata19:C HPMS_0_sb_0/CORECONFIGP_0/int_prdata15:C HPMS_0_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:A HPMS_0_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa:A HPMS_0_sb_0/CORECONFIGP_0/paddr[2]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa:A HPMS_0_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:D HPMS_0_sb_0/CORECONFIGP_0/prdata_0_iv_0_RNO[0]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata15:B HPMS_0_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:B HPMS_0_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa:B HPMS_0_sb_0/CORECONFIGP_0/paddr[3]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata19:B HPMS_0_sb_0/CORECONFIGP_0/paddr[6]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[5]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[7]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[9]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:C HPMS_0_sb_0/CORECONFIGP_0/prdata_0_iv_0_RNO[0]:C HPMS_0_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa:C HPMS_0_sb_0/CORECONFIGP_0/int_prdata15:A HPMS_0_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:C HPMS_0_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa:C HPMS_0_sb_0/CORECONFIGP_0/paddr[4]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata19:A HPMS_0_sb_0/CORECONFIGP_0/paddr[10]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[12]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[9]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[9]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[8]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[8]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[7]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[7]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[6]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[6]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[5]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[5]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[4]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[4]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[2]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[2]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[1]:D HPMS_0_sb_0/CORECONFIGP_0/control_reg_1[1]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[1]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[0]:D HPMS_0_sb_0/CORECONFIGP_0/control_reg_1[0]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[0]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[3]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[3]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[10]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[10]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[15]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[15]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[16]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[13]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[13]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[14]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[14]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[11]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[11]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[12]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[12]:D HPMS_0_sb_0/CORECONFIGP_0/next_state4:B HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg6:A HPMS_0_sb_0/CORECONFIGP_0/next_state4:A HPMS_0_sb_0/CORECONFIGP_0/control_reg_15:A</pattern></macro></through><comment/><origin><file>C:/Users/hbreslin/OneDrive - Microsemi Corporation/Ciaran stuff/IGL2_MIV_RV32IMA_BaseDesign/IGL2_MIV_RV32IMA_BaseDesign/designer/PROC_SUBSYSTEM/place_route.sdc</file><line>21</line></origin><value>-24</value></min_delay></Scenario><Scenario Id="timing_analysis"><clock Id="15"><name>CLK0_PAD</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { CLK0_PAD }]</orig_string><macro><type>PORT</type><pattern>CLK0_PAD</pattern></macro></source><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>8</line></origin></clock><clock Id="16"><name>HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</pattern></macro></source><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>9</line></origin></clock><clock Id="17"><name>HPMS_0_sb_0/HPMS_0_sb_HPMS_0/CLK_CONFIG_APB</name><period>60.6061</period><waveform>0 30.303</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { HPMS_0_sb_0/HPMS_0_sb_HPMS_0/MSS_ADLIB_INST/CLK_CONFIG_APB }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/HPMS_0_sb_HPMS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_CONFIG_APB</pattern></macro></source><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>10</line></origin></clock><clock Id="18"><name>TCK</name><period>166.67</period><waveform>0 83.33</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { TCK }]</orig_string><macro><type>PORT</type><pattern>TCK</pattern></macro></source><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>11</line></origin></clock><generated_clock Id="19"><name>HPMS_0_sb_0/CCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { HPMS_0_sb_0/CCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { HPMS_0_sb_0/CCC_0/CCC_INST/CLK0_PAD }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD</pattern></macro></master><mult_factor>66</mult_factor><div_factor>50</div_factor><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>12</line></origin></generated_clock><max_delay Id="20"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSEL HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CORECONFIGP_0/next_state4:B HPMS_0_sb_0/CORECONFIGP_0/control_reg_15:A HPMS_0_sb_0/CORECONFIGP_0/next_state4:A HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg6:A</pattern></macro></through><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY* HPMS_0_sb_0/CORECONFIGP_0/state[0] }]</orig_string><macro><type>CELL</type><pattern>HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY* HPMS_0_sb_0/CORECONFIGP_0/state[0]</pattern></macro></to><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>20</line></origin><value>0</value></max_delay><min_delay Id="21"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PWRITE HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PADDR[*] HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PWDATA[*] HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSEL HPMS_0_sb_0/CORECONFIGP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CORECONFIGP_0/control_reg_15:D HPMS_0_sb_0/CORECONFIGP_0/pwrite:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg6:D HPMS_0_sb_0/CORECONFIGP_0/paddr[8]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa:A HPMS_0_sb_0/CORECONFIGP_0/paddr[2]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:A HPMS_0_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa:A HPMS_0_sb_0/CORECONFIGP_0/int_prdata19:C HPMS_0_sb_0/CORECONFIGP_0/int_prdata15:C HPMS_0_sb_0/CORECONFIGP_0/prdata_0_iv_0_RNO[0]:A HPMS_0_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:A HPMS_0_sb_0/CORECONFIGP_0/int_prdata15:B HPMS_0_sb_0/CORECONFIGP_0/paddr[3]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:B HPMS_0_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa:B HPMS_0_sb_0/CORECONFIGP_0/int_prdata19:B HPMS_0_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa:D HPMS_0_sb_0/CORECONFIGP_0/prdata_0_iv_0_RNO[0]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:D HPMS_0_sb_0/CORECONFIGP_0/paddr[6]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[5]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[7]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[9]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata15:A HPMS_0_sb_0/CORECONFIGP_0/paddr[4]:D HPMS_0_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:C HPMS_0_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa:C HPMS_0_sb_0/CORECONFIGP_0/int_prdata19:A HPMS_0_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa:C HPMS_0_sb_0/CORECONFIGP_0/prdata_0_iv_0_RNO[0]:C HPMS_0_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:C HPMS_0_sb_0/CORECONFIGP_0/paddr[14]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[13]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[15]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[10]:D HPMS_0_sb_0/CORECONFIGP_0/paddr[12]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[10]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[10]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[15]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[15]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[16]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[13]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[13]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[14]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[14]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[11]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[11]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[12]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[12]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[9]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[9]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[8]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[8]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[7]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[7]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[6]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[6]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[5]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[5]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[4]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[4]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[2]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[2]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[1]:D HPMS_0_sb_0/CORECONFIGP_0/control_reg_1[1]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[1]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[0]:D HPMS_0_sb_0/CORECONFIGP_0/control_reg_1[0]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[0]:D HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg[3]:D HPMS_0_sb_0/CORECONFIGP_0/pwdata[3]:D HPMS_0_sb_0/CORECONFIGP_0/next_state4:B HPMS_0_sb_0/CORECONFIGP_0/control_reg_15:A HPMS_0_sb_0/CORECONFIGP_0/next_state4:A HPMS_0_sb_0/CORECONFIGP_0/soft_reset_reg6:A</pattern></macro></through><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>21</line></origin><value>-24</value></min_delay><false_path Id="22"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { HPMS_0_sb_0/CORECONFIGP_0/INIT_DONE HPMS_0_sb_0/CORECONFIGP_0/SDIF_RELEASED }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CORECONFIGP_0/INIT_DONE_q1:D</pattern></macro></through><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>13</line></origin></false_path><false_path Id="23"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { HPMS_0_sb_0/CORERESETP_0/ddr_settled HPMS_0_sb_0/CORERESETP_0/count_ddr_enable HPMS_0_sb_0/CORERESETP_0/release_sdif*_core HPMS_0_sb_0/CORERESETP_0/count_sdif*_enable }]</orig_string><macro><type>NET</type><pattern>HPMS_0_sb_0/CORERESETP_0/ddr_settled HPMS_0_sb_0/CORERESETP_0/count_ddr_enable HPMS_0_sb_0/CORERESETP_0/release_sdif*_core</pattern></macro></through><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>14</line></origin></false_path><false_path Id="24"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { HPMS_0_sb_0/CORERESETP_0/MSS_HPMS_READY_int }]</orig_string><macro><type>CELL</type><pattern>HPMS_0_sb_0/CORERESETP_0/MSS_HPMS_READY_int</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { HPMS_0_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1 }]</orig_string><macro><type>CELL</type><pattern>HPMS_0_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1</pattern></macro></to><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>15</line></origin></false_path><false_path Id="25"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { HPMS_0_sb_0/CORERESETP_0/MSS_HPMS_READY_int HPMS_0_sb_0/CORERESETP_0/SDIF*_PERST_N_re }]</orig_string><macro><type>CELL</type><pattern>HPMS_0_sb_0/CORERESETP_0/MSS_HPMS_READY_int</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { HPMS_0_sb_0/CORERESETP_0/sdif*_areset_n_rcosc* }]</orig_string><macro><type>CELL</type><pattern>HPMS_0_sb_0/CORERESETP_0/sdif*_areset_n_rcosc*</pattern></macro></to><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>16</line></origin></false_path><false_path Id="26"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { HPMS_0_sb_0/CORERESETP_0/CONFIG1_DONE HPMS_0_sb_0/CORERESETP_0/CONFIG2_DONE HPMS_0_sb_0/CORERESETP_0/SDIF*_PERST_N HPMS_0_sb_0/CORERESETP_0/SDIF*_PSEL HPMS_0_sb_0/CORERESETP_0/SDIF*_PWRITE HPMS_0_sb_0/CORERESETP_0/SDIF*_PRDATA[*] HPMS_0_sb_0/CORERESETP_0/SOFT_EXT_RESET_OUT HPMS_0_sb_0/CORERESETP_0/SOFT_RESET_F2M HPMS_0_sb_0/CORERESETP_0/SOFT_M3_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_MDDR_DDR_AXI_S_CORE_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_FDDR_CORE_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_SDIF*_PHY_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_SDIF*_CORE_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_SDIF0_0_CORE_RESET HPMS_0_sb_0/CORERESETP_0/SOFT_SDIF0_1_CORE_RESET }]</orig_string><macro><type>PIN</type><pattern>HPMS_0_sb_0/CORERESETP_0/CONFIG1_DONE_q1:D HPMS_0_sb_0/CORERESETP_0/CONFIG2_DONE_q1:D HPMS_0_sb_0/CORERESETP_0/SOFT_RESET_F2M_keep_RNIN2QB:A HPMS_0_sb_0/CORERESETP_0/MDDR_DDR_AXI_S_CORE_RESET_N:B</pattern></macro></through><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>17</line></origin></false_path><false_path Id="27"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {TCK}]</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {HPMS_0_sb_0/CCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>HPMS_0_sb_0/CCC_0/GL0</pattern></macro></to><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>18</line></origin></false_path><false_path Id="28"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {HPMS_0_sb_0/CCC_0/GL0}]</orig_string><macro><type>CLOCK</type><pattern>HPMS_0_sb_0/CCC_0/GL0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {TCK}]</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></to><comment/><origin><file>C:/Users/ciaran.lappin/Desktop/Github/IGL2_M2GL025_Creative_Development_Kit/Modify_The_FPGA_Design/CoreRISCV_AXI4_BaseDesign/designer/PROC_SUBSYSTEM/timing_analysis.sdc</file><line>19</line></origin></false_path></Scenario></TCML>