$date
	Tue Mar 29 05:32:06 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbed $end
$var wire 4 ! NUM [3:0] $end
$var reg 1 " CLEAR_BAR $end
$var reg 1 # CLK $end
$scope module mycounter $end
$var wire 1 $ clear_bar $end
$var wire 1 % count $end
$var wire 4 & num [3:0] $end
$var wire 4 ' set [3:0] $end
$scope module A0 $end
$var wire 1 ( D $end
$var wire 1 ) Q $end
$var wire 1 * T $end
$var wire 1 $ clear_bar $end
$var wire 1 % clk $end
$scope module myD $end
$var wire 1 ( D $end
$var wire 1 ) Q $end
$var wire 1 + Y $end
$var wire 1 $ clear_bar $end
$var wire 1 % clk $end
$scope module master $end
$var wire 1 ( D $end
$var wire 1 % En $end
$var wire 1 + Q $end
$var wire 1 , Qbar $end
$var wire 1 - R $end
$var wire 1 . S $end
$var wire 1 $ clear_bar $end
$scope module latch $end
$var wire 1 + Q $end
$var wire 1 , Qbar $end
$var wire 1 - R $end
$var wire 1 . S $end
$var wire 1 $ clear_bar $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 + D $end
$var wire 1 / En $end
$var wire 1 ) Q $end
$var wire 1 0 Qbar $end
$var wire 1 1 R $end
$var wire 1 2 S $end
$var wire 1 $ clear_bar $end
$scope module latch $end
$var wire 1 ) Q $end
$var wire 1 0 Qbar $end
$var wire 1 1 R $end
$var wire 1 2 S $end
$var wire 1 $ clear_bar $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module A1 $end
$var wire 1 3 D $end
$var wire 1 4 Q $end
$var wire 1 5 T $end
$var wire 1 $ clear_bar $end
$var wire 1 6 clk $end
$scope module myD $end
$var wire 1 3 D $end
$var wire 1 4 Q $end
$var wire 1 7 Y $end
$var wire 1 $ clear_bar $end
$var wire 1 6 clk $end
$scope module master $end
$var wire 1 3 D $end
$var wire 1 6 En $end
$var wire 1 7 Q $end
$var wire 1 8 Qbar $end
$var wire 1 9 R $end
$var wire 1 : S $end
$var wire 1 $ clear_bar $end
$scope module latch $end
$var wire 1 7 Q $end
$var wire 1 8 Qbar $end
$var wire 1 9 R $end
$var wire 1 : S $end
$var wire 1 $ clear_bar $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 7 D $end
$var wire 1 ; En $end
$var wire 1 4 Q $end
$var wire 1 < Qbar $end
$var wire 1 = R $end
$var wire 1 > S $end
$var wire 1 $ clear_bar $end
$scope module latch $end
$var wire 1 4 Q $end
$var wire 1 < Qbar $end
$var wire 1 = R $end
$var wire 1 > S $end
$var wire 1 $ clear_bar $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module A2 $end
$var wire 1 ? D $end
$var wire 1 @ Q $end
$var wire 1 A T $end
$var wire 1 $ clear_bar $end
$var wire 1 B clk $end
$scope module myD $end
$var wire 1 ? D $end
$var wire 1 @ Q $end
$var wire 1 C Y $end
$var wire 1 $ clear_bar $end
$var wire 1 B clk $end
$scope module master $end
$var wire 1 ? D $end
$var wire 1 B En $end
$var wire 1 C Q $end
$var wire 1 D Qbar $end
$var wire 1 E R $end
$var wire 1 F S $end
$var wire 1 $ clear_bar $end
$scope module latch $end
$var wire 1 C Q $end
$var wire 1 D Qbar $end
$var wire 1 E R $end
$var wire 1 F S $end
$var wire 1 $ clear_bar $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 C D $end
$var wire 1 G En $end
$var wire 1 @ Q $end
$var wire 1 H Qbar $end
$var wire 1 I R $end
$var wire 1 J S $end
$var wire 1 $ clear_bar $end
$scope module latch $end
$var wire 1 @ Q $end
$var wire 1 H Qbar $end
$var wire 1 I R $end
$var wire 1 J S $end
$var wire 1 $ clear_bar $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module A3 $end
$var wire 1 K D $end
$var wire 1 L Q $end
$var wire 1 M T $end
$var wire 1 $ clear_bar $end
$var wire 1 N clk $end
$scope module myD $end
$var wire 1 K D $end
$var wire 1 L Q $end
$var wire 1 O Y $end
$var wire 1 $ clear_bar $end
$var wire 1 N clk $end
$scope module master $end
$var wire 1 K D $end
$var wire 1 N En $end
$var wire 1 O Q $end
$var wire 1 P Qbar $end
$var wire 1 Q R $end
$var wire 1 R S $end
$var wire 1 $ clear_bar $end
$scope module latch $end
$var wire 1 O Q $end
$var wire 1 P Qbar $end
$var wire 1 Q R $end
$var wire 1 R S $end
$var wire 1 $ clear_bar $end
$upscope $end
$upscope $end
$scope module slave $end
$var wire 1 O D $end
$var wire 1 S En $end
$var wire 1 L Q $end
$var wire 1 T Qbar $end
$var wire 1 U R $end
$var wire 1 V S $end
$var wire 1 $ clear_bar $end
$scope module latch $end
$var wire 1 L Q $end
$var wire 1 T Qbar $end
$var wire 1 U R $end
$var wire 1 V S $end
$var wire 1 $ clear_bar $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1V
0U
1T
1S
1R
1Q
1P
0O
0N
1M
0L
1K
1J
0I
1H
1G
1F
1E
1D
0C
0B
1A
0@
1?
1>
0=
1<
1;
1:
19
18
07
06
15
04
13
12
01
10
1/
1.
1-
1,
0+
1*
0)
1(
bz '
b0 &
0%
0$
0#
0"
b0 !
$end
#5
1"
1$
#10
0,
11
1+
0/
0.
1#
1%
#20
08
1=
17
0;
0:
00
0(
16
1)
b1 !
b1 &
02
1/
1.
0#
0%
#30
0+
12
1,
0/
0-
1#
1%
#40
0D
1I
1C
0G
0F
0<
03
1B
14
0>
1;
1:
1(
06
0)
b10 !
b10 &
10
01
1/
1-
0#
0%
#50
0,
11
1+
0/
0.
1#
1%
#60
07
1>
18
0;
09
00
0(
16
1)
b11 !
b11 &
02
1/
1.
0#
0%
#70
0+
12
1,
0/
0-
1#
1%
#80
0P
1U
1O
0S
0R
0H
0?
1N
1@
0J
1G
1F
13
0B
04
1<
0=
1;
19
1(
06
0)
b100 !
b100 &
10
01
1/
1-
0#
0%
#90
0,
11
1+
0/
0.
1#
1%
#100
08
1=
17
0;
0:
00
0(
16
1)
b101 !
b101 &
02
1/
1.
0#
0%
#110
0+
12
1,
0/
0-
1#
1%
#120
0C
1J
1D
0G
0E
0<
03
1B
14
0>
1;
1:
1(
06
0)
b110 !
b110 &
10
01
1/
1-
0#
0%
#130
0,
11
1+
0/
0.
1#
1%
#140
07
1>
18
0;
09
00
0(
16
1)
b111 !
b111 &
02
1/
1.
0#
0%
#150
0+
12
1,
0/
0-
1#
1%
#160
0T
0K
1L
0V
1S
1R
1?
0N
0@
1H
0I
1G
1E
13
0B
04
1<
0=
1;
19
1(
06
0)
b1000 !
b1000 &
10
01
1/
1-
0#
0%
#170
0,
11
1+
0/
0.
1#
1%
#180
08
1=
17
0;
0:
00
0(
16
1)
b1001 !
b1001 &
02
1/
1.
0#
0%
#190
0+
12
1,
0/
0-
1#
1%
#200
0D
1I
1C
0G
0F
0<
03
1B
14
0>
1;
1:
1(
06
0)
b1010 !
b1010 &
10
01
1/
1-
0#
0%
#210
0,
11
1+
0/
0.
1#
1%
#220
07
1>
18
0;
09
00
0(
16
1)
b1011 !
b1011 &
02
1/
1.
0#
0%
#230
0+
12
1,
0/
0-
1#
1%
#240
0O
1V
1P
0S
0Q
0H
0?
1N
1@
0J
1G
1F
13
0B
04
1<
0=
1;
19
1(
06
0)
b1100 !
b1100 &
10
01
1/
1-
0#
0%
#250
0,
11
1+
0/
0.
1#
1%
#260
08
1=
17
0;
0:
00
0(
16
1)
b1101 !
b1101 &
02
1/
1.
0#
0%
#270
0+
12
1,
0/
0-
1#
1%
#280
0C
1J
1D
0G
0E
0<
03
1B
14
0>
1;
1:
1(
06
0)
b1110 !
b1110 &
10
01
1/
1-
0#
0%
#290
0,
11
1+
0/
0.
1#
1%
#300
07
1>
18
0;
09
00
0(
16
1)
b1111 !
b1111 &
02
1/
1.
0#
0%
#310
0+
12
1,
0/
0-
1#
1%
#320
1K
0L
1T
0U
1S
1Q
1?
0N
0@
1H
0I
1G
1E
13
0B
04
1<
0=
1;
19
1(
06
0)
b0 !
b0 &
10
01
1/
1-
0#
0%
#330
0,
11
1+
0/
0.
1#
1%
#340
08
1=
17
0;
0:
00
0(
16
1)
b1 !
b1 &
02
1/
1.
0#
0%
#350
0+
12
1,
0/
0-
1#
1%
#360
0D
1I
1C
0G
0F
0<
03
1B
14
0>
1;
1:
1(
06
0)
b10 !
b10 &
10
01
1/
1-
0#
0%
#370
0,
11
1+
0/
0.
1#
1%
#380
07
1>
18
0;
09
00
0(
16
1)
b11 !
b11 &
02
1/
1.
0#
0%
#390
0+
12
1,
0/
0-
1#
1%
#400
0P
1U
1O
0S
0R
0H
0?
1N
1@
0J
1G
1F
13
0B
04
1<
0=
1;
19
1(
06
0)
b100 !
b100 &
10
01
1/
1-
0#
0%
#410
0,
11
1+
0/
0.
1#
1%
#420
08
1=
17
0;
0:
00
0(
16
1)
b101 !
b101 &
02
1/
1.
0#
0%
#430
0+
12
1,
0/
0-
1#
1%
#440
0C
1J
1D
0G
0E
0<
03
1B
14
0>
1;
1:
1(
06
0)
b110 !
b110 &
10
01
1/
1-
0#
0%
#450
0,
11
1+
0/
0.
1#
1%
#460
07
1>
18
0;
09
00
0(
16
1)
b111 !
b111 &
02
1/
1.
0#
0%
#470
0+
12
1,
0/
0-
1#
1%
#480
0T
0K
1L
0V
1S
1R
1?
0N
0@
1H
0I
1G
1E
13
0B
04
1<
0=
1;
19
1(
06
0)
b1000 !
b1000 &
10
01
1/
1-
0#
0%
#490
0,
11
1+
0/
0.
1#
1%
#500
08
1=
17
0;
0:
00
0(
16
1)
b1001 !
b1001 &
02
1/
1.
0#
0%
#505
0=
07
1;
1:
1(
06
1K
0)
01
0L
b0 !
b0 &
0U
12
1V
0+
0O
1,
10
18
1P
1T
0"
0$
#510
11
1+
0/
0.
1#
1%
#520
01
0+
1/
1.
0#
0%
#530
11
1+
0/
0.
1#
1%
#540
01
0+
1/
1.
0#
0%
#550
11
1+
0/
0.
1#
1%
#555
0,
1"
1$
#560
08
1=
17
0;
0:
00
0(
16
1)
b1 !
b1 &
02
1/
1.
0#
0%
#570
0+
12
1,
0/
0-
1#
1%
#580
0D
1I
1C
0G
0F
0<
03
1B
14
0>
1;
1:
1(
06
0)
b10 !
b10 &
10
01
1/
1-
0#
0%
#590
0,
11
1+
0/
0.
1#
1%
#600
07
1>
18
0;
09
00
0(
16
1)
b11 !
b11 &
02
1/
1.
0#
0%
#610
0+
12
1,
0/
0-
1#
1%
#620
0P
1U
1O
0S
0R
0H
0?
1N
1@
0J
1G
1F
13
0B
04
1<
0=
1;
19
1(
06
0)
b100 !
b100 &
10
01
1/
1-
0#
0%
#630
0,
11
1+
0/
0.
1#
1%
#640
08
1=
17
0;
0:
00
0(
16
1)
b101 !
b101 &
02
1/
1.
0#
0%
#650
0+
12
1,
0/
0-
1#
1%
#660
0C
1J
1D
0G
0E
0<
03
1B
14
0>
1;
1:
1(
06
0)
b110 !
b110 &
10
01
1/
1-
0#
0%
#670
0,
11
1+
0/
0.
1#
1%
#680
07
1>
18
0;
09
00
0(
16
1)
b111 !
b111 &
02
1/
1.
0#
0%
#690
0+
12
1,
0/
0-
1#
1%
#700
0T
0K
1L
0V
1S
1R
1?
0N
0@
1H
0I
1G
1E
13
0B
04
1<
0=
1;
19
1(
06
0)
b1000 !
b1000 &
10
01
1/
1-
0#
0%
