// Seed: 3782171003
module module_0 (
    input  id_0,
    output id_1,
    output id_2,
    output id_3,
    input  id_4
    , id_8,
    output id_5,
    output id_6,
    input  id_7
);
  logic id_9;
  assign id_2[1] = id_0;
  wire id_10, id_11;
  assign id_1 = id_7;
  assign id_1 = id_7 - id_11[1];
endmodule
