============================================================
   Tang Dynasty, V5.0.19080
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/bin/td.exe
   Built at =   13:24:12 May  5 2020
   Run by =     admin
   Run Date =   Wed Aug  5 16:18:47 2020

   Run on =     DESKTOP-9BM44F6
============================================================
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'src/Gear.v'
HDL-1007 : Analyzing Verilog file 'src/Gear.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'src/Gear.v'
RUN-1002 : start command "elaborate -top Gear"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'Gear' in src/Gear.v(1)
HDL-5007 WARNING: expression size 9 truncated to fit in target size 8 in src/Gear.v(52)
HDL-5007 WARNING: expression size 9 truncated to fit in target size 8 in src/Gear.v(68)
HDL-1200 : Current top model is Gear
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sdc/constrains.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst  LOCATION = T4;   "
RUN-1002 : start command "set_pin_assignment pwm  LOCATION = M3;   "
RUN-1002 : start command "set_pin_assignment ctr  LOCATION = A10;  "
USR-6010 WARNING: ADC constraints: pin gnd has no constraint.
USR-6010 WARNING: ADC constraints: pin vcc has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "Gear"
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model Gear
SYN-5034 WARNING: Undriven pin: model "Gear" / pin "gnd" net"gnd"
SYN-5034 WARNING: Undriven pin: model "Gear" / pin "vcc" net"vcc"
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 65 better
SYN-1014 : Optimize round 2
SYN-1032 : 364/98 useful/useless nets, 293/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Gear_rtl.area"
RUN-1001 : standard
***Report Model: Gear***

IO Statistics
#IO                       6
  #input                  2
  #output                 4
  #inout                  0

Gate Statistics
#Basic gates             82
  #and                    0
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    1
  #bufif1                 2
  #MX21                   5
  #FADD                   0
  #DFF                   74
  #LATCH                  0
#MACRO_ADD                8
#MACRO_EQ                 1
#MACRO_MUX              200

Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Gear   |8      |74     |9      |
+-----------------------------------------+

RUN-1002 : start command "export_db Gear_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea Gear_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 6 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 3 instances.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (3.91), #lev = 3 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.98), #lev = 3 (2.78)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 242 instances into 56 LUTs, name keeping = 76%.
RUN-1002 : start command "report_area -file Gear_gate.area"
RUN-1001 : standard
***Report Model: Gear***

IO Statistics
#IO                       6
  #input                  2
  #output                 4
  #inout                  0

LUT Statistics
#Total_luts             253
  #lut4                  54
  #lut5                   2
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           197

Utilization Statistics
#lut                    253   out of  19600    1.29%
#reg                     74   out of  19600    0.38%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                      6   out of    188    3.19%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      0   out of      4    0.00%

Report Hierarchy Area:
+-------------------------------+
|Instance |Module |lut   |seq   |
+-------------------------------+
|top      |Gear   |253   |74    |
+-------------------------------+

SYN-1001 : Packing model "Gear" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 74 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 122 adder to BLE ...
SYN-4008 : Packed 122 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Gear
RUN-1002 : start command "export_db Gear_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_10KHz" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_10KHz as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_10KHz to drive 41 clock pins.
PHY-1001 : Populate physical database on model Gear.
RUN-1001 : There are total 222 instances
RUN-1001 : 56 luts, 74 seqs, 61 mslices, 21 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 292 nets
RUN-1001 : 203 nets have 2 pins
RUN-1001 : 48 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 220 instances, 56 luts, 74 seqs, 82 slices, 8 macros(82 instances: 61 mslices 21 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 105741
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 220.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 50495, overlap = 0
PHY-3002 : Step(2): len = 41295.3, overlap = 0
PHY-3002 : Step(3): len = 26463.7, overlap = 0
PHY-3002 : Step(4): len = 20154, overlap = 0
PHY-3002 : Step(5): len = 12279.7, overlap = 0
PHY-3002 : Step(6): len = 8757.9, overlap = 0
PHY-3002 : Step(7): len = 6640.7, overlap = 0
PHY-3002 : Step(8): len = 5328.9, overlap = 0
PHY-3002 : Step(9): len = 4502.4, overlap = 0
PHY-3002 : Step(10): len = 4012.8, overlap = 0
PHY-3002 : Step(11): len = 4056.1, overlap = 0
PHY-3002 : Step(12): len = 3981.8, overlap = 0
PHY-3002 : Step(13): len = 3838.8, overlap = 0
PHY-3002 : Step(14): len = 3751.1, overlap = 0
PHY-3002 : Step(15): len = 3768.4, overlap = 0
PHY-3002 : Step(16): len = 3684, overlap = 0
PHY-3002 : Step(17): len = 3557.7, overlap = 0
PHY-3002 : Step(18): len = 3404, overlap = 0
PHY-3002 : Step(19): len = 3417.3, overlap = 0
PHY-3002 : Step(20): len = 3122, overlap = 2.5
PHY-3002 : Step(21): len = 3101.6, overlap = 2.5
PHY-3002 : Step(22): len = 2848.1, overlap = 2.5625
PHY-3002 : Step(23): len = 2588.2, overlap = 2.5
PHY-3002 : Step(24): len = 2588.2, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004111s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(25): len = 2500.4, overlap = 12.6875
PHY-3002 : Step(26): len = 2500.4, overlap = 12.6875
PHY-3002 : Step(27): len = 2402.5, overlap = 12.6875
PHY-3002 : Step(28): len = 2402.5, overlap = 12.6875
PHY-3002 : Step(29): len = 2454, overlap = 12.6875
PHY-3002 : Step(30): len = 2454, overlap = 12.6875
PHY-3002 : Step(31): len = 2421.5, overlap = 12.6875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.61316e-06
PHY-3002 : Step(32): len = 2696, overlap = 17.6875
PHY-3002 : Step(33): len = 2696, overlap = 17.6875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.12263e-05
PHY-3002 : Step(34): len = 2755.6, overlap = 17.6875
PHY-3002 : Step(35): len = 2793.7, overlap = 17.6875
PHY-3002 : Step(36): len = 2945.3, overlap = 17.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.24526e-05
PHY-3002 : Step(37): len = 2875.9, overlap = 15.5
PHY-3002 : Step(38): len = 2875.9, overlap = 15.5
PHY-3002 : Step(39): len = 2922.9, overlap = 15.4063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.49053e-05
PHY-3002 : Step(40): len = 3073.4, overlap = 15.4063
PHY-3002 : Step(41): len = 3073.4, overlap = 15.4063
PHY-3002 : Step(42): len = 2997.5, overlap = 15.4063
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.98106e-05
PHY-3002 : Step(43): len = 3221, overlap = 9.5625
PHY-3002 : Step(44): len = 3221, overlap = 9.5625
PHY-3002 : Step(45): len = 3106.4, overlap = 9.6875
PHY-3002 : Step(46): len = 3145.5, overlap = 9.6875
PHY-3002 : Step(47): len = 3307.9, overlap = 9.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 25.28 peak overflow 1.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4504, over cnt = 21(0%), over = 33, worst = 2
PHY-1002 : len = 5064, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 5096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020864s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (224.7%)

PHY-1001 : End incremental global routing;  0.087694s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (124.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Gear.
TMR-2506 : Build timing graph completely. Port num: 6, tpin num: 999, tnet num: 290, tinst num: 220, tnode num: 1221, tedge num: 1675.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.045803s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.147132s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (106.2%)

OPT-1001 : End physical optimization;  0.153271s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (101.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 56 LUT to BLE ...
SYN-4008 : Packed 56 LUT and 42 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 4 single LUT's are left
SYN-4006 : 20 single SEQ's are left
SYN-4011 : Packing model "Gear" (AL_USER_NORMAL) with 76/168 primitive instances ...
PHY-3001 : End packing;  0.010603s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model Gear.
RUN-1001 : There are total 132 instances
RUN-1001 : 61 mslices, 61 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 161 nets have 2 pins
RUN-1001 : 48 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 130 instances, 122 slices, 8 macros(82 instances: 61 mslices 21 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 3331, Over = 14.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.84748e-05
PHY-3002 : Step(48): len = 3034.8, overlap = 9.75
PHY-3002 : Step(49): len = 3034.8, overlap = 9.75
PHY-3002 : Step(50): len = 3001.9, overlap = 10
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.69496e-05
PHY-3002 : Step(51): len = 3311.2, overlap = 9.25
PHY-3002 : Step(52): len = 3362.6, overlap = 9.25
PHY-3002 : Step(53): len = 3407.9, overlap = 9.75
PHY-3002 : Step(54): len = 3354.1, overlap = 9.75
PHY-3002 : Step(55): len = 3367.3, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000193899
PHY-3002 : Step(56): len = 3433.1, overlap = 10
PHY-3002 : Step(57): len = 3433.1, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016244s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (192.4%)

PHY-3001 : Trial Legalized: Len = 6699.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(58): len = 5486.4, overlap = 0.25
PHY-3002 : Step(59): len = 5162.6, overlap = 1.25
PHY-3002 : Step(60): len = 4466.5, overlap = 5.25
PHY-3002 : Step(61): len = 4200.9, overlap = 5.5
PHY-3002 : Step(62): len = 4160.2, overlap = 5.5
PHY-3002 : Step(63): len = 4160.2, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.24007e-05
PHY-3002 : Step(64): len = 4145.2, overlap = 5.5
PHY-3002 : Step(65): len = 4145.2, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.48013e-05
PHY-3002 : Step(66): len = 4146.6, overlap = 5.5
PHY-3002 : Step(67): len = 4146.6, overlap = 5.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005639s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (554.2%)

PHY-3001 : Legalized: Len = 5644.2, Over = 0
PHY-3001 : End spreading;  0.002539s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 5644.2, Over = 0
RUN-1003 : finish command "place" in  1.824557s wall, 2.765625s user + 1.000000s system = 3.765625s CPU (206.4%)

RUN-1004 : used memory is 239 MB, reserved memory is 207 MB, peak memory is 246 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 132 instances
RUN-1001 : 61 mslices, 61 lslices, 6 pads, 0 brams, 0 dsps
RUN-1001 : There are total 250 nets
RUN-1001 : 161 nets have 2 pins
RUN-1001 : 48 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 8280, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.016831s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (185.7%)

PHY-1001 : End global routing;  0.102442s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (106.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_10KHz_gclk_net will be merged with clock clk_10KHz
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.109665s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (71.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 32% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 66% nets.
PHY-1002 : len = 20816, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 0.307350s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (116.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 20816, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20816
PHY-1001 : End DR Iter 1; 0.006832s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_10KHz_gclk_net will be merged with clock clk_10KHz
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  5.353240s wall, 5.156250s user + 0.562500s system = 5.718750s CPU (106.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  5.565708s wall, 5.343750s user + 0.578125s system = 5.921875s CPU (106.4%)

RUN-1004 : used memory is 328 MB, reserved memory is 298 MB, peak memory is 746 MB
RUN-1002 : start command "report_area -io_info -file Gear_phy.area"
RUN-1001 : standard
***Report Model: Gear***

IO Statistics
#IO                       6
  #input                  2
  #output                 4
  #inout                  0

Utilization Statistics
#lut                    220   out of  19600    1.12%
#reg                     74   out of  19600    0.38%
#le                     240
  #lut only             166   out of    240   69.17%
  #reg only              20   out of    240    8.33%
  #lut&reg               54   out of    240   22.50%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                      6   out of    188    3.19%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      0   out of      4    0.00%
#gclk                     2   out of     16   12.50%


Detailed IO Report

Name     Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst      INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
ctr      OUTPUT        A10          LVCMOS25       8                 NONE         NONE                     
gnd      OUTPUT        H16          LVCMOS25       8                 NONE         NONE                     
pwm      OUTPUT        M3           LVCMOS25       8                 NONE         NONE                     
vcc      OUTPUT        N16          LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db Gear_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Gear.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 132
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 250, pip num: 1819
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 315 valid insts, and 6320 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Gear.bit.
RUN-1003 : finish command "bitgen -bit Gear.bit -version 0X00 -g ucode:000000000000000000000000" in  1.135532s wall, 3.812500s user + 0.093750s system = 3.906250s CPU (344.0%)

RUN-1004 : used memory is 328 MB, reserved memory is 297 MB, peak memory is 746 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'src/Gear.v'
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/eagle_macro.v'
HDL-1007 : Analyzing Verilog file 'E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/arch/al3_lmacro.v'
HDL-1007 : Analyzing Verilog file 'src/Gear.v'
RUN-1002 : start command "elaborate -top Gear"
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :   infer_add   |     on     |        on        
RUN-1001 :   infer_fsm   |    off     |       off        
RUN-1001 :   infer_mult  |     on     |        on        
RUN-1001 :   infer_ram   |     on     |        on        
RUN-1001 :   infer_reg   |     on     |        on        
RUN-1001 :   infer_rom   |     on     |        on        
RUN-1001 : --------------------------------------------
HDL-1007 : compiling module 'Gear' in src/Gear.v(1)
HDL-5007 WARNING: expression size 9 truncated to fit in target size 8 in src/Gear.v(51)
HDL-5007 WARNING: expression size 9 truncated to fit in target size 8 in src/Gear.v(67)
HDL-1200 : Current top model is Gear
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "read_adc sdc/constrains.adc"
RUN-1002 : start command "set_pin_assignment clk  LOCATION = K14;  "
RUN-1002 : start command "set_pin_assignment rst  LOCATION = T4;   "
RUN-1002 : start command "set_pin_assignment pwm  LOCATION = M3;   "
RUN-1002 : start command "set_pin_assignment ctr  LOCATION = A9;  "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |   manual   |      manual      
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :      min_ripple_len     |     3      |        3         
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "Gear"
SYN-1016 : Merged 6 instances.
SYN-1011 : Flatten model Gear
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 65 better
SYN-1014 : Optimize round 2
SYN-1032 : 362/98 useful/useless nets, 291/0 useful/useless insts
SYN-1015 : Optimize round 2, 0 better
RUN-1002 : start command "report_area -file Gear_rtl.area"
RUN-1001 : standard
***Report Model: Gear***

IO Statistics
#IO                       4
  #input                  2
  #output                 2
  #inout                  0

Gate Statistics
#Basic gates             80
  #and                    0
  #nand                   0
  #or                     0
  #nor                    0
  #xor                    0
  #xnor                   0
  #buf                    0
  #not                    1
  #bufif1                 0
  #MX21                   5
  #FADD                   0
  #DFF                   74
  #LATCH                  0
#MACRO_ADD                8
#MACRO_EQ                 1
#MACRO_MUX              200

Report Hierarchy Area:
+-----------------------------------------+
|Instance |Module |gates  |seq    |macros |
+-----------------------------------------+
|top      |Gear   |6      |74     |9      |
+-----------------------------------------+

RUN-1002 : start command "export_db Gear_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "optimize_gate -maparea Gear_gate.area"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 4 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 32 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 3 instances.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 57 (3.91), #lev = 3 (2.78)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 55 (3.98), #lev = 3 (2.78)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 242 instances into 56 LUTs, name keeping = 76%.
RUN-1002 : start command "report_area -file Gear_gate.area"
RUN-1001 : standard
***Report Model: Gear***

IO Statistics
#IO                       4
  #input                  2
  #output                 2
  #inout                  0

LUT Statistics
#Total_luts             253
  #lut4                  54
  #lut5                   2
  #lut6                   0
  #lut5_mx41              0
  #lut4_alu1b           197

Utilization Statistics
#lut                    253   out of  19600    1.29%
#reg                     74   out of  19600    0.38%
#le                       0
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                      4   out of    188    2.13%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      0   out of      4    0.00%

Report Hierarchy Area:
+-------------------------------+
|Instance |Module |lut   |seq   |
+-------------------------------+
|top      |Gear   |253   |74    |
+-------------------------------+

SYN-1001 : Packing model "Gear" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 74 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 122 adder to BLE ...
SYN-4008 : Packed 122 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Gear
RUN-1002 : start command "export_db Gear_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------
RUN-1001 :   Parameters  |  Settings  |  Default Values  
RUN-1001 : --------------------------------------------
RUN-1001 :     effort    |   medium   |      medium      
RUN-1001 :   opt_timing  |   medium   |      medium      
RUN-1001 :   relaxation  |    1.0     |       1.0        
RUN-1001 :    retiming   |    off     |       off        
RUN-1001 : --------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "clk_10KHz" drive clk pins.
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_10KHz as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net clk_10KHz to drive 41 clock pins.
PHY-1001 : Populate physical database on model Gear.
RUN-1001 : There are total 220 instances
RUN-1001 : 56 luts, 74 seqs, 61 mslices, 21 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 290 nets
RUN-1001 : 201 nets have 2 pins
RUN-1001 : 48 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 7 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 218 instances, 56 luts, 74 seqs, 82 slices, 8 macros(82 instances: 61 mslices 21 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 103947
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 218.
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(68): len = 51667.7, overlap = 0
PHY-3002 : Step(69): len = 39364.4, overlap = 0
PHY-3002 : Step(70): len = 27016.6, overlap = 0
PHY-3002 : Step(71): len = 20719.1, overlap = 0
PHY-3002 : Step(72): len = 13084.3, overlap = 0
PHY-3002 : Step(73): len = 9126.7, overlap = 0
PHY-3002 : Step(74): len = 6862.7, overlap = 0
PHY-3002 : Step(75): len = 6205.2, overlap = 0
PHY-3002 : Step(76): len = 4966.4, overlap = 0
PHY-3002 : Step(77): len = 3797.8, overlap = 0
PHY-3002 : Step(78): len = 3700.4, overlap = 0
PHY-3002 : Step(79): len = 3754.8, overlap = 0
PHY-3002 : Step(80): len = 3656.8, overlap = 0
PHY-3002 : Step(81): len = 3639.5, overlap = 0
PHY-3002 : Step(82): len = 3405.5, overlap = 0
PHY-3002 : Step(83): len = 3405.5, overlap = 0
PHY-3002 : Step(84): len = 3130.6, overlap = 0
PHY-3002 : Step(85): len = 3130.6, overlap = 0
PHY-3002 : Step(86): len = 2937.2, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004004s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (390.2%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(87): len = 2933.5, overlap = 5.96875
PHY-3002 : Step(88): len = 2933.5, overlap = 5.96875
PHY-3002 : Step(89): len = 2727.5, overlap = 5.96875
PHY-3002 : Step(90): len = 2766.1, overlap = 5.96875
PHY-3002 : Step(91): len = 2766.1, overlap = 5.96875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.84545e-05
PHY-3002 : Step(92): len = 3165, overlap = 12.8438
PHY-3002 : Step(93): len = 3165, overlap = 12.8438
PHY-3002 : Step(94): len = 3000.6, overlap = 12.8438
PHY-3002 : Step(95): len = 3000.6, overlap = 12.8438
PHY-3002 : Step(96): len = 3074.7, overlap = 13.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.69089e-05
PHY-3002 : Step(97): len = 3300.9, overlap = 13.125
PHY-3002 : Step(98): len = 3300.9, overlap = 13.125
PHY-3002 : Step(99): len = 3448.9, overlap = 13.125
PHY-3002 : Step(100): len = 3523.8, overlap = 13.125
PHY-3002 : Step(101): len = 3787.9, overlap = 6.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000153818
PHY-3002 : Step(102): len = 3694.5, overlap = 7.78125
PHY-3002 : Step(103): len = 3694.5, overlap = 7.78125
PHY-3002 : Step(104): len = 3798.2, overlap = 6.96875
PHY-3002 : Step(105): len = 3798.2, overlap = 6.96875
PHY-3002 : Step(106): len = 3711.7, overlap = 6.96875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000307636
PHY-3002 : Step(107): len = 3756.9, overlap = 6.96875
PHY-3002 : Step(108): len = 3827.1, overlap = 6.96875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000615271
PHY-3002 : Step(109): len = 3848.1, overlap = 6.96875
PHY-3002 : Step(110): len = 3861.9, overlap = 6.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 22.56 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 4864, over cnt = 13(0%), over = 23, worst = 2
PHY-1002 : len = 5072, over cnt = 5(0%), over = 9, worst = 2
PHY-1002 : len = 5232, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.023062s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (271.0%)

PHY-1001 : End incremental global routing;  0.102415s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (122.1%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Gear.
TMR-2506 : Build timing graph completely. Port num: 4, tpin num: 995, tnet num: 288, tinst num: 218, tnode num: 1217, tedge num: 1673.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.027865s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (168.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.144129s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (140.9%)

OPT-1001 : End physical optimization;  0.150960s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (134.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 56 LUT to BLE ...
SYN-4008 : Packed 56 LUT and 42 SEQ to BLE.
SYN-4003 : Packing 32 remaining SEQ's ...
SYN-4005 : Packed 12 SEQ with LUT/SLICE
SYN-4006 : 4 single LUT's are left
SYN-4006 : 20 single SEQ's are left
SYN-4011 : Packing model "Gear" (AL_USER_NORMAL) with 76/166 primitive instances ...
PHY-3001 : End packing;  0.010092s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (309.7%)

PHY-1001 : Populate physical database on model Gear.
RUN-1001 : There are total 131 instances
RUN-1001 : 61 mslices, 62 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 248 nets
RUN-1001 : 159 nets have 2 pins
RUN-1001 : 48 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-3001 : design contains 129 instances, 123 slices, 8 macros(82 instances: 61 mslices 21 lslices)
PHY-3001 : Cell area utilization is 1%
PHY-3001 : After packing: Len = 3900, Over = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.3784e-05
PHY-3002 : Step(111): len = 3470, overlap = 10
PHY-3002 : Step(112): len = 3470, overlap = 10
PHY-3002 : Step(113): len = 3527.1, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000167568
PHY-3002 : Step(114): len = 3744.7, overlap = 9
PHY-3002 : Step(115): len = 3744.7, overlap = 9
PHY-3002 : Step(116): len = 3721.1, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000335136
PHY-3002 : Step(117): len = 3905.3, overlap = 8.5
PHY-3002 : Step(118): len = 3905.3, overlap = 8.5
PHY-3002 : Step(119): len = 3925.7, overlap = 9.5
PHY-3002 : Step(120): len = 3925.7, overlap = 9.5
PHY-3002 : Step(121): len = 3911.8, overlap = 10
PHY-3002 : Step(122): len = 3911.8, overlap = 10
PHY-3002 : Step(123): len = 3754.2, overlap = 10
PHY-3002 : Step(124): len = 3754.2, overlap = 10
PHY-3002 : Step(125): len = 3795.8, overlap = 7.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017792s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.8%)

PHY-3001 : Trial Legalized: Len = 6405.8
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 1%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(126): len = 5349.2, overlap = 0.5
PHY-3002 : Step(127): len = 4949.4, overlap = 3.5
PHY-3002 : Step(128): len = 4410.2, overlap = 4.75
PHY-3002 : Step(129): len = 4262.9, overlap = 5
PHY-3002 : Step(130): len = 4262.9, overlap = 5
PHY-3002 : Step(131): len = 4179.8, overlap = 5.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.89294e-05
PHY-3002 : Step(132): len = 4154.9, overlap = 5.5
PHY-3002 : Step(133): len = 4154.9, overlap = 5.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.78588e-05
PHY-3002 : Step(134): len = 4186.6, overlap = 5.75
PHY-3002 : Step(135): len = 4186.6, overlap = 5.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005585s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 5685.8, Over = 0
PHY-3001 : End spreading;  0.002739s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 5685.8, Over = 0
RUN-1003 : finish command "place" in  1.827771s wall, 2.406250s user + 0.734375s system = 3.140625s CPU (171.8%)

RUN-1004 : used memory is 318 MB, reserved memory is 296 MB, peak memory is 746 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/Program Files/Circuit/Digital Circuit/Anlogic/TD5.0.19080/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 131 instances
RUN-1001 : 61 mslices, 62 lslices, 4 pads, 0 brams, 0 dsps
RUN-1001 : There are total 248 nets
RUN-1001 : 159 nets have 2 pins
RUN-1001 : 48 nets have [3 - 5] pins
RUN-1001 : 33 nets have [6 - 10] pins
RUN-1001 : 2 nets have [11 - 20] pins
RUN-1001 : 5 nets have [21 - 99] pins
RUN-1001 : 1 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 7800, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 7784, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 7776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021558s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (145.0%)

PHY-1001 : End global routing;  0.101080s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (123.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_10KHz_gclk_net will be merged with clock clk_10KHz
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.081724s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (114.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 4456, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000010s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 67% nets.
PHY-1002 : len = 20816, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 20816
PHY-1001 : End Routed; 0.317122s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (118.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_10KHz_gclk_net will be merged with clock clk_10KHz
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  1.598893s wall, 1.171875s user + 0.218750s system = 1.390625s CPU (87.0%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  1.804968s wall, 1.390625s user + 0.218750s system = 1.609375s CPU (89.2%)

RUN-1004 : used memory is 333 MB, reserved memory is 319 MB, peak memory is 746 MB
RUN-1002 : start command "report_area -io_info -file Gear_phy.area"
RUN-1001 : standard
***Report Model: Gear***

IO Statistics
#IO                       4
  #input                  2
  #output                 2
  #inout                  0

Utilization Statistics
#lut                    220   out of  19600    1.12%
#reg                     74   out of  19600    0.38%
#le                     240
  #lut only             166   out of    240   69.17%
  #reg only              20   out of    240    8.33%
  #lut&reg               54   out of    240   22.50%
#dsp                      0   out of     29    0.00%
#bram                     0   out of     64    0.00%
  #bram9k                 0
  #fifo9k                 0
#bram32k                  0   out of     16    0.00%
#pad                      4   out of    188    2.13%
  #ireg                   0
  #oreg                   0
  #treg                   0
#pll                      0   out of      4    0.00%
#gclk                     2   out of     16   12.50%


Detailed IO Report

Name     Direction     Location     IOStandard     DriveStrength     PullType     PackReg                  
clk      INPUT         K14          LVCMOS25       N/A               PULLUP       NONE                     
rst      INPUT         T4           LVCMOS25       N/A               PULLUP       NONE                     
ctr      OUTPUT        A9           LVCMOS25       8                 NONE         NONE                     
pwm      OUTPUT        M3           LVCMOS25       8                 NONE         NONE                     

RUN-1002 : start command "export_db Gear_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1002 : start command "bitgen -bit Gear.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 131
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 248, pip num: 1793
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 325 valid insts, and 6254 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Gear.bit.
RUN-1003 : finish command "bitgen -bit Gear.bit -version 0X00 -g ucode:000000000000000000000000" in  1.260726s wall, 4.359375s user + 0.171875s system = 4.531250s CPU (359.4%)

RUN-1004 : used memory is 335 MB, reserved memory is 317 MB, peak memory is 746 MB
