--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9885 paths analyzed, 565 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.527ns.
--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_8 (SLICE_X11Y30.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.473ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5 (FF)
  Destination:          sq_c_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.415ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.632 - 0.709)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5 to sq_c_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_5
    SLICE_X12Y45.C4      net (fanout=20)       1.672   display/v_count<5>
    SLICE_X12Y45.C       Tilo                  0.204   N11
                                                       display/o_animate_SW0
    SLICE_X13Y46.B4      net (fanout=3)        0.495   N11
    SLICE_X13Y46.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X11Y52.A5      net (fanout=3)        1.043   animate
    SLICE_X11Y52.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501
    SLICE_X11Y30.SR      net (fanout=9)        2.613   sq_a_anim/_n0050
    SLICE_X11Y30.CLK     Tsrck                 0.425   sq_c_anim/x<8>
                                                       sq_c_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      7.415ns (1.592ns logic, 5.823ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7 (FF)
  Destination:          sq_c_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.401ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.632 - 0.710)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7 to sq_c_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.AQ       Tcko                  0.391   display/v_count<9>
                                                       display/v_count_7
    SLICE_X12Y45.C3      net (fanout=19)       1.658   display/v_count<7>
    SLICE_X12Y45.C       Tilo                  0.204   N11
                                                       display/o_animate_SW0
    SLICE_X13Y46.B4      net (fanout=3)        0.495   N11
    SLICE_X13Y46.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X11Y52.A5      net (fanout=3)        1.043   animate
    SLICE_X11Y52.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501
    SLICE_X11Y30.SR      net (fanout=9)        2.613   sq_a_anim/_n0050
    SLICE_X11Y30.CLK     Tsrck                 0.425   sq_c_anim/x<8>
                                                       sq_c_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      7.401ns (1.592ns logic, 5.809ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_9 (FF)
  Destination:          sq_c_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.161ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.632 - 0.710)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_9 to sq_c_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.CQ       Tcko                  0.391   display/v_count<9>
                                                       display/v_count_9
    SLICE_X12Y45.C5      net (fanout=38)       1.418   display/v_count<9>
    SLICE_X12Y45.C       Tilo                  0.204   N11
                                                       display/o_animate_SW0
    SLICE_X13Y46.B4      net (fanout=3)        0.495   N11
    SLICE_X13Y46.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X11Y52.A5      net (fanout=3)        1.043   animate
    SLICE_X11Y52.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501
    SLICE_X11Y30.SR      net (fanout=9)        2.613   sq_a_anim/_n0050
    SLICE_X11Y30.CLK     Tsrck                 0.425   sq_c_anim/x<8>
                                                       sq_c_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      7.161ns (1.592ns logic, 5.569ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_5 (SLICE_X11Y30.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5 (FF)
  Destination:          sq_c_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.392ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.632 - 0.709)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5 to sq_c_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_5
    SLICE_X12Y45.C4      net (fanout=20)       1.672   display/v_count<5>
    SLICE_X12Y45.C       Tilo                  0.204   N11
                                                       display/o_animate_SW0
    SLICE_X13Y46.B4      net (fanout=3)        0.495   N11
    SLICE_X13Y46.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X11Y52.A5      net (fanout=3)        1.043   animate
    SLICE_X11Y52.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501
    SLICE_X11Y30.SR      net (fanout=9)        2.613   sq_a_anim/_n0050
    SLICE_X11Y30.CLK     Tsrck                 0.402   sq_c_anim/x<8>
                                                       sq_c_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      7.392ns (1.569ns logic, 5.823ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7 (FF)
  Destination:          sq_c_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.378ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.632 - 0.710)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7 to sq_c_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.AQ       Tcko                  0.391   display/v_count<9>
                                                       display/v_count_7
    SLICE_X12Y45.C3      net (fanout=19)       1.658   display/v_count<7>
    SLICE_X12Y45.C       Tilo                  0.204   N11
                                                       display/o_animate_SW0
    SLICE_X13Y46.B4      net (fanout=3)        0.495   N11
    SLICE_X13Y46.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X11Y52.A5      net (fanout=3)        1.043   animate
    SLICE_X11Y52.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501
    SLICE_X11Y30.SR      net (fanout=9)        2.613   sq_a_anim/_n0050
    SLICE_X11Y30.CLK     Tsrck                 0.402   sq_c_anim/x<8>
                                                       sq_c_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      7.378ns (1.569ns logic, 5.809ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_9 (FF)
  Destination:          sq_c_anim/x_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.632 - 0.710)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_9 to sq_c_anim/x_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.CQ       Tcko                  0.391   display/v_count<9>
                                                       display/v_count_9
    SLICE_X12Y45.C5      net (fanout=38)       1.418   display/v_count<9>
    SLICE_X12Y45.C       Tilo                  0.204   N11
                                                       display/o_animate_SW0
    SLICE_X13Y46.B4      net (fanout=3)        0.495   N11
    SLICE_X13Y46.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X11Y52.A5      net (fanout=3)        1.043   animate
    SLICE_X11Y52.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501
    SLICE_X11Y30.SR      net (fanout=9)        2.613   sq_a_anim/_n0050
    SLICE_X11Y30.CLK     Tsrck                 0.402   sq_c_anim/x<8>
                                                       sq_c_anim/x_5
    -------------------------------------------------  ---------------------------
    Total                                      7.138ns (1.569ns logic, 5.569ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_3 (SLICE_X11Y30.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_5 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.390ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.632 - 0.709)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_5 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y54.BQ      Tcko                  0.391   display/v_count<6>
                                                       display/v_count_5
    SLICE_X12Y45.C4      net (fanout=20)       1.672   display/v_count<5>
    SLICE_X12Y45.C       Tilo                  0.204   N11
                                                       display/o_animate_SW0
    SLICE_X13Y46.B4      net (fanout=3)        0.495   N11
    SLICE_X13Y46.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X11Y52.A5      net (fanout=3)        1.043   animate
    SLICE_X11Y52.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501
    SLICE_X11Y30.SR      net (fanout=9)        2.613   sq_a_anim/_n0050
    SLICE_X11Y30.CLK     Tsrck                 0.400   sq_c_anim/x<8>
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      7.390ns (1.567ns logic, 5.823ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.376ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.632 - 0.710)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.AQ       Tcko                  0.391   display/v_count<9>
                                                       display/v_count_7
    SLICE_X12Y45.C3      net (fanout=19)       1.658   display/v_count<7>
    SLICE_X12Y45.C       Tilo                  0.204   N11
                                                       display/o_animate_SW0
    SLICE_X13Y46.B4      net (fanout=3)        0.495   N11
    SLICE_X13Y46.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X11Y52.A5      net (fanout=3)        1.043   animate
    SLICE_X11Y52.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501
    SLICE_X11Y30.SR      net (fanout=9)        2.613   sq_a_anim/_n0050
    SLICE_X11Y30.CLK     Tsrck                 0.400   sq_c_anim/x<8>
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      7.376ns (1.567ns logic, 5.809ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_9 (FF)
  Destination:          sq_c_anim/x_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.136ns (Levels of Logic = 3)
  Clock Path Skew:      -0.078ns (0.632 - 0.710)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_9 to sq_c_anim/x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y54.CQ       Tcko                  0.391   display/v_count<9>
                                                       display/v_count_9
    SLICE_X12Y45.C5      net (fanout=38)       1.418   display/v_count<9>
    SLICE_X12Y45.C       Tilo                  0.204   N11
                                                       display/o_animate_SW0
    SLICE_X13Y46.B4      net (fanout=3)        0.495   N11
    SLICE_X13Y46.B       Tilo                  0.259   rst
                                                       display/o_animate
    SLICE_X11Y52.A5      net (fanout=3)        1.043   animate
    SLICE_X11Y52.AMUX    Tilo                  0.313   display/v_count<4>
                                                       sq_a_anim/_n00501
    SLICE_X11Y30.SR      net (fanout=9)        2.613   sq_a_anim/_n0050
    SLICE_X11Y30.CLK     Tsrck                 0.400   sq_c_anim/x<8>
                                                       sq_c_anim/x_3
    -------------------------------------------------  ---------------------------
    Total                                      7.136ns (1.567ns logic, 5.569ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_8 (SLICE_X9Y42.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_9 (FF)
  Destination:          sq_b_anim/x_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_9 to sq_b_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y42.CQ       Tcko                  0.198   sq_b_anim/x<9>
                                                       sq_b_anim/x_9
    SLICE_X9Y42.C5       net (fanout=13)       0.077   sq_b_anim/x<9>
    SLICE_X9Y42.CLK      Tah         (-Th)    -0.155   sq_b_anim/x<9>
                                                       sq_b_anim/Mmux_GND_4_o_GND_4_o_mux_13_OUT111
                                                       sq_b_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.353ns logic, 0.077ns route)
                                                       (82.1% logic, 17.9% route)

--------------------------------------------------------------------------------

Paths for end point display/v_count_2 (SLICE_X11Y52.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               display/v_count_1 (FF)
  Destination:          display/v_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: display/v_count_1 to display/v_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y52.BQ      Tcko                  0.198   display/v_count<4>
                                                       display/v_count_1
    SLICE_X11Y52.B5      net (fanout=7)        0.081   display/v_count<1>
    SLICE_X11Y52.CLK     Tah         (-Th)    -0.155   display/v_count<4>
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT31
                                                       display/v_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.353ns logic, 0.081ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------

Paths for end point frog_anim/x_2 (SLICE_X13Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               frog_anim/x_2 (FF)
  Destination:          frog_anim/x_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: frog_anim/x_2 to frog_anim/x_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.198   frog_anim/x<5>
                                                       frog_anim/x_2
    SLICE_X13Y20.A6      net (fanout=5)        0.031   frog_anim/x<2>
    SLICE_X13Y20.CLK     Tah         (-Th)    -0.215   frog_anim/x<5>
                                                       frog_anim/x_2_rstpot
                                                       frog_anim/x_2
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GCLK1 = PERIOD TIMEGRP "GCLK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_a_anim/x<0>/CLK
  Logical resource: sq_a_anim/x_0/CK
  Location pin: SLICE_X2Y37.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sq_a_anim/x<9>/CLK
  Logical resource: sq_a_anim/x_9/CK
  Location pin: SLICE_X2Y38.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.527|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9885 paths, 0 nets, and 1586 connections

Design statistics:
   Minimum period:   7.527ns{1}   (Maximum frequency: 132.855MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 22 18:30:40 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



