// Seed: 97822905
`resetall
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2
);
  assign id_2 = id_1;
  assign id_2 = 1 ? id_1 : id_0;
  logic id_3;
  assign id_3 = 1 ^ id_3;
  logic id_4;
endmodule
