# Design01
# 2014-11-16 19:43:51Z

# IO_2@[IOP=(3)][IoId=(2)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 2
# IO_3@[IOP=(3)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 3 3
set_io "BLUE_LED(0)" iocell 0 3
set_location "ClockBlock" m0s8clockblockcell -1 -1 0
set_location "ClockGenBlock" m0s8clockgenblockcell -1 -1 0
set_location "Net_76" 1 0 0 0
set_location "Net_95" 0 0 0 0
set_io "RED_LED(0)" iocell 1 6
set_location "\Timer:TimerUDB:rstSts:stsreg\" 1 0 4
set_location "\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" 1 1 6
set_location "\Timer:TimerUDB:sT24:timerdp:u0\" 0 1 2
set_location "\Timer:TimerUDB:sT24:timerdp:u1\" 1 1 2
set_location "\Timer:TimerUDB:sT24:timerdp:u2\" 1 0 2
set_location "\Timer:TimerUDB:status_tc\" 1 0 0 1
set_location "\Timer_1:TimerUDB:rstSts:stsreg\" 0 0 4
set_location "\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" 0 0 6
set_location "\Timer_1:TimerUDB:sT8:timerdp:u0\" 0 0 2
set_location "\Timer_1:TimerUDB:status_tc\" 0 0 0 1
set_location "timer1_int" interrupt -1 -1 0
set_location "timer_int" interrupt -1 -1 2
